{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575533521213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575533521213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 16:12:01 2019 " "Processing started: Thu Dec 05 16:12:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575533521213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575533521213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_IR -c LCD_IR " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_IR -c LCD_IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575533521213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575533521932 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD.v(199) " "Verilog HDL information at LCD.v(199): always construct contains both blocking and non-blocking assignments" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575533522002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/school/sophomore/verilog2/20191205/lcd.v 3 3 " "Found 3 design units, including 3 entities, in source file /code/school/sophomore/verilog2/20191205/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_IR " "Found entity 1: LCD_IR" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533522002 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533522002 ""} { "Info" "ISGN_ENTITY_NAME" "3 Custom_font_ROM " "Found entity 3: Custom_font_ROM" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533522002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533522002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/school/sophomore/verilog2/20191205/ir_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/school/sophomore/verilog2/20191205/ir_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "../IR_RECEIVE.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/IR_RECEIVE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533522009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533522009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_IR " "Elaborating entity \"LCD_IR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575533522077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(158) " "Verilog HDL assignment warning at LCD.v(158): truncated value with size 32 to match size of target (6)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522077 "|LCD_IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Custom_font_ROM Custom_font_ROM:ROM_U " "Elaborating entity \"Custom_font_ROM\" for hierarchy \"Custom_font_ROM:ROM_U\"" {  } { { "../LCD.v" "ROM_U" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533522109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"LCD_display_string:u1\"" {  } { { "../LCD.v" "u1" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533522122 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUL_DIV LCD.v(198) " "Verilog HDL or VHDL warning at LCD.v(198): object \"MUL_DIV\" assigned a value but never read" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575533522132 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.v(212) " "Verilog HDL assignment warning at LCD.v(212): truncated value with size 32 to match size of target (18)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522132 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD.v(242) " "Verilog HDL assignment warning at LCD.v(242): truncated value with size 32 to match size of target (9)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522137 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.v(243) " "Verilog HDL assignment warning at LCD.v(243): truncated value with size 32 to match size of target (18)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522137 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(289) " "Verilog HDL assignment warning at LCD.v(289): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522152 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(290) " "Verilog HDL assignment warning at LCD.v(290): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522152 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(291) " "Verilog HDL assignment warning at LCD.v(291): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522152 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(292) " "Verilog HDL assignment warning at LCD.v(292): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522152 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(293) " "Verilog HDL assignment warning at LCD.v(293): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522157 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(294) " "Verilog HDL assignment warning at LCD.v(294): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522157 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(306) " "Verilog HDL assignment warning at LCD.v(306): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522157 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(307) " "Verilog HDL assignment warning at LCD.v(307): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522157 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(308) " "Verilog HDL assignment warning at LCD.v(308): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522157 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(309) " "Verilog HDL assignment warning at LCD.v(309): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522162 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(310) " "Verilog HDL assignment warning at LCD.v(310): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522162 "|LCD_IR|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 LCD.v(311) " "Verilog HDL assignment warning at LCD.v(311): truncated value with size 9 to match size of target (8)" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575533522162 "|LCD_IR|LCD_display_string:u1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "LCD_OUT " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"LCD_OUT\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1575533522222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE LCD_display_string:u1\|IR_RECEIVE:U1 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"LCD_display_string:u1\|IR_RECEIVE:U1\"" {  } { { "../LCD.v" "U1" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533522267 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "LCD_display_string:u1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LCD_display_string:u1\|Mult0\"" {  } { { "../LCD.v" "Mult0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 240 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Div0\"" {  } { { "../LCD.v" "Div0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Div1\"" {  } { { "../LCD.v" "Div1" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Div2\"" {  } { { "../LCD.v" "Div2" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Div3\"" {  } { { "../LCD.v" "Div3" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod4\"" {  } { { "../LCD.v" "Mod4" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod3\"" {  } { { "../LCD.v" "Mod3" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod2\"" {  } { { "../LCD.v" "Mod2" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod1\"" {  } { { "../LCD.v" "Mod1" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_display_string:u1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_display_string:u1\|Mod0\"" {  } { { "../LCD.v" "Mod0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543186 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575533543186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_display_string:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_display_string:u1\|lpm_mult:Mult0\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_display_string:u1\|lpm_mult:Mult0 " "Instantiated megafunction \"LCD_display_string:u1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543499 ""}  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575533543499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_edt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_edt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_edt " "Found entity 1: mult_edt" {  } { { "db/mult_edt.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/mult_edt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533543577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533543577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_display_string:u1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LCD_display_string:u1\|lpm_divide:Div0\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_display_string:u1\|lpm_divide:Div0 " "Instantiated megafunction \"LCD_display_string:u1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543655 ""}  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575533543655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533543717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533543717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533543748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533543748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533543780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533543780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533543858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533543858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533543936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533543936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_display_string:u1\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"LCD_display_string:u1\|lpm_divide:Mod4\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533543983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_display_string:u1\|lpm_divide:Mod4 " "Instantiated megafunction \"LCD_display_string:u1\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575533543983 ""}  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575533543983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575533544061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575533544061 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545154 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1575533545154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575533545154 "|LCD_IR|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575533545154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575533545311 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575533545951 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_17_result_int\[0\]~0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div2\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_17_result_int\[0\]~0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod3\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_17_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_17_result_int\[0\]~0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_display_string:u1\|lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"LCD_display_string:u1\|lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_16_result_int\[0\]~0" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/db/alt_u_div_c7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533545967 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1575533545967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/output_files/LCD_IR.map.smsg " "Generated suppressed messages file D:/Code/school/Sophomore/verilog2/20191205/LCD_IR/output_files/LCD_IR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575533546076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575533546310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533546310 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[0\] " "No output dependent on input pin \"DATA_IN\[0\]\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533546529 "|LCD_IR|DATA_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[1\] " "No output dependent on input pin \"DATA_IN\[1\]\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533546529 "|LCD_IR|DATA_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[2\] " "No output dependent on input pin \"DATA_IN\[2\]\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533546529 "|LCD_IR|DATA_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[3\] " "No output dependent on input pin \"DATA_IN\[3\]\"" {  } { { "../LCD.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191205/LCD.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575533546529 "|LCD_IR|DATA_IN[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575533546529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1699 " "Implemented 1699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575533546529 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575533546529 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1575533546529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1679 " "Implemented 1679 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575533546529 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1575533546529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575533546529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575533546623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 16:12:26 2019 " "Processing ended: Thu Dec 05 16:12:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575533546623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575533546623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575533546623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575533546623 ""}
