Metric,Value
design__instance__count,138489
design__instance__area,3.74024E+6
design__instance_unmapped__count,0
synthesis__check_error__count,99
design__max_slew_violation__count__corner:nom_tt_025C_1v80,8387
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1575
design__max_cap_violation__count__corner:nom_tt_025C_1v80,35
power__internal__total,0.00039720366476103663
power__switching__total,0.0005076333764009178
power__leakage__total,6.831447194599605E-7
power__total,0.0009055201662704349
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-3.098848820815439
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.1899597199973044
timing__hold__ws__corner:nom_tt_025C_1v80,1.3868453444850057
timing__setup__ws__corner:nom_tt_025C_1v80,34.33082892917099
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.642048
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,34.330830
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,10134
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1575
design__max_cap_violation__count__corner:nom_ss_100C_1v60,162
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-4.02476818820146
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.9359430162473372
timing__hold__ws__corner:nom_ss_100C_1v60,2.4977256525585814
timing__setup__ws__corner:nom_ss_100C_1v60,30.155043759996865
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,2.497726
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,30.155045
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,7792
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1575
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,15
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.933762649187611
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.011856849171424
timing__hold__ws__corner:nom_ff_n40C_1v95,0.7749205940714755
timing__setup__ws__corner:nom_ff_n40C_1v95,35.95350252614603
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.039449
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,35.953503
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,6686
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1575
design__max_cap_violation__count__corner:min_tt_025C_1v80,28
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.9748448990635157
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.089933951720174
timing__hold__ws__corner:min_tt_025C_1v80,1.4922357105688462
timing__setup__ws__corner:min_tt_025C_1v80,34.412146994864884
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.675264
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,34.412148
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,8247
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1575
design__max_cap_violation__count__corner:min_ss_100C_1v60,114
clock__skew__worst_hold__corner:min_ss_100C_1v60,-3.8279078767994354
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.765358575956854
timing__hold__ws__corner:min_ss_100C_1v60,2.4470941521331993
timing__setup__ws__corner:min_ss_100C_1v60,30.35074144581462
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,2.447094
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,30.350742
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,6192
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1575
design__max_cap_violation__count__corner:min_ff_n40C_1v95,7
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.8196086263887365
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.90151400007927
timing__hold__ws__corner:min_ff_n40C_1v95,0.8552438999071742
timing__setup__ws__corner:min_ff_n40C_1v95,35.94971178054354
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.058036
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,35.949711
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,10695
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1575
design__max_cap_violation__count__corner:max_tt_025C_1v80,45
clock__skew__worst_hold__corner:max_tt_025C_1v80,-3.217924684466281
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.2685981513231805
timing__hold__ws__corner:max_tt_025C_1v80,1.2590568943797067
timing__setup__ws__corner:max_tt_025C_1v80,34.28971692531718
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.650244
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,34.289719
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,12326
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1575
design__max_cap_violation__count__corner:max_ss_100C_1v60,200
clock__skew__worst_hold__corner:max_ss_100C_1v60,-4.214782420150815
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.0583624276537025
timing__hold__ws__corner:max_ss_100C_1v60,2.5123850377903274
timing__setup__ws__corner:max_ss_100C_1v60,29.922397850874617
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,2.512385
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,29.922398
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,10121
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1575
design__max_cap_violation__count__corner:max_ff_n40C_1v95,19
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-3.0215120150004457
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.1077779007658208
timing__hold__ws__corner:max_ff_n40C_1v95,0.6753691130838788
timing__setup__ws__corner:max_ff_n40C_1v95,36.014683810138976
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.051221
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,36.014683
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,12326
design__max_fanout_violation__count,1575
design__max_cap_violation__count,200
clock__skew__worst_hold,-2.8196086263887365
clock__skew__worst_setup,0.90151400007927
timing__hold__ws,0.6753691130838788
timing__setup__ws,29.922397850874617
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,1.039449
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,29.922398
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
flow__warnings__count,1
flow__errors__count,0
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,138476
design__instance__area__stdcell,296235
design__instance__count__macros,13
design__instance__area__macros,3.444E+6
design__instance__utilization,0.367628
design__instance__utilization__stdcell,0.0440173
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,234.62
design__instance__displacement__mean,0.001
design__instance__displacement__max,26.36
route__wirelength__estimated,3.7723E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,8
antenna__violating__nets,226
antenna__violating__pins,242
route__antenna_violation__count,226
route__net,9338
route__net__special,8
route__drc_errors__iter:1,7770
route__wirelength__iter:1,4356354
route__drc_errors__iter:2,877
route__wirelength__iter:2,4350767
route__drc_errors__iter:3,447
route__wirelength__iter:3,4349809
route__drc_errors__iter:4,8
route__wirelength__iter:4,4349850
route__drc_errors__iter:5,1
route__wirelength__iter:5,4349841
route__drc_errors__iter:6,1
route__wirelength__iter:6,4349841
route__drc_errors__iter:7,1
route__wirelength__iter:7,4349841
route__drc_errors__iter:8,1
route__wirelength__iter:8,4349841
route__drc_errors__iter:9,1
route__wirelength__iter:9,4349844
route__drc_errors__iter:10,1
route__wirelength__iter:10,4349843
route__drc_errors__iter:11,1
route__wirelength__iter:11,4349846
route__drc_errors__iter:12,1
route__wirelength__iter:12,4349847
route__drc_errors__iter:13,1
route__wirelength__iter:13,4349845
route__drc_errors__iter:14,1
route__wirelength__iter:14,4349847
route__drc_errors__iter:15,1
route__wirelength__iter:15,4349846
route__drc_errors__iter:16,1
route__wirelength__iter:16,4349848
route__drc_errors__iter:17,1
route__wirelength__iter:17,4349848
route__drc_errors__iter:18,1
route__wirelength__iter:18,4349851
route__drc_errors__iter:19,1
route__wirelength__iter:19,4349851
route__drc_errors__iter:20,1
route__wirelength__iter:20,4349852
route__drc_errors__iter:21,1
route__wirelength__iter:21,4349852
route__drc_errors__iter:22,1
route__wirelength__iter:22,4349852
route__drc_errors__iter:23,1
route__wirelength__iter:23,4349852
route__drc_errors__iter:24,1
route__wirelength__iter:24,4349855
route__drc_errors__iter:25,1
route__wirelength__iter:25,4349855
route__drc_errors__iter:26,1
route__wirelength__iter:26,4349853
route__drc_errors__iter:27,1
route__wirelength__iter:27,4349852
route__drc_errors__iter:28,1
route__wirelength__iter:28,4349852
route__drc_errors__iter:29,1
route__wirelength__iter:29,4349852
route__drc_errors__iter:30,1
route__wirelength__iter:30,4349852
route__drc_errors__iter:31,1
route__wirelength__iter:31,4349856
route__drc_errors__iter:32,1
route__wirelength__iter:32,4349857
route__drc_errors__iter:33,1
route__wirelength__iter:33,4349858
route__drc_errors__iter:34,1
route__wirelength__iter:34,4349861
route__drc_errors__iter:35,1
route__wirelength__iter:35,4349859
route__drc_errors__iter:36,1
route__wirelength__iter:36,4349858
route__drc_errors__iter:37,1
route__wirelength__iter:37,4349859
route__drc_errors__iter:38,1
route__wirelength__iter:38,4349859
route__drc_errors__iter:39,1
route__wirelength__iter:39,4349861
route__drc_errors__iter:40,1
route__wirelength__iter:40,4349861
route__drc_errors__iter:41,1
route__wirelength__iter:41,4349861
route__drc_errors__iter:42,5
route__wirelength__iter:42,4349871
route__drc_errors__iter:43,1
route__wirelength__iter:43,4349867
route__drc_errors__iter:44,1
route__wirelength__iter:44,4349867
route__drc_errors__iter:45,1
route__wirelength__iter:45,4349866
route__drc_errors__iter:46,1
route__wirelength__iter:46,4349870
route__drc_errors__iter:47,1
route__wirelength__iter:47,4349870
route__drc_errors__iter:48,1
route__wirelength__iter:48,4349870
route__drc_errors__iter:49,1
route__wirelength__iter:49,4349868
route__drc_errors__iter:50,1
route__wirelength__iter:50,4349868
route__drc_errors__iter:51,1
route__wirelength__iter:51,4349870
route__drc_errors__iter:52,1
route__wirelength__iter:52,4349870
route__drc_errors__iter:53,1
route__wirelength__iter:53,4349866
route__drc_errors__iter:54,1
route__wirelength__iter:54,4349867
route__drc_errors__iter:55,1
route__wirelength__iter:55,4349866
route__drc_errors__iter:56,0
route__wirelength__iter:56,4349886
route__drc_errors,0
route__wirelength,4349886
route__vias,153528
route__vias__singlecut,153528
route__vias__multicut,0
design__disconnected_pin__count,296
design__critical_disconnected_pin__count,0
route__wirelength__max,6941.09
timing__unannotated_net__count__corner:nom_tt_025C_1v80,528
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,528
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,528
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,528
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,528
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,528
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,528
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,528
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,528
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,528
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79964
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000359821
design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0003902
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,3.16313E-7
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0003902
design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80,0
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,3.1199999999999998799899325781226355758235513349063694477081298828125E-7
ir__drop__worst,0.0003600000000000000226728358310168687239638529717922210693359375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
