Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Sat Aug 20 03:33:25 2022
| Host              : tuna running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file SCD_Inter_wrapper_timing_summary_routed.rpt -pb SCD_Inter_wrapper_timing_summary_routed.pb -rpx SCD_Inter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : SCD_Inter_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.082        0.000                      0               333993        0.010        0.000                      0               333993        1.000        0.000                       0                103252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.082        0.000                      0               333801        0.010        0.000                      0               333801        1.000        0.000                       0                103252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 2.845        0.000                      0                  192        0.193        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.045ns (23.150%)  route 3.469ns (76.850%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.666     6.993    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[10]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y359        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.075    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[10]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.045ns (23.150%)  route 3.469ns (76.850%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.666     6.993    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[11]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y359        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     7.075    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[11]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.045ns (23.150%)  route 3.469ns (76.850%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.666     6.993    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[12]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y359        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.075    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[12]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.045ns (23.150%)  route 3.469ns (76.850%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.666     6.993    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[13]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y358        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.075    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[13]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.045ns (23.150%)  route 3.469ns (76.850%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.666     6.993    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[14]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y358        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.075    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[14]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.045ns (23.155%)  route 3.468ns (76.845%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.665     6.992    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[15]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y359        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.074    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[15]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.045ns (23.155%)  route 3.468ns (76.845%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.665     6.992    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y359        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[16]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y359        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.074    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[16]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.045ns (23.155%)  route 3.468ns (76.845%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.665     6.992    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[17]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y358        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.074    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[17]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.045ns (23.155%)  route 3.468ns (76.845%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.665     6.992    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[18]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y358        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.074    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[18]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.045ns (23.155%)  route 3.468ns (76.845%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 7.138 - 5.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.777ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.702ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.253     2.479    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X33Y229        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.558 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=9, routed)           0.154     2.712    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_out_al_TREADY
    SLICE_X33Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.858 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_al_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_17/O
                         net (fo=2, routed)           0.095     2.953    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/ap_CS_fsm_reg[3]_1
    SLICE_X33Y233        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     2.989 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_9/O
                         net (fo=43, routed)          0.219     3.208    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/ap_CS_fsm_reg[2]_6
    SLICE_X33Y236        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     3.332 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_fl_V_value_U/r_AXI_in_0_2_TREADY_INST_0_i_2/O
                         net (fo=125, routed)         0.090     3.422    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld6_reg_3693_reg[0]_1
    SLICE_X33Y236        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.570 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1/O
                         net (fo=58, routed)          0.087     3.657    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0_i_1_n_0
    SLICE_X34Y236        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.709 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_5_TREADY_INST_0/O
                         net (fo=9, routed)           0.172     3.881    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/r_AXI_out_0_5_TREADY
    SLICE_X34Y240        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     4.031 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_5_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_52/O
                         net (fo=1, routed)           0.391     4.422    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23_1
    SLICE_X35Y263        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.459 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40/O
                         net (fo=1, routed)           0.052     4.511    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_40_n_0
    SLICE_X35Y263        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.656 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_0_V_data_U/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_23/O
                         net (fo=3, routed)           0.548     5.204    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln889_3_reg_9993_reg[15]
    SLICE_X39Y264        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     5.257 f  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_421/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_6_replica/O
                         net (fo=2, routed)           0.054     5.311    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/ap_enable_reg_pp0_iter12_reg_repN_alias
    SLICE_X39Y263        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     5.348 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U8/sub_ln894_2_reg_10403_pp0_iter8_reg[4]_i_1__0/O
                         net (fo=3336, routed)        0.941     6.289    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_176_in
    SLICE_X48Y319        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.327 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368[22]_i_1/O
                         net (fo=24, routed)          0.665     6.992    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_123680
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.956     7.138    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X55Y358        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[19]/C
                         clock pessimism              0.119     7.257    
                         clock uncertainty           -0.123     7.134    
    SLICE_X55Y358        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     7.074    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/lshr_ln962_5_reg_12368_reg[19]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[18].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.058ns (29.897%)  route 0.136ns (70.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.990ns (routing 0.702ns, distribution 1.288ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.777ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.990     2.172    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X62Y32         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[18].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.230 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[18].ff/Q
                         net (fo=3, routed)           0.136     2.366    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_fdre1_0[18]
    SLICE_X63Y33         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.292     2.518    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X63Y33         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e1/CLK
                         clock pessimism             -0.216     2.302    
    SLICE_X63Y33         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.054     2.356    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[2].ff_ar/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      2.085ns (routing 0.702ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.777ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.085     2.267    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X78Y6          FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y6          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.325 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/Q
                         net (fo=1, routed)           0.119     2.444    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/Q[6]
    SLICE_X76Y6          FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[2].ff_ar/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.361     2.587    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X76Y6          FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[2].ff_ar/C
                         clock pessimism             -0.215     2.372    
    SLICE_X76Y6          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.434    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[2].ff_ar
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.179%)  route 0.098ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      2.012ns (routing 0.702ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.777ns, distribution 1.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.012     2.194    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X39Y17         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.252 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.098     2.350    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X39Y18         SRLC32E                                      r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.320     2.546    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X39Y18         SRLC32E                                      r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32/CLK
                         clock pessimism             -0.261     2.285    
    SLICE_X39Y18         SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.055     2.340    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.060ns (38.217%)  route 0.097ns (61.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      1.986ns (routing 0.702ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.293ns (routing 0.777ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.986     2.168    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/aclk
    SLICE_X48Y19         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.228 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/Q
                         net (fo=1, routed)           0.097     2.325    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre_0[1]
    SLICE_X48Y18         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.293     2.519    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/aclk
    SLICE_X48Y18         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism             -0.259     2.260    
    SLICE_X48Y18         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.055     2.315    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[1].ff_ar/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.061ns (43.571%)  route 0.079ns (56.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.997ns (routing 0.702ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.777ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.997     2.179    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X39Y103        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.240 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/Q
                         net (fo=1, routed)           0.079     2.319    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/Q[5]
    SLICE_X38Y103        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[1].ff_ar/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.227     2.453    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X38Y103        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[1].ff_ar/C
                         clock pessimism             -0.204     2.249    
    SLICE_X38Y103        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.309    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[1].ff_ar
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/i_reg_707_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/i_0_i_i_reg_252_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.982ns (routing 0.702ns, distribution 1.280ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.777ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.982     2.164    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/ap_clk
    SLICE_X45Y61         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/i_reg_707_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.222 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/i_reg_707_reg[8]/Q
                         net (fo=3, routed)           0.112     2.334    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/i_reg_707_reg[8]
    SLICE_X44Y61         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/i_0_i_i_reg_252_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.240     2.466    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/ap_clk
    SLICE_X44Y61         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/i_0_i_i_reg_252_reg[8]/C
                         clock pessimism             -0.204     2.262    
    SLICE_X44Y61         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.324    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/DownConversion_array_U0/i_0_i_i_reg_252_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_Result_23_1_reg_11629_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U2/din0_buf1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.058ns (32.044%)  route 0.123ns (67.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.986ns (routing 0.702ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.250ns (routing 0.777ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.986     2.168    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/ap_clk
    SLICE_X41Y284        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_Result_23_1_reg_11629_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y284        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.226 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/p_Result_23_1_reg_11629_reg[37]/Q
                         net (fo=1, routed)           0.123     2.349    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U2/Q[37]
    SLICE_X39Y282        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U2/din0_buf1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.250     2.476    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U2/ap_clk
    SLICE_X39Y282        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U2/din0_buf1_reg[37]/C
                         clock pessimism             -0.199     2.277    
    SLICE_X39Y282        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.339    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_288/Multi2Multi_dcmp_bkb_U2/din0_buf1_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/add_ln703_118_reg_43459_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/select_ln340_586_reg_43717_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.123ns (54.425%)  route 0.103ns (45.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.984ns (routing 0.702ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.777ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.984     2.166    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/ap_clk
    SLICE_X63Y179        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/add_ln703_118_reg_43459_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y179        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.224 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/add_ln703_118_reg_43459_reg[16]/Q
                         net (fo=1, routed)           0.068     2.292    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/add_ln703_118_reg_43459[16]
    SLICE_X63Y180        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.065     2.357 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/select_ln340_586_reg_43717[16]_i_1/O
                         net (fo=1, routed)           0.035     2.392    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/select_ln340_586_reg_43717[16]_i_1_n_3
    SLICE_X63Y180        FDSE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/select_ln340_586_reg_43717_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.219     2.445    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/ap_clk
    SLICE_X63Y180        FDSE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/select_ln340_586_reg_43717_reg[16]/C
                         clock pessimism             -0.123     2.322    
    SLICE_X63Y180        FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.382    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4658/grp_fft_32_function_fu_756/select_ln340_586_reg_43717_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      2.049ns (routing 0.702ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.323ns (routing 0.777ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.049     2.231    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X37Y59         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.289 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[20]/Q
                         net (fo=2, routed)           0.171     2.460    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/data_out_fifo[20]
    SLICE_X36Y61         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.323     2.549    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X36Y61         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[20]/C
                         clock pessimism             -0.159     2.390    
    SLICE_X36Y61         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.450    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xk_channel_U/dout_buf_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/ShiftFrequency_U0/qtemp_V_reg_928_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      2.170ns (routing 0.702ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.448ns (routing 0.777ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.170     2.352    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xk_channel_U/ap_clk
    SLICE_X85Y20         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xk_channel_U/dout_buf_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y20         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.410 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xk_channel_U/dout_buf_reg[55]/Q
                         net (fo=3, routed)           0.110     2.520    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/ShiftFrequency_U0/qtemp_V_reg_928_reg[23]_0[47]
    SLICE_X86Y20         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/ShiftFrequency_U0/qtemp_V_reg_928_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.448     2.674    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/ShiftFrequency_U0/ap_clk
    SLICE_X86Y20         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/ShiftFrequency_U0/qtemp_V_reg_928_reg[23]/C
                         clock pessimism             -0.226     2.448    
    SLICE_X86Y20         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.510    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/ShiftFrequency_U0/qtemp_V_reg_928_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         5.000       2.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         5.000       2.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y22   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X3Y23   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/q_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB36_X7Y9    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/xk_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB36_X7Y9    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/xk_channel_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X5Y7    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/xn_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB18_X5Y7    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/xn_channel_U/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X11Y18  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_0_31_V_U/cm_fft_test_i_memGfk_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X11Y10  SCD_Inter_i/model_SCD_0/inst/i_DC_14_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y22   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y22   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.226ns (13.697%)  route 1.424ns (86.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 7.208 - 5.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.777ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.702ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.421     2.647    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y186        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.726 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.195     2.921    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y186        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.068 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.229     4.297    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X22Y157        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.026     7.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X22Y157        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.123     7.331    
                         clock uncertainty           -0.123     7.208    
    SLICE_X22Y157        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     7.142    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.142    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.226ns (13.697%)  route 1.424ns (86.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 7.208 - 5.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.777ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.702ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.421     2.647    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y186        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.726 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.195     2.921    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y186        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.068 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.229     4.297    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X22Y157        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.026     7.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X22Y157        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.123     7.331    
                         clock uncertainty           -0.123     7.208    
    SLICE_X22Y157        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.142    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.142    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.226ns (13.697%)  route 1.424ns (86.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 7.208 - 5.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.777ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.702ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.421     2.647    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y186        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.726 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.195     2.921    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y186        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.068 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.229     4.297    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X22Y157        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.026     7.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X22Y157        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.123     7.331    
                         clock uncertainty           -0.123     7.208    
    SLICE_X22Y157        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     7.142    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.142    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.226ns (13.697%)  route 1.424ns (86.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 7.208 - 5.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.777ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.702ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.421     2.647    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y186        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.726 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.195     2.921    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y186        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.068 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.229     4.297    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X22Y157        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.026     7.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X22Y157        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.123     7.331    
                         clock uncertainty           -0.123     7.208    
    SLICE_X22Y157        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     7.142    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.142    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.230ns (17.517%)  route 1.083ns (82.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 7.211 - 5.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.445ns (routing 0.777ns, distribution 1.668ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.702ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.445     2.671    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y183         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.752 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.117     2.869    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y183         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.018 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.966     3.984    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y162        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.029     7.211    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y162        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.123     7.334    
                         clock uncertainty           -0.123     7.211    
    SLICE_X22Y162        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     7.145    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.145    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.230ns (17.517%)  route 1.083ns (82.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 7.211 - 5.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.445ns (routing 0.777ns, distribution 1.668ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.702ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.445     2.671    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y183         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.752 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.117     2.869    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y183         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.018 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.966     3.984    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y162        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.029     7.211    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y162        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.123     7.334    
                         clock uncertainty           -0.123     7.211    
    SLICE_X22Y162        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     7.145    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.145    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.226ns (21.942%)  route 0.804ns (78.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 7.321 - 5.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.777ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.702ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.421     2.647    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y186        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.726 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.195     2.921    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y186        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.068 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.609     3.677    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y187        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.139     7.321    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y187        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.214     7.535    
                         clock uncertainty           -0.123     7.412    
    SLICE_X12Y187        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     7.346    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.226ns (21.942%)  route 0.804ns (78.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 7.321 - 5.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.777ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.702ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.421     2.647    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y186        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.726 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.195     2.921    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y186        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.068 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.609     3.677    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y187        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.139     7.321    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y187        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.214     7.535    
                         clock uncertainty           -0.123     7.412    
    SLICE_X12Y187        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     7.346    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.226ns (21.942%)  route 0.804ns (78.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 7.321 - 5.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.777ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.702ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.421     2.647    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y186        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.726 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.195     2.921    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y186        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.068 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.609     3.677    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y187        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.139     7.321    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y187        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.214     7.535    
                         clock uncertainty           -0.123     7.412    
    SLICE_X12Y187        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     7.346    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.202ns (25.667%)  route 0.585ns (74.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 7.329 - 5.000 ) 
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 0.777ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.702ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.450     2.676    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y204         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.755 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.215     2.970    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.093 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.370     3.463    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y211         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      2.147     7.329    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y211         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.214     7.543    
                         clock uncertainty           -0.123     7.420    
    SLICE_X2Y211         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     7.354    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.354    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  3.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.471ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y209         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.488     1.635    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y209         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.136     1.499    
    SLICE_X3Y209         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.471ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y209         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.488     1.635    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y209         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.136     1.499    
    SLICE_X3Y209         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.471ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y209         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.488     1.635    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y209         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.136     1.499    
    SLICE_X3Y209         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.471ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y209         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.488     1.635    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y209         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.136     1.499    
    SLICE_X3Y209         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.471ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X3Y209         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.488     1.635    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y209         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.136     1.499    
    SLICE_X3Y209         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.471ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X3Y209         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.488     1.635    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y209         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.136     1.499    
    SLICE_X3Y209         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.471ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X3Y209         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.488     1.635    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y209         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.136     1.499    
    SLICE_X3Y209         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.479    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.471ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y209         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.484     1.631    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y209         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.136     1.495    
    SLICE_X3Y209         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.475    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.471ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y209         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.484     1.631    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y209         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.136     1.495    
    SLICE_X3Y209         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.475    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.098ns (43.172%)  route 0.129ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.325ns (routing 0.420ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.471ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.325     1.445    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y209         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y209         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.484 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.519    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y209         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     1.578 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.672    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y209         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=107796, routed)      1.484     1.631    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y209         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.136     1.495    
    SLICE_X3Y209         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.475    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.197    





