block/SYSC:
  description: System Control.
  items:
  - name: SBYCR
    description: Standby Control Register.
    byte_offset: 12
    bit_size: 8
    fieldset: SBYCR
  - name: SCKDIVCR
    description: System Clock Division Control Register.
    byte_offset: 32
    fieldset: SCKDIVCR
  - name: SCKDIVCR2
    description: System Clock Division Control Register 2.
    byte_offset: 36
    bit_size: 8
    fieldset: SCKDIVCR2
  - name: SCKSCR
    description: System Clock Source Control Register.
    byte_offset: 38
    bit_size: 8
    fieldset: SCKSCR
  - name: PLLCCR
    description: PLL Clock Control Register.
    byte_offset: 40
    bit_size: 16
    fieldset: PLLCCR
  - name: PLLCR
    description: PLL Control Register.
    byte_offset: 42
    bit_size: 8
    fieldset: PLLCR
  - name: BCKCR
    description: External Bus Clock Control Register.
    byte_offset: 48
    bit_size: 8
    fieldset: BCKCR
  - name: MOSCCR
    description: Main Clock Oscillator Control Register.
    byte_offset: 50
    bit_size: 8
    fieldset: MOSCCR
  - name: HOCOCR
    description: High-Speed On-Chip Oscillator Control Register.
    byte_offset: 54
    bit_size: 8
    fieldset: HOCOCR
  - name: HOCOCR2
    description: High-Speed On-Chip Oscillator Control Register2.
    byte_offset: 55
    bit_size: 8
    fieldset: HOCOCR2
  - name: MOCOCR
    description: Middle-Speed On-Chip Oscillator Control Register.
    byte_offset: 56
    bit_size: 8
    fieldset: MOCOCR
  - name: FLLCR1
    description: FLL Control Register1.
    byte_offset: 57
    bit_size: 8
    fieldset: FLLCR1
  - name: FLLCR2
    description: FLL Control Register2.
    byte_offset: 58
    bit_size: 16
    fieldset: FLLCR2
  - name: OSCSF
    description: Oscillation Stabilization Flag Register.
    byte_offset: 60
    access: Read
    bit_size: 8
    fieldset: OSCSF
  - name: CKOCR
    description: Clock Out Control Register.
    byte_offset: 62
    bit_size: 8
    fieldset: CKOCR
  - name: TRCKCR
    description: Trace Clock Control Register.
    byte_offset: 63
    bit_size: 8
    fieldset: TRCKCR
  - name: OSTDCR
    description: Oscillation Stop Detection Control Register.
    byte_offset: 64
    bit_size: 8
    fieldset: OSTDCR
  - name: OSTDSR
    description: Oscillation Stop Detection Status Register.
    byte_offset: 65
    bit_size: 8
    fieldset: OSTDSR
  - name: OSCMONR
    description: Oscillator Monitor Register.
    byte_offset: 67
    bit_size: 8
    fieldset: OSCMONR
  - name: PLL2CCR
    description: PLL2 Clock Control Register.
    byte_offset: 72
    bit_size: 16
    fieldset: PLL2CCR
  - name: PLL2CR
    description: PLL2 Control Register.
    byte_offset: 74
    bit_size: 8
    fieldset: PLL2CR
  - name: PLLCCR2
    description: PLL Clock Control Register 2.
    byte_offset: 76
    bit_size: 16
    fieldset: PLLCCR2
  - name: PLL2CCR2
    description: PLL2 Clock Control Register 2.
    byte_offset: 78
    bit_size: 16
    fieldset: PLL2CCR2
  - name: EBCKOCR
    description: External Bus Clock Output Control Register.
    byte_offset: 82
    bit_size: 8
    fieldset: EBCKOCR
  - name: SDCKOCR
    description: SDRAM Clock Output Control Register.
    byte_offset: 83
    bit_size: 8
    fieldset: SDCKOCR
  - name: SCICKDIVCR
    description: SCI clock Division control register.
    byte_offset: 84
    bit_size: 8
    fieldset: SCICKDIVCR
  - name: SCICKCR
    description: SCI clock control register.
    byte_offset: 85
    bit_size: 8
    fieldset: SCICKCR
  - name: SPICKDIVCR
    description: SPI clock Division control register.
    byte_offset: 86
    bit_size: 8
    fieldset: SPICKDIVCR
  - name: SPICKCR
    description: SPI clock control register.
    byte_offset: 87
    bit_size: 8
    fieldset: SPICKCR
  - name: LCDCKDIVCR
    description: LCD clock Division control register.
    byte_offset: 94
    bit_size: 8
    fieldset: LCDCKDIVCR
  - name: LCDCKCR
    description: LCD clock control register.
    byte_offset: 95
    bit_size: 8
    fieldset: LCDCKCR
  - name: MOCOUTCR
    description: MOCO User Trimming Control Register.
    byte_offset: 97
    bit_size: 8
  - name: HOCOUTCR
    description: HOCO User Trimming Control Register.
    byte_offset: 98
    bit_size: 8
  - name: USBCKDIVCR
    description: USB Clock Division Control Register.
    byte_offset: 108
    bit_size: 8
    fieldset: USBCKDIVCR
  - name: OCTACKDIVCR
    description: Octal-SPI Clock Division Control Register.
    byte_offset: 109
    bit_size: 8
    fieldset: OCTACKDIVCR
  - name: CANFDCKDIVCR
    description: CANFD Core Clock Division Control Register.
    byte_offset: 110
    bit_size: 8
    fieldset: CANFDCKDIVCR
  - name: USB60CKDIVCR
    description: USB60 clock Division control register.
    byte_offset: 111
    bit_size: 8
    fieldset: USB60CKDIVCR
  - name: I3CCKDIVCR
    description: I3C clock Division control register.
    byte_offset: 112
    bit_size: 8
    fieldset: I3CCKDIVCR
  - name: USBCKCR
    description: USB Clock Control Register.
    byte_offset: 116
    bit_size: 8
    fieldset: USBCKCR
  - name: OCTACKCR
    description: Octal-SPI Clock Control Register.
    byte_offset: 117
    bit_size: 8
    fieldset: OCTACKCR
  - name: CANFDCKCR
    description: CANFD Core Clock Control Register.
    byte_offset: 118
    bit_size: 8
    fieldset: CANFDCKCR
  - name: USB60CKCR
    description: USB60 Clock Control Register.
    byte_offset: 119
    bit_size: 8
    fieldset: USB60CKCR
  - name: I3CCKCR
    description: I3C clock control register.
    byte_offset: 120
    bit_size: 8
    fieldset: I3CCKCR
  - name: MOSCSCR
    description: Main Clock Oscillator Standby Control Register.
    byte_offset: 124
    bit_size: 8
    fieldset: MOSCSCR
  - name: HOCOSCR
    description: High-Speed On-Chip Oscillator Standby Control Register.
    byte_offset: 125
    bit_size: 8
    fieldset: HOCOSCR
  - name: OPCCR
    description: Operating Power Control Register.
    byte_offset: 160
    bit_size: 8
    fieldset: OPCCR
  - name: MOSCWTCR
    description: Main Clock Oscillator Wait Control Register.
    byte_offset: 162
    bit_size: 8
    fieldset: MOSCWTCR
  - name: RSTSR1
    description: Reset Status Register 1.
    byte_offset: 192
    fieldset: RSTSR1
  - name: SYRACCR
    description: System Register Access Control Register.
    byte_offset: 204
    access: Read
    bit_size: 8
    fieldset: SYRACCR
  - name: PVDCR1
    description: Voltage Monitor %s Circuit Control Register 1.
    array:
      len: 2
      stride: 2
    byte_offset: 224
    bit_size: 8
    fieldset: PVDCR1
  - name: PVDSR
    description: Voltage Monitor %s Circuit Status Register.
    array:
      len: 2
      stride: 2
    byte_offset: 225
    bit_size: 8
    fieldset: PVDSR
  - name: PDCTRGD
    description: Graphics Power Domain Control Register.
    byte_offset: 272
    bit_size: 8
    fieldset: PDCTRGD
  - name: PDRAMSCR0
    description: SRAM Power Domain Standby Control Register 0.
    byte_offset: 320
    bit_size: 16
    fieldset: PDRAMSCR0
  - name: PDRAMSCR1
    description: SRAM Power Domain Standby Control Register 1.
    byte_offset: 322
    bit_size: 8
    fieldset: PDRAMSCR1
  - name: VBRSABAR
    description: VBATT Backup Register Security Attribute Boundary Address Register.
    byte_offset: 944
    bit_size: 16
  - name: VBRPABARS
    description: VBATT Backup Register Privilege Attribute Boundary Address Register for Secure Region.
    byte_offset: 948
    bit_size: 16
  - name: CGFSAR
    description: Clock Generation Function Security Attribute Register.
    byte_offset: 960
    fieldset: CGFSAR
  - name: RSTSAR
    description: Reset Security Attribution Register.
    byte_offset: 964
    fieldset: RSTSAR
  - name: LPMSAR
    description: Low Power Mode Security Attribution Register.
    byte_offset: 968
    fieldset: LPMSAR
  - name: PVDSAR
    description: Programable Voltage Detection Security Attribution Register.
    byte_offset: 972
    fieldset: PVDSAR
  - name: BBFSAR
    description: Battery Backup Function Security Attribute Register.
    byte_offset: 976
    fieldset: BBFSAR
  - name: PGCSAR
    description: Power Gating Control Security Attribution Register.
    byte_offset: 984
    fieldset: PGCSAR
  - name: DPFSAR
    description: Deep Software Standby Interrupt Factor Security Attribution Register.
    byte_offset: 992
    fieldset: DPFSAR
  - name: RSCSAR
    description: RAM Standby Control Security Attribution Register.
    byte_offset: 996
    fieldset: RSCSAR
  - name: PRCR_S
    description: Protect Register for Secure (PRCR_S).
    byte_offset: 1018
    bit_size: 16
    fieldset: PRCR_S
  - name: LOCOCR
    description: Low-Speed On-Chip Oscillator Control Register.
    byte_offset: 1024
    bit_size: 8
    fieldset: LOCOCR
  - name: LOCOUTCR
    description: LOCO User Trimming Control Register.
    byte_offset: 1026
    bit_size: 8
  - name: DPSBYCR
    description: Deep Software Standby Control Register.
    byte_offset: 2560
    bit_size: 8
    fieldset: DPSBYCR
  - name: DPSWCR
    description: Deep Software Standby Wait Control Register.
    byte_offset: 2564
    bit_size: 8
    fieldset: DPSWCR
  - name: DPSIER
    description: Deep Software Standby Interrupt Enable Register 0.
    array:
      len: 4
      stride: 4
    byte_offset: 2568
    bit_size: 8
    fieldset: DPSIER0
  - name: DPSIFR
    description: Deep Software Standby Interrupt Flag Register 0.
    array:
      len: 4
      stride: 4
    byte_offset: 2584
    bit_size: 8
    fieldset: DPSIFR0
  - name: DPSIEGR
    description: Deep Software Standby Interrupt Edge Register 0.
    array:
      len: 3
      stride: 4
    byte_offset: 2600
    bit_size: 8
    fieldset: DPSIEGR0
  - name: SYOCDCR
    description: System Control OCD Control Register.
    byte_offset: 2616
    bit_size: 8
    fieldset: SYOCDCR
  - name: RSTSR0
    description: Reset Status Register 0.
    byte_offset: 2624
    bit_size: 8
    fieldset: RSTSR0
  - name: RSTSR2
    description: Reset Status Register 2.
    byte_offset: 2628
    bit_size: 8
    fieldset: RSTSR2
  - name: MOMCR
    description: Main Clock Oscillator Mode Oscillation Control Register.
    byte_offset: 2640
    bit_size: 8
    fieldset: MOMCR
  - name: FWEPROR
    description: Flash P/E Protect Register.
    byte_offset: 2644
    bit_size: 8
    fieldset: FWEPROR
  - name: PVDCMPCR
    description: Voltage Monitor %s Comparator Control Register.
    array:
      len: 2
      stride: 4
    byte_offset: 2648
    bit_size: 8
    fieldset: PVDCMPCR
  - name: PVDCR0
    description: Voltage Monitor %s Circuit Control Register 0.
    array:
      len: 2
      stride: 4
    byte_offset: 2672
    bit_size: 8
    fieldset: PVDCR0
  - name: VBATTMNSELR
    description: Battery Backup Voltage Monitor Function Select Register.
    byte_offset: 2692
    bit_size: 8
    fieldset: VBATTMNSELR
  - name: VBTBPCR1
    description: VBATT Battery Power Supply Control Register 1.
    byte_offset: 2696
    bit_size: 8
    fieldset: VBTBPCR1
  - name: LPSCR
    description: Low Power State Control Register.
    byte_offset: 2704
    bit_size: 8
    fieldset: LPSCR
  - name: SSCR1
    description: Software Standby Control Register 1.
    byte_offset: 2712
    bit_size: 8
    fieldset: SSCR1
  - name: LVOCR
    description: Low Voltage Operation Control register.
    byte_offset: 2736
    bit_size: 8
    fieldset: LVOCR
  - name: SYRSTMSK0
    description: System Reset Mask Control Register 0.
    byte_offset: 2768
    bit_size: 8
    fieldset: SYRSTMSK0
  - name: SYRSTMSK2
    description: System Reset Mask Control Register 2.
    byte_offset: 2776
    bit_size: 8
    fieldset: SYRSTMSK2
  - name: PLL1LDOCR
    description: PLL1-LDO Control Register.
    byte_offset: 2820
    bit_size: 8
    fieldset: PLL1LDOCR
  - name: PLL2LDOCR
    description: PLL2-LDO Control Register.
    byte_offset: 2824
    bit_size: 8
    fieldset: PLL2LDOCR
  - name: HOCOLDOCR
    description: HOCO-LDO Control Register.
    byte_offset: 2828
    bit_size: 8
    fieldset: HOCOLDOCR
  - name: PVDFCR
    description: Voltage Monitor %s Function Control Register.
    array:
      len: 2
      stride: 4
    byte_offset: 2848
    bit_size: 8
    fieldset: PVDFCR
  - name: SOSCCR
    description: Sub-Clock Oscillator Control Register.
    byte_offset: 3072
    bit_size: 8
    fieldset: SOSCCR
  - name: SOMCR
    description: Sub-Clock Oscillator Mode Control Register.
    byte_offset: 3073
    bit_size: 8
    fieldset: SOMCR
  - name: VBTBER
    description: VBATT Backup Enable Register.
    byte_offset: 3136
    bit_size: 8
    fieldset: VBTBER
  - name: VBTBPCR2
    description: VBATT Battery Power Supply Control Register 2.
    byte_offset: 3141
    bit_size: 8
    fieldset: VBTBPCR2
  - name: VBTBPSR
    description: VBATT Battery Power Supply Status Register.
    byte_offset: 3142
    bit_size: 8
    fieldset: VBTBPSR
  - name: VBTADSR
    description: VBATT Tamper detection Status Register.
    byte_offset: 3144
    bit_size: 8
    fieldset: VBTADSR
  - name: VBTADCR1
    description: VBATT Tamper detection Control Register 1.
    byte_offset: 3145
    bit_size: 8
    fieldset: VBTADCR1
  - name: VBTADCR2
    description: VBATT Tamper detection Control Register 2.
    byte_offset: 3146
    bit_size: 8
    fieldset: VBTADCR2
  - name: VBTICTLR
    description: VBATT Input Control Register.
    byte_offset: 3148
    bit_size: 8
    fieldset: VBTICTLR
  - name: VBTICTLR2
    description: VBATT Input Control Register 2.
    byte_offset: 3149
    bit_size: 8
    fieldset: VBTICTLR2
  - name: VBTIMONR
    description: VBATT Input Monitor Register.
    byte_offset: 3150
    access: Read
    bit_size: 8
    fieldset: VBTIMONR
  - name: VBTBKR
    description: VBATT Backup Register.
    array:
      len: 128
      stride: 1
    byte_offset: 3328
    bit_size: 8
fieldset/BBFSAR:
  description: Battery Backup Function Security Attribute Register.
  fields:
  - name: NONSEC
    description: |
      Non Secure Attribute bit 0.
      0: Secure.
      1: Non Secure.
    bit_offset: 0
    bit_size: 1
    array:
      len: 5
      stride: 1
fieldset/BCKCR:
  description: External Bus Clock Control Register.
  bit_size: 8
  fields:
  - name: BCLKDIV
    description: |
      BCLK Pin Output Select.
      0: BCLK.
      1: BCLK/2.
    bit_offset: 0
    bit_size: 1
fieldset/CANFDCKCR:
  description: CANFD Core Clock Control Register.
  bit_size: 8
  fields:
  - name: CANFDCKSEL
    description: CANFD Core Clock (CANFDCLK) Source Select.
    bit_offset: 0
    bit_size: 4
    enum: CANFDCKSEL
  - name: CANFDCKSREQ
    description: |
      CANFD Core Clock (CANFDCLK) Switching Request.
      0: No request.
      1: Request switching.
    bit_offset: 6
    bit_size: 1
fieldset/CANFDCKDIVCR:
  description: CANFD Core Clock Division Control Register.
  bit_size: 8
  fields:
  - name: CANFDCKDIV
    description: CANFD core clock (CANFDCLK) Division Select.
    bit_offset: 0
    bit_size: 3
    enum: CANFDCKDIV
fieldset/CGFSAR:
  description: Clock Generation Function Security Attribute Register.
  fields:
  - name: NONSEC
    description: |
      Non Secure Attribute bit 00.
      0: Secure.
      1: Non Secure.
    bit_offset: 0
    bit_size: 1
    array:
      offsets:
      - 0
      - 2
      - 3
      - 4
      - 5
      - 6
      - 7
      - 8
      - 9
      - 11
      - 12
      - 13
      - 16
      - 17
      - 18
      - 19
      - 20
      - 21
      - 22
      - 26
fieldset/CKOCR:
  description: Clock Out Control Register.
  bit_size: 8
  fields:
  - name: CKOSEL
    description: Clock Out Source Select.
    bit_offset: 0
    bit_size: 3
    enum: CKOSEL
  - name: CKODIV
    description: Clock Output Frequency Division Ratio.
    bit_offset: 4
    bit_size: 3
    enum: CKODIV
  - name: CKOEN
    description: |
      Clock Out Enable.
      0: Disable clock out.
      1: Enable clock out.
    bit_offset: 7
    bit_size: 1
fieldset/DPFSAR:
  description: Deep Software Standby Interrupt Factor Security Attribution Register.
  fields:
  - name: DPFSA0
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7).
      0: Secure.
      1: Non-secure.
    bit_offset: 0
    bit_size: 1
  - name: DPFSA1
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7).
      0: Secure.
      1: Non-secure.
    bit_offset: 1
    bit_size: 1
  - name: DPFSA2
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7).
      0: Secure.
      1: Non-secure.
    bit_offset: 2
    bit_size: 1
  - name: DPFSA3
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7).
      0: Secure.
      1: Non-secure.
    bit_offset: 3
    bit_size: 1
  - name: DPFSA4
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7).
      0: Secure.
      1: Non-secure.
    bit_offset: 4
    bit_size: 1
  - name: DPFSA5
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7).
      0: Secure.
      1: Non-secure.
    bit_offset: 5
    bit_size: 1
  - name: DPFSA6
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7).
      0: Secure.
      1: Non-secure.
    bit_offset: 6
    bit_size: 1
  - name: DPFSA7
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7).
      0: Secure.
      1: Non-secure.
    bit_offset: 7
    bit_size: 1
  - name: DPFSA08
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15).
      0: Secure.
      1: Non-secure.
    bit_offset: 8
    bit_size: 1
  - name: DPFSA09
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15).
      0: Secure.
      1: Non-secure.
    bit_offset: 9
    bit_size: 1
  - name: DPFSA10
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15).
      0: Secure.
      1: Non-secure.
    bit_offset: 10
    bit_size: 1
  - name: DPFSA11
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15).
      0: Secure.
      1: Non-secure.
    bit_offset: 11
    bit_size: 1
  - name: DPFSA12
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15).
      0: Secure.
      1: Non-secure.
    bit_offset: 12
    bit_size: 1
  - name: DPFSA13
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15).
      0: Secure.
      1: Non-secure.
    bit_offset: 13
    bit_size: 1
  - name: DPFSA14
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15).
      0: Secure.
      1: Non-secure.
    bit_offset: 14
    bit_size: 1
  - name: DPFSA15
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15).
      0: Secure.
      1: Non-secure.
    bit_offset: 15
    bit_size: 1
  - name: DPFSA16
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 16.
      0: Secure.
      1: Non-secure.
    bit_offset: 16
    bit_size: 1
  - name: DPFSA17
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 17.
      0: Secure.
      1: Non-secure.
    bit_offset: 17
    bit_size: 1
  - name: DPFSA18
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 18.
      0: Secure.
      1: Non-secure.
    bit_offset: 18
    bit_size: 1
  - name: DPFSA19
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 19.
      0: Secure.
      1: Non-secure.
    bit_offset: 19
    bit_size: 1
  - name: DPFSA20
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 20.
      0: Secure.
      1: Non-secure.
    bit_offset: 20
    bit_size: 1
  - name: DPFSA24
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 24.
      0: Secure.
      1: Non-secure.
    bit_offset: 24
    bit_size: 1
  - name: DPFSA25
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 25.
      0: Secure.
      1: Non-secure.
    bit_offset: 25
    bit_size: 1
  - name: DPFSA26
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 26.
      0: Secure.
      1: Non-secure.
    bit_offset: 26
    bit_size: 1
  - name: DPFSA27
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 27.
      0: Secure.
      1: Non-secure.
    bit_offset: 27
    bit_size: 1
  - name: DPFSA29
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 29.
      0: Secure.
      1: Non-secure.
    bit_offset: 29
    bit_size: 1
  - name: DPFSA31
    description: |
      Deep Software Standby Interrupt Factor Security Attribute bit 31.
      0: Secure.
      1: Non-secure.
    bit_offset: 31
    bit_size: 1
fieldset/DPSBYCR:
  description: Deep Software Standby Control Register.
  bit_size: 8
  fields:
  - name: DCSSMODE
    description: |
      0: When the Deep Software Standby mode is canceled, the time required to recover is the standard time.
      1: When the Deep Software Standby mode is canceled, the time required to recover is shortened.
    bit_offset: 2
    bit_size: 1
  - name: SRKEEP
    description: |
      Standby SRAM Retention.
      0: When entering the Software Standby mode or the Deep Software Standby mode 1, the contents of Standby SRAM are not kept.
      1: When entering the Software Standby mode or the Deep Software Standby mode 1, the contents of Standby SRAM are kept.
    bit_offset: 4
    bit_size: 1
  - name: IOKEEP
    description: |
      I/O Port Rentention.
      0: When the Deep Software Standby mode is canceled, the I/O ports are in the reset state.
      1: When the Deep Software Standby mode is canceled, the I/O ports are in the same state as in the Deep Software Standby mode.
    bit_offset: 6
    bit_size: 1
fieldset/DPSIEGR0:
  description: Deep Software Standby Interrupt Edge Register 0.
  bit_size: 8
  fields:
  - name: DIRQEG
    description: |
      IRQ0-DS Pin Edge Select.
      0: A cancel request is generated at a falling edge.
      1: A cancel request is generated at a rising edge.
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
fieldset/DPSIEGR1:
  description: Deep Software Standby Interrupt Edge Register 1.
  bit_size: 8
  fields:
  - name: DIRQEG
    description: |
      IRQ8-DS Pin Edge Select.
      0: A cancel request is generated at a falling edge.
      1: A cancel request is generated at a rising edge.
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
fieldset/DPSIEGR2:
  description: Deep Software Standby Interrupt Edge Register 2.
  bit_size: 8
  fields:
  - name: DPVD1EG
    description: |
      PVD1 Edge Select.
      0: A cancel request is generated when VCC < Vdet1 (fall) is detected.
      1: A cancel request is generated when VCC ≥ Vdet1 (rise) is detected.
    bit_offset: 0
    bit_size: 1
  - name: DPVD2EG
    description: |
      PVD2 Edge Select.
      0: A cancel request is generated when VCC < Vdet2 (fall) is detected.
      1: A cancel request is generated when VCC ≥ Vdet2 (rise) is detected.
    bit_offset: 1
    bit_size: 1
  - name: DNMIEG
    description: |
      NMI Pin Edge Select.
      0: A cancel request is generated at a falling edge.
      1: A cancel request is generated at a rising edge.
    bit_offset: 4
    bit_size: 1
fieldset/DPSIER0:
  description: Deep Software Standby Interrupt Enable Register 0.
  bit_size: 8
  fields:
  - name: DIRQE
    description: |
      IRQ0-DS Pin Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
fieldset/DPSIER1:
  description: Deep Software Standby Interrupt Enable Register 1.
  bit_size: 8
  fields:
  - name: DIRQE
    description: |
      IRQ8-DS Pin Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
fieldset/DPSIER2:
  description: Deep Software Standby Interrupt Enable Register 2.
  bit_size: 8
  fields:
  - name: DPVD1IE
    description: |
      PVD1 Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 0
    bit_size: 1
  - name: DPVD2IE
    description: |
      PVD2 Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 1
    bit_size: 1
  - name: DRTCIIE
    description: |
      RTC Interval interrupt Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 2
    bit_size: 1
  - name: DRTCAIE
    description: |
      RTC Alarm interrupt Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 3
    bit_size: 1
  - name: DNMIE
    description: |
      NMI Pin Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 4
    bit_size: 1
fieldset/DPSIER3:
  description: Deep Software Standby Interrupt Enable Register 3.
  bit_size: 8
  fields:
  - name: DUSBFSIE
    description: |
      USBFS Suspend/Resume Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 0
    bit_size: 1
  - name: DUSBHSIE
    description: |
      USBHS Suspend/Resume Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 1
    bit_size: 1
  - name: DULPT0IE
    description: |
      ULPT0 Overflow Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 2
    bit_size: 1
  - name: DULPT1IE
    description: |
      ULPT1 Overflow Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 3
    bit_size: 1
  - name: DIWDTIE
    description: |
      IWDT Underflow Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 5
    bit_size: 1
  - name: DVBATTADIE
    description: |
      VBATT Tamper Detection Deep Software Standby Cancel Signal Enable.
      0: Canceling Deep Software Standby mode is disabled.
      1: Canceling Deep Software Standby mode is enabled.
    bit_offset: 7
    bit_size: 1
fieldset/DPSIFR0:
  description: Deep Software Standby Interrupt Flag Register 0.
  bit_size: 8
  fields:
  - name: DIRQF
    description: |
      IRQ0-DS Pin Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
fieldset/DPSIFR1:
  description: Deep Software Standby Interrupt Flag Register 1.
  bit_size: 8
  fields:
  - name: DIRQF
    description: |
      IRQ8-DS Pin Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
fieldset/DPSIFR2:
  description: Deep Software Standby Interrupt Flag Register 2.
  bit_size: 8
  fields:
  - name: DPVD1IF
    description: |
      PVD1 Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 0
    bit_size: 1
  - name: DPVD2IF
    description: |
      PVD2 Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 1
    bit_size: 1
  - name: DRTCIIF
    description: |
      RTC Interval Interrupt Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 2
    bit_size: 1
  - name: DRTCAIF
    description: |
      RTC Alarm Interrupt Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 3
    bit_size: 1
  - name: DNMIF
    description: |
      NMI Pin Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 4
    bit_size: 1
fieldset/DPSIFR3:
  description: Deep Software Standby Interrupt Flag Register 3.
  bit_size: 8
  fields:
  - name: DUSBFSIF
    description: |
      USBFS Suspend/Resume Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 0
    bit_size: 1
  - name: DUSBHSIF
    description: |
      USBHS Suspend/Resume Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 1
    bit_size: 1
  - name: DULPT0IF
    description: |
      ULPT0 Overflow Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 2
    bit_size: 1
  - name: DULPT1IF
    description: |
      ULPT1 Overflow Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 3
    bit_size: 1
  - name: DIWDTIF
    description: |
      IWDT Underflow Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 5
    bit_size: 1
  - name: DVBATTADIF
    description: |
      VBATT Tamper Detection Deep Software Standby Cancel Flag.
      0: The cancel request is not generated.
      1: The cancel request is generated.
    bit_offset: 7
    bit_size: 1
fieldset/DPSWCR:
  description: Deep Software Standby Wait Control Register.
  bit_size: 8
  fields:
  - name: WTSTS
    description: Deep Software Wait Standby Time Setting Bit.
    bit_offset: 0
    bit_size: 8
    enum: WTSTS
fieldset/EBCKOCR:
  description: External Bus Clock Output Control Register.
  bit_size: 8
  fields:
  - name: EBCKOEN
    description: |
      EBCLK Pin Output Control.
      0: EBCLK pin output is disabled (fixed high).
      1: EBCLK pin output is enabled.
    bit_offset: 0
    bit_size: 1
fieldset/FLLCR1:
  description: FLL Control Register1.
  bit_size: 8
  fields:
  - name: FLLEN
    description: |
      FLL Enable.
      0: FLL function is disabled.
      1: FLL function is enabled.
    bit_offset: 0
    bit_size: 1
fieldset/FLLCR2:
  description: FLL Control Register2.
  bit_size: 16
  fields:
  - name: FLLCNTL
    description: FLL Multiplication Control.
    bit_offset: 0
    bit_size: 11
fieldset/FWEPROR:
  description: Flash P/E Protect Register.
  bit_size: 8
  fields:
  - name: FLWE
    description: Flash Programming and Erasure.
    bit_offset: 0
    bit_size: 2
    enum: FLWE
fieldset/HOCOCR:
  description: High-Speed On-Chip Oscillator Control Register.
  bit_size: 8
  fields:
  - name: HCSTP
    description: |
      HOCO Stop.
      0: Operate the HOCO clock.
      1: Stop the HOCO clock.
    bit_offset: 0
    bit_size: 1
fieldset/HOCOCR2:
  description: High-Speed On-Chip Oscillator Control Register2.
  bit_size: 8
  fields:
  - name: HCFRQ0
    description: HOCO Frequency Setting 0.
    bit_offset: 0
    bit_size: 3
    enum: HCFRQ0
fieldset/HOCOLDOCR:
  description: HOCO-LDO Control Register.
  bit_size: 8
  fields:
  - name: LDOSTP
    description: |
      LDO Stop.
      0: HOCO-LDO is enabled.
      1: HOCO-LDO is stopped.
    bit_offset: 0
    bit_size: 1
  - name: SKEEP
    description: |
      STBY Keep.
      0: HOCO-LDO is stopped during Software Standby mode.
      1: HOCO-LDO state before Software Standby mode is retained during Software Standby mode.
    bit_offset: 1
    bit_size: 1
fieldset/HOCOSCR:
  description: High-Speed On-Chip Oscillator Standby Control Register.
  bit_size: 8
  fields:
  - name: HOCOSOKP
    description: |
      HOCO Standby Oscillation Keep select.
      0: Disable.
      1: Enable.
    bit_offset: 0
    bit_size: 1
fieldset/I3CCKCR:
  description: I3C clock control register.
  bit_size: 8
  fields:
  - name: I3CCKSEL
    description: I3C clock (I3CCLK) Source Select.
    bit_offset: 0
    bit_size: 4
    enum: I3CCKSEL
  - name: I3CCKSREQ
    description: |
      I3C clock (I3CCLK) Switching Request.
      0: No request.
      1: Request switching.
    bit_offset: 6
    bit_size: 1
  - name: I3CCKSRDY
    description: |
      I3C clock (I3CCLK) Switching Ready state flag.
      0: Impossible to Switch.
      1: Possible to Switch.
    bit_offset: 7
    bit_size: 1
fieldset/I3CCKDIVCR:
  description: I3C clock Division control register.
  bit_size: 8
  fields:
  - name: I3CCKDIV
    description: I3C clock (I3CCLK) Division Select.
    bit_offset: 0
    bit_size: 3
    enum: I3CCKDIV
fieldset/LCDCKCR:
  description: LCD clock control register.
  bit_size: 8
  fields:
  - name: LCDCKSEL
    description: LCD clock (LCDCLK) Source Select.
    bit_offset: 0
    bit_size: 4
    enum: LCDCKSEL
  - name: LCDCKSREQ
    description: |
      LCD clock (LCDCLK) Switching Request.
      0: No request.
      1: Request switching.
    bit_offset: 6
    bit_size: 1
  - name: LCDCKSRDY
    description: |
      LCD clock (LCDCLK) Switching Ready state flag.
      0: Impossible to Switch.
      1: Possible to Switch.
    bit_offset: 7
    bit_size: 1
fieldset/LCDCKDIVCR:
  description: LCD clock Division control register.
  bit_size: 8
  fields:
  - name: LCDCKDIV
    description: LCD clock (LCDCLK) Division Select.
    bit_offset: 0
    bit_size: 3
    enum: LCDCKDIV
fieldset/LOCOCR:
  description: Low-Speed On-Chip Oscillator Control Register.
  bit_size: 8
  fields:
  - name: LCSTP
    description: |
      LOCO Stop.
      0: Operate the LOCO clock.
      1: Stop the LOCO clock.
    bit_offset: 0
    bit_size: 1
fieldset/LPMSAR:
  description: Low Power Mode Security Attribution Register.
  fields:
  - name: NONSEC
    description: |
      Non-secure Attribute bit 0.
      0: Secure.
      1: Non-secure.
    bit_offset: 0
    bit_size: 1
    array:
      offsets:
      - 0
      - 1
      - 2
      - 8
      - 17
      - 18
      - 19
      - 21
fieldset/LPSCR:
  description: Low Power State Control Register.
  bit_size: 8
  fields:
  - name: LPMD
    description: Low power mode setting bit.
    bit_offset: 0
    bit_size: 4
    enum: LPMD
fieldset/LVOCR:
  description: Low Voltage Operation Control register.
  bit_size: 8
  fields:
  - name: LVO0E
    description: |
      Low Voltage Operation 0 Enable.
      0: Disable.
      1: Enable.
    bit_offset: 0
    bit_size: 1
  - name: LVO1E
    description: |
      Low Voltage Operation 1 Enable.
      0: Disable.
      1: Enable.
    bit_offset: 1
    bit_size: 1
fieldset/MOCOCR:
  description: Middle-Speed On-Chip Oscillator Control Register.
  bit_size: 8
  fields:
  - name: MCSTP
    description: |
      MOCO Stop.
      0: MOCO clock is operating.
      1: MOCO clock is stopped.
    bit_offset: 0
    bit_size: 1
fieldset/MOMCR:
  description: Main Clock Oscillator Mode Oscillation Control Register.
  bit_size: 8
  fields:
  - name: MODRV0
    description: Main Clock Oscillator Drive Capability 0 Switching.
    bit_offset: 1
    bit_size: 3
    enum: MODRV0
  - name: MOSEL
    description: |
      Main Clock Oscillator Switching.
      0: Resonator.
      1: External clock input.
    bit_offset: 6
    bit_size: 1
fieldset/MOSCCR:
  description: Main Clock Oscillator Control Register.
  bit_size: 8
  fields:
  - name: MOSTP
    description: |
      Main Clock Oscillator Stop.
      0: Operate the main clock oscillator.
      1: Stop the main clock oscillator.
    bit_offset: 0
    bit_size: 1
fieldset/MOSCSCR:
  description: Main Clock Oscillator Standby Control Register.
  bit_size: 8
  fields:
  - name: MOSCSOKP
    description: |
      Main Clock Oscillator Standby Oscillation Keep select.
      0: Disable.
      1: Enable.
    bit_offset: 0
    bit_size: 1
fieldset/MOSCWTCR:
  description: Main Clock Oscillator Wait Control Register.
  bit_size: 8
  fields:
  - name: MSTS
    description: Main Clock Oscillator Wait Time Setting.
    bit_offset: 0
    bit_size: 4
    enum: MSTS
fieldset/OCTACKCR:
  description: Octal-SPI Clock Control Register.
  bit_size: 8
  fields:
  - name: OCTACKSEL
    description: Octal-SPI Clock (OCTACLK) Source Select.
    bit_offset: 0
    bit_size: 4
    enum: OCTACKSEL
  - name: OCTACKSREQ
    description: |
      Octal-SPI Clock (OCTACLK) Switching Request.
      0: No request.
      1: Request switching.
    bit_offset: 6
    bit_size: 1
  - name: OCTACKSRDY
    description: |
      Octal-SPI Clock (OCTACLK) Switching Ready state flag.
      0: Impossible to Switch.
      1: Possible to Switch.
    bit_offset: 7
    bit_size: 1
fieldset/OCTACKDIVCR:
  description: Octal-SPI Clock Division Control Register.
  bit_size: 8
  fields:
  - name: OCTACKDIV
    description: Octal-SPI Clock (OCTACLK) Division Select.
    bit_offset: 0
    bit_size: 3
    enum: OCTACKDIV
fieldset/OPCCR:
  description: Operating Power Control Register.
  bit_size: 8
  fields:
  - name: OPCM
    description: Operating Power Control Mode Select.
    bit_offset: 0
    bit_size: 2
    enum: OPCM
  - name: OPCMTSF
    description: |
      Operating Power Control Mode Transition Status Flag.
      0: Transition completed.
      1: During transition.
    bit_offset: 4
    bit_size: 1
fieldset/OSCMONR:
  description: Oscillator Monitor Register.
  bit_size: 8
  fields:
  - name: MOCOMON
    description: |
      MOCO operation monitor.
      0: MOCO is set to operate.
      1: MOCO is set to stop.
    bit_offset: 1
    bit_size: 1
  - name: LOCOMON
    description: |
      LOCO operation monitor.
      0: LOCO is set to operate.
      1: LOCO is set to stop.
    bit_offset: 2
    bit_size: 1
fieldset/OSCSF:
  description: Oscillation Stabilization Flag Register.
  bit_size: 8
  fields:
  - name: HOCOSF
    description: |
      HOCO Clock Oscillation Stabilization Flag.
      0: The HOCO clock is stopped or is not yet stable.
      1: The HOCO clock is stable, so is available for use as the system clock source.
    bit_offset: 0
    bit_size: 1
  - name: MOSCSF
    description: |
      Main Clock Oscillation Stabilization Flag.
      0: The main clock oscillator is stopped or is not yet stable.
      1: The main clock oscillator is stable, so is available for use as the system clock source.
    bit_offset: 3
    bit_size: 1
  - name: PLLSF
    description: |
      PLL1 Clock Oscillation Stabilization Flag.
      0: The PLL1 clock is stopped or is not yet stable.
      1: The PLL1 clock is stable, so is available for use as the system clock source.
    bit_offset: 5
    bit_size: 1
  - name: PLL2SF
    description: |
      PLL2 Clock Oscillation Stabilization Flag.
      0: The PLL2 clock is stopped or is not yet stable.
      1: The PLL2 clock is stable.
    bit_offset: 6
    bit_size: 1
fieldset/OSTDCR:
  description: Oscillation Stop Detection Control Register.
  bit_size: 8
  fields:
  - name: OSTDIE
    description: |
      Oscillation Stop Detection Interrupt Enable.
      0: Disable oscillation stop detection interrupt (do not notify the POEG).
      1: Enable oscillation stop detection interrupt (notify the POEG).
    bit_offset: 0
    bit_size: 1
  - name: OSTDE
    description: |
      Oscillation Stop Detection Function Enable.
      0: Disable oscillation stop detection function.
      1: Enable oscillation stop detection function.
    bit_offset: 7
    bit_size: 1
fieldset/OSTDSR:
  description: Oscillation Stop Detection Status Register.
  bit_size: 8
  fields:
  - name: OSTDF
    description: |
      Oscillation Stop Detection Flag.
      0: Main clock oscillation stop not detected.
      1: Main clock oscillation stop detected.
    bit_offset: 0
    bit_size: 1
fieldset/PDCTRGD:
  description: Graphics Power Domain Control Register.
  bit_size: 8
  fields:
  - name: PDDE
    description: |
      Power control enable.
      0: Power on the target domain.
      1: Power off the target domain.
    bit_offset: 0
    bit_size: 1
  - name: PDCSF
    description: |
      Power control status flag.
      0: Power gating control is not executed (idle).
      1: Power gating control is in progress.
    bit_offset: 6
    bit_size: 1
  - name: PDPGSF
    description: |
      Power gating status flag.
      0: Target domain is power on (not gating).
      1: Target domain is power off (during Gating).
    bit_offset: 7
    bit_size: 1
fieldset/PDRAMSCR0:
  description: SRAM Power Domain Standby Control Register 0.
  bit_size: 16
  fields:
  - name: RKEEP0
    description: |
      RAM Retention.
      0: When entering the Software Standby mode, the contents of the target RAM are not kept.
      1: When entering the Software Standby mode, the contents of the target RAM are kept.
    bit_offset: 0
    bit_size: 1
  - name: RKEEP1
    description: |
      RAM Retention.
      0: When entering the Software Standby mode, the contents of the target RAM are not kept.
      1: When entering the Software Standby mode, the contents of the target RAM are kept.
    bit_offset: 1
    bit_size: 1
  - name: RKEEP2
    description: |
      RAM Retention.
      0: When entering the Software Standby mode, the contents of the target RAM are not kept.
      1: When entering the Software Standby mode, the contents of the target RAM are kept.
    bit_offset: 2
    bit_size: 1
  - name: RKEEP3
    description: |
      RAM Retention.
      0: When entering the Software Standby mode, the contents of the target RAM are not kept.
      1: When entering the Software Standby mode, the contents of the target RAM are kept.
    bit_offset: 3
    bit_size: 1
  - name: RKEEP4
    description: |
      RAM Retention.
      0: When entering the Software Standby mode, the contents of the target RAM are not kept.
      1: When entering the Software Standby mode, the contents of the target RAM are kept.
    bit_offset: 4
    bit_size: 1
  - name: RKEEP5
    description: |
      RAM Retention.
      0: When entering the Software Standby mode, the contents of the target RAM are not kept.
      1: When entering the Software Standby mode, the contents of the target RAM are kept.
    bit_offset: 5
    bit_size: 1
  - name: RKEEP6
    description: |
      RAM Retention.
      0: When entering the Software Standby mode, the contents of the target RAM are not kept.
      1: When entering the Software Standby mode, the contents of the target RAM are kept.
    bit_offset: 6
    bit_size: 1
fieldset/PDRAMSCR1:
  description: SRAM Power Domain Standby Control Register 1.
  bit_size: 8
  fields:
  - name: RKEEP0
    description: |
      RAM Retention.
      0: When entering the CPU Deep Sleep and Software Standby mode, the contents of the target RAM are not kept.
      1: When entering the CPU Deep Sleep and Software Standby mode, the contents of the target RAM are kept.
    bit_offset: 0
    bit_size: 1
fieldset/PGCSAR:
  description: Power Gating Control Security Attribution Register.
  fields:
  - name: NONSEC
    description: |
      Non-secure Attribute bit 1.
      0: Secure.
      1: Non-secure.
    bit_offset: 1
    bit_size: 1
    array:
      len: 1
      stride: 0
fieldset/PLL1LDOCR:
  description: PLL1-LDO Control Register.
  bit_size: 8
  fields:
  - name: LDOSTP
    description: |
      LDO Stop.
      0: PLL1-LDO is enabled.
      1: PLL1-LDO is stopped.
    bit_offset: 0
    bit_size: 1
  - name: SKEEP
    description: |
      STBY Keep.
      0: PLL1-LDO is stopped during Software Standby mode.
      1: PLL1-LDO state before Software Standby mode is retained during Software Standby mode.
    bit_offset: 1
    bit_size: 1
fieldset/PLL2CCR:
  description: PLL2 Clock Control Register.
  bit_size: 16
  fields:
  - name: PL2IDIV
    description: PLL2 Input Frequency Division Ratio Select.
    bit_offset: 0
    bit_size: 2
    enum: PL2IDIV
  - name: PL2SRCSEL
    description: |
      PLL2 Clock Source Select.
      0: Main clock oscillator.
      1: HOCO.
    bit_offset: 4
    bit_size: 1
  - name: PLL2MULNF
    description: PLL2 Frequency Multiplication Fractional Factor Select.
    bit_offset: 6
    bit_size: 2
    enum: PLL2MULNF
  - name: PLL2MUL
    description: PLL2 Frequency Multiplication Factor Select.
    bit_offset: 8
    bit_size: 8
fieldset/PLL2CCR2:
  description: PLL2 Clock Control Register 2.
  bit_size: 16
  fields:
  - name: PL2ODIVP
    description: PLL2 Output Frequency Division Ratio Select for output clock P.
    bit_offset: 0
    bit_size: 4
    enum: PL2ODIVP
  - name: PL2ODIVQ
    description: PLL2 Output Frequency Division Ratio Select for output clock Q.
    bit_offset: 4
    bit_size: 4
    enum: PL2ODIVQ
  - name: PL2ODIVR
    description: PLL2 Output Frequency Division Ratio Select for output clock R.
    bit_offset: 8
    bit_size: 4
    enum: PL2ODIVR
fieldset/PLL2CR:
  description: PLL2 Control Register.
  bit_size: 8
  fields:
  - name: PLL2STP
    description: |
      PLL2 Stop Control.
      0: PLL2 is operating.
      1: PLL2 is stopped.
    bit_offset: 0
    bit_size: 1
fieldset/PLL2LDOCR:
  description: PLL2-LDO Control Register.
  bit_size: 8
  fields:
  - name: LDOSTP
    description: |
      LDO Stop.
      0: PLL2-LDO is enabled.
      1: PLL2-LDO is stopped.
    bit_offset: 0
    bit_size: 1
  - name: SKEEP
    description: |
      STBY Keep.
      0: PLL2-LDO is stopped during Software Standby mode.
      1: PLL2-LDO state before Software Standby mode is retained during Software Standby mode.
    bit_offset: 1
    bit_size: 1
fieldset/PLLCCR:
  description: PLL Clock Control Register.
  bit_size: 16
  fields:
  - name: PLIDIV
    description: PLL1 Input Frequency Division Ratio Select.
    bit_offset: 0
    bit_size: 2
    enum: PLIDIV
  - name: PLSRCSEL
    description: |
      PLL1 Clock Source Select.
      0: Main clock oscillator.
      1: HOCO.
    bit_offset: 4
    bit_size: 1
  - name: PLLMULNF
    description: PLL1 Frequency Multiplication Fractional Factor Select.
    bit_offset: 6
    bit_size: 2
    enum: PLLMULNF
  - name: PLLMUL
    description: PLL1 Frequency Multiplication Factor Select.
    bit_offset: 8
    bit_size: 8
fieldset/PLLCCR2:
  description: PLL Clock Control Register 2.
  bit_size: 16
  fields:
  - name: PLODIVP
    description: PLL1 Output Frequency Division Ratio Select for output clock P.
    bit_offset: 0
    bit_size: 4
    enum: PLODIVP
  - name: PLODIVQ
    description: PLL1 Output Frequency Division Ratio Select for output clock Q.
    bit_offset: 4
    bit_size: 4
    enum: PLODIVQ
  - name: PLODIVR
    description: PLL1 Output Frequency Division Ratio Select for output clock R.
    bit_offset: 8
    bit_size: 4
    enum: PLODIVR
fieldset/PLLCR:
  description: PLL Control Register.
  bit_size: 8
  fields:
  - name: PLLSTP
    description: |
      PLL1 Stop Control.
      0: PLL1 is operating.
      1: PLL1 is stopped.
    bit_offset: 0
    bit_size: 1
fieldset/PRCR_S:
  description: Protect Register for Secure (PRCR_S).
  bit_size: 16
  fields:
  - name: PRC0
    description: |
      Enable writing to the registers related to the clock generation circuit.
      0: Disable writes.
      1: Enable writes.
    bit_offset: 0
    bit_size: 1
  - name: PRC1
    description: |
      Enable writing to the registers related to the low power modes, and the battery backup function.
      0: Disable writes.
      1: Enable writes.
    bit_offset: 1
    bit_size: 1
  - name: PRC3
    description: |
      Enable writing to the registers related to the PVD.
      0: Disable writes.
      1: Enable writes.
    bit_offset: 3
    bit_size: 1
  - name: PRC4
    description: |
      0: Disable writes.
      1: Enable writes.
    bit_offset: 4
    bit_size: 1
  - name: PRC5
    description: |
      0: Disable writes.
      1: Enable writes.
    bit_offset: 5
    bit_size: 1
  - name: PRKEY
    description: '0xA5: Enables writing to the PRCR_S register.'
    bit_offset: 8
    bit_size: 8
fieldset/PVDCMPCR:
  description: Voltage Monitor %s Comparator Control Register.
  bit_size: 8
  fields:
  - name: PVDLVL
    description: Detection Voltage m Level Select.
    bit_offset: 0
    bit_size: 5
    enum: PVDLVL
  - name: PVDE
    description: |
      Voltage Detection m Enable.
      0: Voltage detection m circuit disabled.
      1: Voltage detection m circuit enabled.
    bit_offset: 7
    bit_size: 1
fieldset/PVDCR0:
  description: Voltage Monitor %s Circuit Control Register 0.
  bit_size: 8
  fields:
  - name: RIE
    description: |
      Voltage Monitor m Interrupt/Reset Enable.
      0: Disable.
      1: Enable.
    bit_offset: 0
    bit_size: 1
  - name: DFDIS
    description: |
      Voltage monitor m Digital Filter Disabled Mode Select.
      0: Enable the digital filter.
      1: Disable the digital filter.
    bit_offset: 1
    bit_size: 1
  - name: CMPE
    description: |
      Voltage Monitor m Circuit Comparison Result Output Enable.
      0: Voltage monitor m circuit comparison result output disabled.
      1: Voltage monitor m circuit comparison result output enabled.
    bit_offset: 2
    bit_size: 1
  - name: FSAMP
    description: Sampling Clock Select.
    bit_offset: 4
    bit_size: 2
    enum: FSAMP
  - name: RI
    description: Voltage Monitor m Circuit Mode Select.
    bit_offset: 6
    bit_size: 1
  - name: RN
    description: Voltage Monitor m Reset Negate Select.
    bit_offset: 7
    bit_size: 1
fieldset/PVDCR1:
  description: Voltage Monitor %s Circuit Control Register 1.
  bit_size: 8
  fields:
  - name: IDTSEL
    description: Voltage Monitor m Interrupt Generation Condition Select.
    bit_offset: 0
    bit_size: 2
  - name: IRQSEL
    description: |
      Voltage Monitor m Interrupt Type Select.
      0: Non-maskable interrupt.
      1: Maskable interrupt.
    bit_offset: 2
    bit_size: 1
fieldset/PVDFCR:
  description: Voltage Monitor %s Function Control Register.
  bit_size: 8
  fields:
  - name: RHSEL
    description: |
      Rise Hysteresis Select.
      0: Hysteresis level for VCC-fall detection is selected.
      1: Hysteresis level for VCC-rise detection is selected.
    bit_offset: 0
    bit_size: 1
fieldset/PVDSAR:
  description: Programable Voltage Detection Security Attribution Register.
  fields:
  - name: NONSEC
    description: |
      Non Secure Attribute bit 0.
      0: Secure.
      1: Non Secure.
    bit_offset: 0
    bit_size: 1
    array:
      len: 2
      stride: 1
fieldset/PVDSR:
  description: Voltage Monitor %s Circuit Status Register.
  bit_size: 8
  fields:
  - name: DET
    description: Voltage Monitor m Voltage Change Detection Flag.
    bit_offset: 0
    bit_size: 1
  - name: MON
    description: Voltage Monitor 1 Signal Monitor Flag.
    bit_offset: 1
    bit_size: 1
fieldset/RSCSAR:
  description: RAM Standby Control Security Attribution Register.
  fields:
  - name: RSCSA0
    description: |
      RAM Standby Control Security Attribute bit n (n = 0 to 6).
      0: Secure.
      1: Non-secure.
    bit_offset: 0
    bit_size: 1
  - name: RSCSA1
    description: |
      RAM Standby Control Security Attribute bit n (n = 0 to 6).
      0: Secure.
      1: Non-secure.
    bit_offset: 1
    bit_size: 1
  - name: RSCSA2
    description: |
      RAM Standby Control Security Attribute bit n (n = 0 to 6).
      0: Secure.
      1: Non-secure.
    bit_offset: 2
    bit_size: 1
  - name: RSCSA3
    description: |
      RAM Standby Control Security Attribute bit n (n = 0 to 6).
      0: Secure.
      1: Non-secure.
    bit_offset: 3
    bit_size: 1
  - name: RSCSA4
    description: |
      RAM Standby Control Security Attribute bit n (n = 0 to 6).
      0: Secure.
      1: Non-secure.
    bit_offset: 4
    bit_size: 1
  - name: RSCSA5
    description: |
      RAM Standby Control Security Attribute bit n (n = 0 to 6).
      0: Secure.
      1: Non-secure.
    bit_offset: 5
    bit_size: 1
  - name: RSCSA6
    description: |
      RAM Standby Control Security Attribute bit n (n = 0 to 6).
      0: Secure.
      1: Non-secure.
    bit_offset: 6
    bit_size: 1
  - name: RSCSA16
    description: |
      RAM Standby Control Security Attribute bit n (n = 16).
      0: Secure.
      1: Non-secure.
    bit_offset: 16
    bit_size: 1
fieldset/RSTSAR:
  description: Reset Security Attribution Register.
  fields:
  - name: NONSEC
    description: |
      Non-secure Attribute bit 0.
      0: Secure.
      1: Non-secure.
    bit_offset: 0
    bit_size: 1
    array:
      len: 3
      stride: 1
fieldset/RSTSR0:
  description: Reset Status Register 0.
  bit_size: 8
  fields:
  - name: PORF
    description: |
      Power-On Reset Detect Flag.
      0: Power-on reset not detected.
      1: Power-on reset detected.
    bit_offset: 0
    bit_size: 1
  - name: PVD0RF
    description: |
      Voltage Monitor 0 Reset Detect Flag.
      0: Voltage monitor 0 reset not detected.
      1: Voltage monitor 0 reset detected.
    bit_offset: 1
    bit_size: 1
  - name: PVD1RF
    description: |
      Voltage Monitor 1 Reset Detect Flag.
      0: Voltage monitor 1 reset not detected.
      1: Voltage monitor 1 reset detected.
    bit_offset: 2
    bit_size: 1
  - name: PVD2RF
    description: |
      Voltage Monitor 2 Reset Detect Flag.
      0: Voltage monitor 2 reset not detected.
      1: Voltage monitor 2 reset detected.
    bit_offset: 3
    bit_size: 1
  - name: DPSRSTF
    description: |
      Deep Software Standby Reset Flag.
      0: Deep Software Standby mode cancellation not requested by an interrupt or a reset.
      1: Deep Software Standby mode cancellation requested by an interrupt or a reset.
    bit_offset: 7
    bit_size: 1
fieldset/RSTSR1:
  description: Reset Status Register 1.
  fields:
  - name: IWDTRF
    description: |
      Independent Watchdog Timer Reset Detect Flag.
      0: Independent watchdog timer reset not detected.
      1: Independent watchdog timer reset detected.
    bit_offset: 0
    bit_size: 1
  - name: WDT0RF
    description: |
      Watchdog Timer Reset Detect Flag.
      0: Watchdog timer reset not detected.
      1: Watchdog timer reset detected.
    bit_offset: 1
    bit_size: 1
  - name: SWRF
    description: |
      Software Reset Detect Flag.
      0: Software reset not detected.
      1: Software reset detected.
    bit_offset: 2
    bit_size: 1
  - name: CLU0RF
    description: |
      CPU Lockup Reset Detect Flag.
      0: CPU Lockup reset not detected.
      1: CPU Lockup reset detected.
    bit_offset: 4
    bit_size: 1
  - name: BUSRF
    description: |
      Bus Error Reset Detect Flag.
      0: Bus error reset not detected.
      1: Bus error reset detected.
    bit_offset: 10
    bit_size: 1
  - name: CMRF
    description: |
      Common Memory Error Reset Detect Flag.
      0: Common memory error reset not detected.
      1: Common memory error reset detected.
    bit_offset: 14
    bit_size: 1
fieldset/RSTSR2:
  description: Reset Status Register 2.
  bit_size: 8
  fields:
  - name: CWSF
    description: |
      Cold/Warm Start Determination Flag.
      0: Cold start.
      1: Warm start.
    bit_offset: 0
    bit_size: 1
fieldset/SBYCR:
  description: Standby Control Register.
  bit_size: 8
  fields:
  - name: OPE
    description: |
      Output Port Enable.
      0: In Software Standby mode or Deep Software Standby mode, set the address bus and other bus control signal to the high-impedance state.
      1: In Software Standby mode or Deep Software Standby mode, address bus and other bus control signal retain the output state.
    bit_offset: 6
    bit_size: 1
fieldset/SCICKCR:
  description: SCI clock control register.
  bit_size: 8
  fields:
  - name: SCICKSEL
    description: SCI clock (SCICLK) Source Select.
    bit_offset: 0
    bit_size: 4
    enum: SCICKSEL
  - name: SCICKSREQ
    description: |
      SCI clock (SCICLK) Switching Request.
      0: No request.
      1: Request switching.
    bit_offset: 6
    bit_size: 1
  - name: SCICKSRDY
    description: |
      SCI clock (SCICLK) Switching Ready state flag.
      0: Impossible to Switch.
      1: Possible to Switch.
    bit_offset: 7
    bit_size: 1
fieldset/SCICKDIVCR:
  description: SCI clock Division control register.
  bit_size: 8
  fields:
  - name: SCICKDIV
    description: SCI clock (SCICLK) Division Select.
    bit_offset: 0
    bit_size: 3
    enum: SCICKDIV
fieldset/SCKDIVCR:
  description: System Clock Division Control Register.
  fields:
  - name: PCKD
    description: Peripheral Module Clock D (PCLKD) Select.
    bit_offset: 0
    bit_size: 4
    enum: PCKD
  - name: PCKC
    description: Peripheral Module Clock C (PCLKC) Select.
    bit_offset: 4
    bit_size: 4
    enum: PCKC
  - name: PCKB
    description: Peripheral Module Clock B (PCLKB) Select.
    bit_offset: 8
    bit_size: 4
    enum: PCKB
  - name: PCKA
    description: Peripheral Module Clock A (PCLKA) Select.
    bit_offset: 12
    bit_size: 4
    enum: PCKA
  - name: BCK
    description: External Bus Clock (BCLK) Select.
    bit_offset: 16
    bit_size: 4
    enum: BCK
  - name: ICK
    description: System Clock (ICLK) Select.
    bit_offset: 24
    bit_size: 4
    enum: ICK
  - name: FCK
    description: FlashIF Clock (FCLK) Select.
    bit_offset: 28
    bit_size: 4
    enum: FCK
fieldset/SCKDIVCR2:
  description: System Clock Division Control Register 2.
  bit_size: 8
  fields:
  - name: CPUCK
    description: CPU Clock (CPUCLK) Select.
    bit_offset: 0
    bit_size: 4
    enum: CPUCK
fieldset/SCKSCR:
  description: System Clock Source Control Register.
  bit_size: 8
  fields:
  - name: CKSEL
    description: Clock Source Select.
    bit_offset: 0
    bit_size: 3
    enum: CKSEL
fieldset/SDCKOCR:
  description: SDRAM Clock Output Control Register.
  bit_size: 8
  fields:
  - name: SDCKOEN
    description: |
      SDCLK Pin Output Control.
      0: SDCLK pin output is disabled. (Fixed high).
      1: SDCLK pin output is enabled.
    bit_offset: 0
    bit_size: 1
fieldset/SOMCR:
  description: Sub-Clock Oscillator Mode Control Register.
  bit_size: 8
  fields:
  - name: SODRV
    description: Sub-Clock Oscillator Drive Capability Switching.
    bit_offset: 0
    bit_size: 2
    enum: SODRV
  - name: SOSEL
    description: |
      Sub-Clock Oscillator Switching.
      0: Resonator.
      1: External clock input.
    bit_offset: 6
    bit_size: 1
fieldset/SOSCCR:
  description: Sub-Clock Oscillator Control Register.
  bit_size: 8
  fields:
  - name: SOSTP
    description: |
      Sub-Clock Oscillator Stop.
      0: Operate the sub-clock oscillator.
      1: Stop the sub-clock oscillator.
    bit_offset: 0
    bit_size: 1
fieldset/SPICKCR:
  description: SPI clock control register.
  bit_size: 8
  fields:
  - name: SPICKSEL
    description: SPI clock (SPICLK) Source Select.
    bit_offset: 0
    bit_size: 4
    enum: SPICKSEL
  - name: SPICKSREQ
    description: |
      SPI clock (SPICLK) Switching Request.
      0: No request.
      1: Request switching.
    bit_offset: 6
    bit_size: 1
  - name: SPICKSRDY
    description: |
      SPI clock (SPICLK) Switching Ready state flag.
      0: Impossible to Switch.
      1: Possible to Switch.
    bit_offset: 7
    bit_size: 1
fieldset/SPICKDIVCR:
  description: SPI clock Division control register.
  bit_size: 8
  fields:
  - name: SPICKDIV
    description: SPI clock (SPICLK) Division Select.
    bit_offset: 0
    bit_size: 3
    enum: SPICKDIV
fieldset/SSCR1:
  description: Software Standby Control Register 1.
  bit_size: 8
  fields:
  - name: SS1FR
    description: |
      Software Standby Fast Return.
      0: When returning from Software Standby mode, fast return function is disabled.
      1: When returning from Software Standby mode, fast return function is enabled.
    bit_offset: 0
    bit_size: 1
fieldset/SYOCDCR:
  description: System Control OCD Control Register.
  bit_size: 8
  fields:
  - name: DBGEN
    description: |
      Debugger Enable bit.
      0: On-chip debugger is disabled.
      1: On-chip debugger is enabled.
    bit_offset: 7
    bit_size: 1
fieldset/SYRACCR:
  description: System Register Access Control Register.
  bit_size: 8
  fields:
  - name: BUSY
    description: |
      Access Ready monitor.
      0: Ready to read/write access.
      1: Writing in progress.
    bit_offset: 0
    bit_size: 1
fieldset/SYRSTMSK0:
  description: System Reset Mask Control Register 0.
  bit_size: 8
  fields:
  - name: IWDTMASK
    description: |
      Independent Watchdog Timer Reset Mask.
      0: Reset occurrence is enabled.
      1: Reset occurrence is disabled.
    bit_offset: 0
    bit_size: 1
  - name: WDT0MASK
    description: |
      Watchdog Timer Reset Mask.
      0: Reset occurrence is enabled.
      1: Reset occurrence is disabled.
    bit_offset: 1
    bit_size: 1
  - name: SWMASK
    description: |
      Software Reset Mask.
      0: Reset occurrence is enabled.
      1: Reset occurrence is disabled.
    bit_offset: 2
    bit_size: 1
  - name: CLU0MASK
    description: |
      CPU Lockup Reset Mask.
      0: Reset occurrence is enabled.
      1: Reset occurrence is disabled.
    bit_offset: 4
    bit_size: 1
  - name: CMMASK
    description: |
      Common Memory Error Reset Mask.
      0: Reset occurrence is enabled.
      1: Reset occurrence is disabled.
    bit_offset: 6
    bit_size: 1
  - name: BUSMASK
    description: |
      Bus Error Reset Mask.
      0: Reset occurrence is enabled.
      1: Reset occurrence is disabled.
    bit_offset: 7
    bit_size: 1
fieldset/SYRSTMSK2:
  description: System Reset Mask Control Register 2.
  bit_size: 8
  fields:
  - name: PVD1MASK
    description: |
      Voltage Monitor 1 Reset Mask.
      0: Reset occurrence is enabled.
      1: Reset occurrence is disabled.
    bit_offset: 0
    bit_size: 1
  - name: PVD2MASK
    description: |
      Voltage Monitor 2 Reset Mask.
      0: Reset occurrence is enabled.
      1: Reset occurrence is disabled.
    bit_offset: 1
    bit_size: 1
fieldset/TRCKCR:
  description: Trace Clock Control Register.
  bit_size: 8
  fields:
  - name: TRCK
    description: Trace Clock operating frequency select.
    bit_offset: 0
    bit_size: 4
    enum: TRCK
  - name: TRCKSEL
    description: |
      Trace Clock source select.
      0: System clock source (Value after reset).
      1: HOCO (oscillation in debug mode).
    bit_offset: 4
    bit_size: 1
  - name: TRCKEN
    description: |
      Trace Clock operating Enable.
      0: Stop.
      1: Operation enable.
    bit_offset: 7
    bit_size: 1
fieldset/USB60CKCR:
  description: USB60 Clock Control Register.
  bit_size: 8
  fields:
  - name: USB60CKSEL
    description: USB60 Clock (USB60CK) Source Select.
    bit_offset: 0
    bit_size: 4
    enum: USB60CKSEL
  - name: USB60CKSREQ
    description: |
      USB60 Clock (USB60CK) Switching Request.
      0: No request.
      1: Request switching.
    bit_offset: 6
    bit_size: 1
fieldset/USB60CKDIVCR:
  description: USB60 clock Division control register.
  bit_size: 8
  fields:
  - name: USB60CKDIV
    description: USB clock (USB60CLK) Division Select.
    bit_offset: 0
    bit_size: 3
    enum: USB60CKDIV
fieldset/USBCKCR:
  description: USB Clock Control Register.
  bit_size: 8
  fields:
  - name: USBCKSEL
    description: USB Clock (USBCLK) Source Select.
    bit_offset: 0
    bit_size: 4
    enum: USBCKSEL
  - name: USBCKSREQ
    description: |
      USB Clock (USBCLK) Switching Request.
      0: No request.
      1: Request switching.
    bit_offset: 6
    bit_size: 1
  - name: USBCKSRDY
    description: |
      USB Clock (USBCLK) Switching Ready state flag.
      0: Impossible to Switch.
      1: Possible to Switch.
    bit_offset: 7
    bit_size: 1
fieldset/USBCKDIVCR:
  description: USB Clock Division Control Register.
  bit_size: 8
  fields:
  - name: USBCKDIV
    description: USB Clock (USBCLK) Division Select.
    bit_offset: 0
    bit_size: 3
    enum: USBCKDIV
fieldset/VBATTMNSELR:
  description: Battery Backup Voltage Monitor Function Select Register.
  bit_size: 8
  fields:
  - name: VBTMNSEL
    description: |
      VBATT Voltage Monitor Function Select Bit.
      0: Disables VBATT voltage monitor function.
      1: Enables VBATT voltage monitor function.
    bit_offset: 0
    bit_size: 1
fieldset/VBTADCR1:
  description: VBATT Tamper detection Control Register 1.
  bit_size: 8
  fields:
  - name: VBTADIE0
    description: |
      VBATT Tamper Detection Interrupt Enable 0.
      0: Interrupt by VBTADF0 flag is disable.
      1: Interrupt by VBTADF0 flag is enable.
    bit_offset: 0
    bit_size: 1
  - name: VBTADIE1
    description: |
      VBATT Tamper Detection Interrupt Enable 1.
      0: Interrupt by VBTADF1 flag is disable.
      1: Interrupt by VBTADF1 flag is enable.
    bit_offset: 1
    bit_size: 1
  - name: VBTADIE2
    description: |
      VBATT Tamper Detection Interrupt Enable 2.
      0: Interrupt by VBTADF2 flag is disable.
      1: Interrupt by VBTADF2 flag is enable.
    bit_offset: 2
    bit_size: 1
  - name: VBTADCE0
    description: |
      VBATT Tamper Detection Backup Register Clear Enable 0.
      0: Clear Backup Register by VBTADF0 flag is disable.
      1: Clear Backup Register by VBTADF0 flag is enable.
    bit_offset: 4
    bit_size: 1
  - name: VBTADCE1
    description: |
      VBATT Tamper Detection Backup Register Clear Enable 1.
      0: Clear Backup Register by VBTADF1 flag is disable.
      1: Clear Backup Register by VBTADF1 flag is enable.
    bit_offset: 5
    bit_size: 1
  - name: VBTADCE2
    description: |
      VBATT Tamper Detection Backup Register Clear Enable 2.
      0: Clear Backup Register by VBTADF2 flag is disable.
      1: Clear Backup Register by VBTADF2 flag is enable.
    bit_offset: 6
    bit_size: 1
fieldset/VBTADCR2:
  description: VBATT Tamper detection Control Register 2.
  bit_size: 8
  fields:
  - name: VBRTCES0
    description: |
      VBATT RTC Time Capture Event Source Select 0.
      0: RTCIC0.
      1: VBTADF0.
    bit_offset: 0
    bit_size: 1
  - name: VBRTCES1
    description: |
      VBATT RTC Time Capture Event Source Select 1.
      0: RTCIC1.
      1: VBTADF1.
    bit_offset: 1
    bit_size: 1
  - name: VBRTCES2
    description: |
      VBATT RTC Time Capture Event Source Select 2.
      0: RTCIC2.
      1: VBTADF2.
    bit_offset: 2
    bit_size: 1
fieldset/VBTADSR:
  description: VBATT Tamper detection Status Register.
  bit_size: 8
  fields:
  - name: VBTADF0
    description: |
      VBATT Tamper Detection flag 0.
      0: RTCIC0 input edge is not detected.
      1: RTCIC0 input edge is detected.
    bit_offset: 0
    bit_size: 1
  - name: VBTADF1
    description: |
      VBATT Tamper Detection flag 1.
      0: RTCIC1 input edge is not detected.
      1: RTCIC1 input edge is detected.
    bit_offset: 1
    bit_size: 1
  - name: VBTADF2
    description: |
      VBATT Tamper Detection flag 2.
      0: RTCIC2 input edge is not detected.
      1: RTCIC2 input edge is detected.
    bit_offset: 2
    bit_size: 1
fieldset/VBTBER:
  description: VBATT Backup Enable Register.
  bit_size: 8
  fields:
  - name: VBAE
    description: |
      VBATT backup register access enable bit.
      0: Disable to access VBTBKR[n].
      1: Enable to access VBTBKR[n].
    bit_offset: 3
    bit_size: 1
fieldset/VBTBPCR1:
  description: VBATT Battery Power Supply Control Register 1.
  bit_size: 8
  fields:
  - name: BPWSWSTP
    description: |
      Battery Power Supply Switch Stop.
      0: Battery power supply switch enable.
      1: Battery power supply switch stop.
    bit_offset: 0
    bit_size: 1
fieldset/VBTBPCR2:
  description: VBATT Battery Power Supply Control Register 2.
  bit_size: 8
  fields:
  - name: VDETLVL
    description: VDETBAT Level Select.
    bit_offset: 0
    bit_size: 3
    enum: VDETLVL
  - name: VDETE
    description: |
      Voltage drop detection enable.
      0: VCC Voltage drop detection disable.
      1: VCC Voltage drop detection enable.
    bit_offset: 4
    bit_size: 1
fieldset/VBTBPSR:
  description: VBATT Battery Power Supply Status Register.
  bit_size: 8
  fields:
  - name: VBPORF
    description: |
      VBATT_POR Flag.
      0: VBATT_R voltage drop is not detected.
      1: VBATT_R voltage drop is detected.
    bit_offset: 0
    bit_size: 1
  - name: VBPORM
    description: |
      VBATT_POR Monitor.
      0: VBATT_R voltage < VPDR (BATR).
      1: VBATT_R voltage > VPDR (BATR).
    bit_offset: 4
    bit_size: 1
  - name: BPWSWM
    description: |
      Battery Power Supply Switch Status Monitor.
      0: VCC voltage < VDETBATT_m.
      1: VCC voltage > VDETBATT_m.
    bit_offset: 5
    bit_size: 1
fieldset/VBTICTLR:
  description: VBATT Input Control Register.
  bit_size: 8
  fields:
  - name: VCH0INEN
    description: |
      VBATT CH0 Input Enable.
      0: RTCIC0 input disable.
      1: RTCIC0 input enable.
    bit_offset: 0
    bit_size: 1
  - name: VCH1INEN
    description: |
      VBATT CH1 Input Enable.
      0: RTCIC1 input disable.
      1: RTCIC1 input enable.
    bit_offset: 1
    bit_size: 1
  - name: VCH2INEN
    description: |
      VBATT CH2 Input Enable.
      0: RTCIC2 input disable.
      1: RTCIC2 input enable.
    bit_offset: 2
    bit_size: 1
fieldset/VBTICTLR2:
  description: VBATT Input Control Register 2.
  bit_size: 8
  fields:
  - name: VCH0NCE
    description: |
      VBATT CH0 Input Noise Canceler Enable.
      0: RTCIC0 pin input noise canceler disable.
      1: RTCIC0 pin input noise canceler enable.
    bit_offset: 0
    bit_size: 1
  - name: VCH1NCE
    description: |
      VBATT CH1 Input Noise Canceler Enable.
      0: RTCIC1 pin input noise canceler disable.
      1: RTCIC1 pin input noise canceler enable.
    bit_offset: 1
    bit_size: 1
  - name: VCH2NCE
    description: |
      VBATT CH2 Input Noise Canceler Enable.
      0: RTCIC2 pin input noise canceler disable.
      1: RTCIC2 pin input noise canceler enable.
    bit_offset: 2
    bit_size: 1
  - name: VCH0EG
    description: |
      VBATT CH0 Input Edge Select.
      0: RTCIC0 pin input event is detected on falling edge.
      1: RTCIC0 pin input event is detected on rising edge.
    bit_offset: 4
    bit_size: 1
  - name: VCH1EG
    description: |
      VBATT CH1 Input Edge Select.
      0: RTCIC1 pin input event is detected on falling edge.
      1: RTCIC1 pin input event is detected on rising edge.
    bit_offset: 5
    bit_size: 1
  - name: VCH2EG
    description: |
      VBATT CH2 Input Edge Select.
      0: RTCIC2 pin input event is detected on falling edge.
      1: RTCIC2 pin input event is detected on rising edge.
    bit_offset: 6
    bit_size: 1
fieldset/VBTIMONR:
  description: VBATT Input Monitor Register.
  bit_size: 8
  fields:
  - name: VCH0MON
    description: |
      VBATT CH0 Input monitor.
      0: RTCIC0 pin input is low level.
      1: RTCIC0 pin input is high level.
    bit_offset: 0
    bit_size: 1
  - name: VCH1MON
    description: |
      VBATT CH1 Input monitor.
      0: RTCIC1 pin input is low level.
      1: RTCIC1 pin input is high level.
    bit_offset: 1
    bit_size: 1
  - name: VCH2MON
    description: |
      VBATT CH2 Input monitor.
      0: RTCIC2 pin input is low level.
      1: RTCIC2 pin input is high level.
    bit_offset: 2
    bit_size: 1
enum/BCK:
  bit_size: 4
  variants:
  - name: V_0000
    description: x 1/1.
    value: 0
  - name: V_0001
    description: x 1/2.
    value: 1
  - name: V_0010
    description: x 1/4.
    value: 2
  - name: V_0011
    description: x 1/8.
    value: 3
  - name: V_0100
    description: x 1/16.
    value: 4
  - name: V_0101
    description: x 1/32.
    value: 5
  - name: V_0110
    description: x 1/64.
    value: 6
  - name: V_1000
    description: x 1/3.
    value: 8
  - name: V_1001
    description: x 1/6.
    value: 9
  - name: V_1010
    description: x 1/12.
    value: 10
enum/CANFDCKDIV:
  bit_size: 3
  variants:
  - name: V_000
    description: 1/1 (Value after reset).
    value: 0
  - name: V_001
    description: 1/2.
    value: 1
  - name: V_010
    description: 1/4.
    value: 2
  - name: V_011
    description: 1/6.
    value: 3
  - name: V_100
    description: 1/8.
    value: 4
  - name: V_101
    description: 1/3.
    value: 5
  - name: V_110
    description: 1/5.
    value: 6
enum/CANFDCKSEL:
  bit_size: 4
  variants:
  - name: V_0000
    description: HOCO.
    value: 0
  - name: V_0001
    description: MOCO (Value after reset).
    value: 1
  - name: V_0010
    description: LOCO.
    value: 2
  - name: V_0011
    description: Main clock oscillator.
    value: 3
  - name: V_0100
    description: Sub-clock oscillator.
    value: 4
  - name: V_0101
    description: PLL1P.
    value: 5
  - name: V_0110
    description: PLL2P.
    value: 6
  - name: V_0111
    description: PLL1Q.
    value: 7
  - name: V_1000
    description: PLL1R.
    value: 8
  - name: V_1001
    description: PLL2Q.
    value: 9
  - name: V_1010
    description: PLL2R.
    value: 10
enum/CKODIV:
  bit_size: 3
  variants:
  - name: V_000
    description: x 1/1.
    value: 0
  - name: V_001
    description: x 1/2.
    value: 1
  - name: V_010
    description: x 1/4.
    value: 2
  - name: V_011
    description: x 1/8.
    value: 3
  - name: V_100
    description: x 1/16.
    value: 4
  - name: V_101
    description: x 1/32.
    value: 5
  - name: V_110
    description: x 1/64.
    value: 6
  - name: V_111
    description: x 1/128.
    value: 7
enum/CKOSEL:
  bit_size: 3
  variants:
  - name: V_000
    description: HOCO.
    value: 0
  - name: V_001
    description: MOCO (Value after reset).
    value: 1
  - name: V_010
    description: LOCO.
    value: 2
  - name: V_011
    description: MOSC.
    value: 3
  - name: V_100
    description: SOSC.
    value: 4
enum/CKSEL:
  bit_size: 3
  variants:
  - name: V_000
    description: HOCO.
    value: 0
  - name: V_001
    description: MOCO (Value after reset).
    value: 1
  - name: V_010
    description: Setting prohibited.
    value: 2
  - name: V_011
    description: Main clock oscillator (MOSC).
    value: 3
  - name: V_100
    description: Sub-clock oscillator (SOSC).
    value: 4
  - name: V_101
    description: PLL1 output clock P (PLL1P).
    value: 5
  - name: V_110
    description: Setting prohibited.
    value: 6
  - name: V_111
    description: Setting prohibited.
    value: 7
enum/CPUCK:
  bit_size: 4
  variants:
  - name: V_0000
    description: x 1/1.
    value: 0
  - name: V_0001
    description: x 1/2.
    value: 1
  - name: V_0010
    description: x 1/4.
    value: 2
  - name: V_0011
    description: x 1/8.
    value: 3
  - name: V_0100
    description: x 1/16.
    value: 4
  - name: V_0101
    description: x 1/32.
    value: 5
  - name: V_0110
    description: x 1/64.
    value: 6
  - name: V_1000
    description: x 1/3.
    value: 8
  - name: V_1001
    description: x 1/6.
    value: 9
  - name: V_1010
    description: x 1/12.
    value: 10
enum/FCK:
  bit_size: 4
  variants:
  - name: V_0000
    description: x 1/1.
    value: 0
  - name: V_0001
    description: x 1/2.
    value: 1
  - name: V_0010
    description: x 1/4.
    value: 2
  - name: V_0011
    description: x 1/8.
    value: 3
  - name: V_0100
    description: x 1/16.
    value: 4
  - name: V_0101
    description: x 1/32.
    value: 5
  - name: V_0110
    description: x 1/64.
    value: 6
  - name: V_1000
    description: x 1/3.
    value: 8
  - name: V_1001
    description: x 1/6.
    value: 9
  - name: V_1010
    description: x 1/12.
    value: 10
enum/FLWE:
  bit_size: 2
  variants:
  - name: V_00
    description: Prohibits Program, Block Erase, Multi Block Erase, Blank Check, and Configuration set command processing.
    value: 0
  - name: V_01
    description: Permits Program, Block Erase, Multi Block Erase, Blank Check, and Configuration set command processing.
    value: 1
  - name: V_10
    description: Prohibits Program, Block Erase, Multi Block Erase, Blank Check, and Configuration set command processing.
    value: 2
  - name: V_11
    description: Prohibits Program, Block Erase, Multi Block Erase, Blank Check, and Configuration set command processing.
    value: 3
enum/FSAMP:
  bit_size: 2
  variants:
  - name: V_00
    description: 1/2 LOCO frequency.
    value: 0
  - name: V_01
    description: 1/4 LOCO frequency.
    value: 1
  - name: V_10
    description: 1/8 LOCO frequency.
    value: 2
  - name: V_11
    description: 1/16 LOCO frequency.
    value: 3
enum/HCFRQ0:
  bit_size: 3
  variants:
  - name: V_000
    description: 16MHz.
    value: 0
  - name: V_001
    description: 18MHz.
    value: 1
  - name: V_010
    description: 20MHz.
    value: 2
  - name: V_100
    description: 32MHz.
    value: 4
  - name: V_111
    description: 48MHz.
    value: 7
enum/I3CCKDIV:
  bit_size: 3
  variants:
  - name: V_000
    description: 1/1 (Value after reset).
    value: 0
  - name: V_001
    description: 1/2.
    value: 1
  - name: V_010
    description: 1/4.
    value: 2
  - name: V_011
    description: 1/6.
    value: 3
  - name: V_100
    description: 1/8.
    value: 4
  - name: V_101
    description: 1/3.
    value: 5
  - name: V_110
    description: 1/5.
    value: 6
enum/I3CCKSEL:
  bit_size: 4
  variants:
  - name: V_0001
    description: MOCO (Value after reset).
    value: 1
  - name: V_0101
    description: PLL1P.
    value: 5
  - name: V_0110
    description: PLL2P.
    value: 6
  - name: V_0111
    description: PLL1Q.
    value: 7
  - name: V_1000
    description: PLL1R.
    value: 8
  - name: V_1001
    description: PLL2Q.
    value: 9
  - name: V_1010
    description: PLL2R.
    value: 10
enum/ICK:
  bit_size: 4
  variants:
  - name: V_0000
    description: x 1/1.
    value: 0
  - name: V_0001
    description: x 1/2.
    value: 1
  - name: V_0010
    description: x 1/4.
    value: 2
  - name: V_0011
    description: x 1/8.
    value: 3
  - name: V_0100
    description: x 1/16.
    value: 4
  - name: V_0101
    description: x 1/32.
    value: 5
  - name: V_0110
    description: x 1/64.
    value: 6
  - name: V_1000
    description: x 1/3.
    value: 8
  - name: V_1001
    description: x 1/6.
    value: 9
  - name: V_1010
    description: x 1/12.
    value: 10
enum/LCDCKDIV:
  bit_size: 3
  variants:
  - name: V_000
    description: 1/1.
    value: 0
  - name: V_001
    description: 1/2.
    value: 1
  - name: V_010
    description: 1/4.
    value: 2
  - name: V_011
    description: 1/6.
    value: 3
  - name: V_100
    description: 1/8.
    value: 4
  - name: V_101
    description: 1/3.
    value: 5
  - name: V_110
    description: 1/5.
    value: 6
enum/LCDCKSEL:
  bit_size: 4
  variants:
  - name: V_0001
    description: MOCO (Value after reset).
    value: 1
  - name: V_0101
    description: PLL1P.
    value: 5
  - name: V_0110
    description: PLL2P.
    value: 6
  - name: V_0111
    description: PLL1Q.
    value: 7
  - name: V_1000
    description: PLL1R.
    value: 8
  - name: V_1001
    description: PLL2Q.
    value: 9
  - name: V_1010
    description: PLL2R.
    value: 10
enum/LPMD:
  bit_size: 4
  variants:
  - name: V_0x0
    description: System Active.
    value: 0
  - name: V_0x4
    description: Software Standby mode.
    value: 4
  - name: V_0x8
    description: Deep Software Standby mode 1.
    value: 8
  - name: V_0x9
    description: Deep Software Standby mode 2.
    value: 9
  - name: V_0xA
    description: Deep Software Standby mode 3.
    value: 10
enum/MODRV0:
  bit_size: 3
  variants:
  - name: V_000
    description: 8 MHz.
    value: 0
  - name: V_011
    description: 8 MHz to 24 MHz.
    value: 3
  - name: V_101
    description: 8 MHz to 48 MHz.
    value: 5
enum/MSTS:
  bit_size: 4
  variants:
  - name: V_0x0
    description: Wait time = 3 cycles (11.4 us).
    value: 0
  - name: V_0x1
    description: Wait time = 35 cycles (133.5 us).
    value: 1
  - name: V_0x2
    description: Wait time = 67 cycles (255.6 us).
    value: 2
  - name: V_0x3
    description: Wait time = 131 cycles (499.7 us).
    value: 3
  - name: V_0x4
    description: Wait time = 259 cycles (988.0 us).
    value: 4
  - name: V_0x5
    description: Wait time = 547 cycles (2086.6 us).
    value: 5
  - name: V_0x6
    description: Wait time = 1059 cycles (4039.8 us).
    value: 6
  - name: V_0x7
    description: Wait time = 2147 cycles (8190.2 us).
    value: 7
  - name: V_0x8
    description: Wait time = 4291 cycles (16368.9 us).
    value: 8
  - name: V_0x9
    description: Wait time = 8163 cycles (31139.4 us).
    value: 9
enum/OCTACKDIV:
  bit_size: 3
  variants:
  - name: V_000
    description: 1/1 (Value after reset).
    value: 0
  - name: V_001
    description: 1/2.
    value: 1
  - name: V_010
    description: 1/4.
    value: 2
  - name: V_011
    description: 1/6.
    value: 3
  - name: V_100
    description: 1/8.
    value: 4
  - name: V_101
    description: 1/3.
    value: 5
  - name: V_110
    description: 1/5.
    value: 6
enum/OCTACKSEL:
  bit_size: 4
  variants:
  - name: V_0000
    description: HOCO.
    value: 0
  - name: V_0001
    description: MOCO (Value after reset).
    value: 1
  - name: V_0010
    description: LOCO.
    value: 2
  - name: V_0011
    description: Main clock oscillator.
    value: 3
  - name: V_0100
    description: Sub-clock oscillator.
    value: 4
  - name: V_0101
    description: PLL1P.
    value: 5
  - name: V_0110
    description: PLL2P.
    value: 6
  - name: V_0111
    description: PLL1Q.
    value: 7
  - name: V_1000
    description: PLL1R.
    value: 8
  - name: V_1001
    description: PLL2Q.
    value: 9
  - name: V_1010
    description: PLL2R.
    value: 10
enum/OPCM:
  bit_size: 2
  variants:
  - name: V_00
    description: High-speed mode.
    value: 0
  - name: V_01
    description: Setting prohibited.
    value: 1
  - name: V_10
    description: Setting prohibited.
    value: 2
  - name: V_11
    description: Low-speed mode.
    value: 3
enum/PCKA:
  bit_size: 4
  variants:
  - name: V_0000
    description: x 1/1.
    value: 0
  - name: V_0001
    description: x 1/2.
    value: 1
  - name: V_0010
    description: x 1/4.
    value: 2
  - name: V_0011
    description: x 1/8.
    value: 3
  - name: V_0100
    description: x 1/16.
    value: 4
  - name: V_0101
    description: x 1/32.
    value: 5
  - name: V_0110
    description: x 1/64.
    value: 6
  - name: V_1000
    description: x 1/3.
    value: 8
  - name: V_1001
    description: x 1/6.
    value: 9
  - name: V_1010
    description: x 1/12.
    value: 10
enum/PCKB:
  bit_size: 4
  variants:
  - name: V_0000
    description: x 1/1.
    value: 0
  - name: V_0001
    description: x 1/2.
    value: 1
  - name: V_0010
    description: x 1/4.
    value: 2
  - name: V_0011
    description: x 1/8.
    value: 3
  - name: V_0100
    description: x 1/16.
    value: 4
  - name: V_0101
    description: x 1/32.
    value: 5
  - name: V_0110
    description: x 1/64.
    value: 6
  - name: V_1000
    description: x 1/3.
    value: 8
  - name: V_1001
    description: x 1/6.
    value: 9
  - name: V_1010
    description: x 1/12.
    value: 10
enum/PCKC:
  bit_size: 4
  variants:
  - name: V_0000
    description: x 1/1.
    value: 0
  - name: V_0001
    description: x 1/2.
    value: 1
  - name: V_0010
    description: x 1/4.
    value: 2
  - name: V_0011
    description: x 1/8.
    value: 3
  - name: V_0100
    description: x 1/16.
    value: 4
  - name: V_0101
    description: x 1/32.
    value: 5
  - name: V_0110
    description: x 1/64.
    value: 6
  - name: V_1000
    description: x 1/3.
    value: 8
  - name: V_1001
    description: x 1/6.
    value: 9
  - name: V_1010
    description: x 1/12.
    value: 10
enum/PCKD:
  bit_size: 4
  variants:
  - name: V_0000
    description: x 1/1.
    value: 0
  - name: V_0001
    description: x 1/2.
    value: 1
  - name: V_0010
    description: x 1/4.
    value: 2
  - name: V_0011
    description: x 1/8.
    value: 3
  - name: V_0100
    description: x 1/16.
    value: 4
  - name: V_0101
    description: x 1/32.
    value: 5
  - name: V_0110
    description: x 1/64.
    value: 6
  - name: V_1000
    description: x 1/3.
    value: 8
  - name: V_1001
    description: x 1/6.
    value: 9
  - name: V_1010
    description: x 1/12.
    value: 10
enum/PL2IDIV:
  bit_size: 2
  variants:
  - name: V_00
    description: 1/1 (Value after reset).
    value: 0
  - name: V_01
    description: 1/2.
    value: 1
  - name: V_10
    description: 1/3.
    value: 2
  - name: V_11
    description: 1/4.
    value: 3
enum/PL2ODIVP:
  bit_size: 4
  variants:
  - name: V_0001
    description: × 1/2.
    value: 1
  - name: V_0011
    description: × 1/4.
    value: 3
  - name: V_0101
    description: × 1/6 (Value after reset).
    value: 5
  - name: V_0111
    description: × 1/8.
    value: 7
  - name: V_1111
    description: × 1/16.
    value: 15
enum/PL2ODIVQ:
  bit_size: 4
  variants:
  - name: V_0001
    description: × 1/2.
    value: 1
  - name: V_0010
    description: × 1/3.
    value: 2
  - name: V_0011
    description: × 1/4.
    value: 3
  - name: V_0100
    description: × 1/5.
    value: 4
  - name: V_0101
    description: × 1/6 (Value after reset).
    value: 5
  - name: V_0111
    description: × 1/8.
    value: 7
  - name: V_1000
    description: × 1/9.
    value: 8
enum/PL2ODIVR:
  bit_size: 4
  variants:
  - name: V_0001
    description: × 1/2.
    value: 1
  - name: V_0010
    description: × 1/3.
    value: 2
  - name: V_0011
    description: × 1/4.
    value: 3
  - name: V_0100
    description: × 1/5.
    value: 4
  - name: V_0101
    description: × 1/6 (Value after reset).
    value: 5
  - name: V_0111
    description: × 1/8.
    value: 7
  - name: V_1000
    description: × 1/9.
    value: 8
enum/PLIDIV:
  bit_size: 2
  variants:
  - name: V_00
    description: 1/1.
    value: 0
  - name: V_01
    description: 1/2.
    value: 1
  - name: V_10
    description: 1/3.
    value: 2
  - name: V_11
    description: 1/4.
    value: 3
enum/PLL2MULNF:
  bit_size: 2
  variants:
  - name: V_00
    description: 0.00 (Value after reset).
    value: 0
  - name: V_01
    description: 0.33 (1/3).
    value: 1
  - name: V_10
    description: 0.66 (2/3).
    value: 2
  - name: V_11
    description: 0.50 (1/2).
    value: 3
enum/PLLMULNF:
  bit_size: 2
  variants:
  - name: V_00
    description: 0.00 (Value after reset).
    value: 0
  - name: V_01
    description: 0.33 (1/3).
    value: 1
  - name: V_10
    description: 0.66 (2/3).
    value: 2
  - name: V_11
    description: 0.50 (1/2).
    value: 3
enum/PLODIVP:
  bit_size: 4
  variants:
  - name: V_0001
    description: × 1/2.
    value: 1
  - name: V_0011
    description: × 1/4.
    value: 3
  - name: V_0101
    description: × 1/6 (Value after reset).
    value: 5
  - name: V_0111
    description: × 1/8.
    value: 7
  - name: V_1111
    description: × 1/16.
    value: 15
enum/PLODIVQ:
  bit_size: 4
  variants:
  - name: V_0001
    description: × 1/2.
    value: 1
  - name: V_0010
    description: × 1/3.
    value: 2
  - name: V_0011
    description: × 1/4.
    value: 3
  - name: V_0100
    description: × 1/5.
    value: 4
  - name: V_0101
    description: × 1/6 (Value after reset).
    value: 5
  - name: V_0111
    description: × 1/8.
    value: 7
  - name: V_1000
    description: × 1/9.
    value: 8
enum/PLODIVR:
  bit_size: 4
  variants:
  - name: V_0001
    description: × 1/2.
    value: 1
  - name: V_0010
    description: × 1/3.
    value: 2
  - name: V_0011
    description: × 1/4.
    value: 3
  - name: V_0100
    description: × 1/5.
    value: 4
  - name: V_0101
    description: × 1/6 (Value after reset).
    value: 5
  - name: V_0111
    description: × 1/8.
    value: 7
  - name: V_1000
    description: × 1/9.
    value: 8
enum/PVDLVL:
  bit_size: 5
  variants:
  - name: V_0x03
    description: 3.86 V (Vdetm_3).
    value: 3
  - name: V_0x04
    description: 3.14 V (Vdetm_4).
    value: 4
  - name: V_0x05
    description: 3.10 V (Vdetm_5).
    value: 5
  - name: V_0x06
    description: 3.08 V (Vdetm_6).
    value: 6
  - name: V_0x07
    description: 2.85 V (Vdetm_7).
    value: 7
  - name: V_0x08
    description: 2.83 V (Vdetm_8).
    value: 8
  - name: V_0x09
    description: 2.80 V (Vdetm_9).
    value: 9
  - name: V_0x0A
    description: 2.62V (Vdetm_10).
    value: 10
  - name: V_0x0B
    description: 2.33V (Vdetm_11).
    value: 11
  - name: V_0x0C
    description: 1.90V (Vdetm_12).
    value: 12
  - name: V_0x0D
    description: 1.86V (Vdetm_13).
    value: 13
  - name: V_0x0E
    description: 1.74V (Vdetm_14).
    value: 14
  - name: V_0x0F
    description: 1.71V (Vdetm_15).
    value: 15
enum/SCICKDIV:
  bit_size: 3
  variants:
  - name: V_000
    description: 1/1 (Value after reset).
    value: 0
  - name: V_001
    description: 1/2.
    value: 1
  - name: V_010
    description: 1/4.
    value: 2
  - name: V_011
    description: 1/6.
    value: 3
  - name: V_100
    description: 1/8.
    value: 4
  - name: V_101
    description: 1/3.
    value: 5
  - name: V_110
    description: 1/5.
    value: 6
enum/SCICKSEL:
  bit_size: 4
  variants:
  - name: V_0000
    description: HOCO.
    value: 0
  - name: V_0001
    description: MOCO (Value after reset).
    value: 1
  - name: V_0010
    description: LOCO.
    value: 2
  - name: V_0011
    description: Main clock oscillator.
    value: 3
  - name: V_0100
    description: Sub-clock oscillator.
    value: 4
  - name: V_0101
    description: PLL1P.
    value: 5
  - name: V_0110
    description: PLL2P.
    value: 6
  - name: V_0111
    description: PLL1Q.
    value: 7
  - name: V_1000
    description: PLL1R.
    value: 8
  - name: V_1001
    description: PLL2Q.
    value: 9
  - name: V_1010
    description: PLL2R.
    value: 10
enum/SODRV:
  bit_size: 2
  variants:
  - name: V_00
    description: Standard (12.5pf).
    value: 0
  - name: V_01
    description: Lowpower mode 1 (9pf).
    value: 1
  - name: V_10
    description: Lowpower mode 2 (7pf).
    value: 2
  - name: V_11
    description: Lowpower mode 3 (4pf).
    value: 3
enum/SPICKDIV:
  bit_size: 3
  variants:
  - name: V_000
    description: 1/1 (Value after reset).
    value: 0
  - name: V_001
    description: 1/2.
    value: 1
  - name: V_010
    description: 1/4.
    value: 2
  - name: V_011
    description: 1/6.
    value: 3
  - name: V_100
    description: 1/8.
    value: 4
  - name: V_101
    description: 1/3.
    value: 5
  - name: V_110
    description: 1/5.
    value: 6
enum/SPICKSEL:
  bit_size: 4
  variants:
  - name: V_0000
    description: HOCO.
    value: 0
  - name: V_0001
    description: MOCO (Value after reset).
    value: 1
  - name: V_0010
    description: LOCO.
    value: 2
  - name: V_0011
    description: Main clock oscillator.
    value: 3
  - name: V_0100
    description: Sub-clock oscillator.
    value: 4
  - name: V_0101
    description: PLL1P.
    value: 5
  - name: V_0110
    description: PLL2P.
    value: 6
  - name: V_0111
    description: PLL1Q.
    value: 7
  - name: V_1000
    description: PLL1R.
    value: 8
  - name: V_1001
    description: PLL2Q.
    value: 9
  - name: V_1010
    description: PLL2R.
    value: 10
enum/TRCK:
  bit_size: 4
  variants:
  - name: V_0000
    description: 1/1.
    value: 0
  - name: V_0001
    description: 1/2.
    value: 1
  - name: V_0010
    description: 1/4 (Value after reset).
    value: 2
  - name: V_0011
    description: 1/8.
    value: 3
  - name: V_0100
    description: 1/16.
    value: 4
  - name: V_0101
    description: 1/32.
    value: 5
  - name: V_0110
    description: 1/64.
    value: 6
  - name: V_0111
    description: 1/128.
    value: 7
  - name: V_1000
    description: 1/256.
    value: 8
  - name: V_1001
    description: 1/3.
    value: 9
  - name: V_1010
    description: 1/6.
    value: 10
  - name: V_1011
    description: 1/12.
    value: 11
enum/USB60CKDIV:
  bit_size: 3
  variants:
  - name: V_000
    description: 1/1(Value after reset).
    value: 0
  - name: V_001
    description: 1/2.
    value: 1
  - name: V_010
    description: 1/4.
    value: 2
  - name: V_011
    description: 1/6.
    value: 3
  - name: V_100
    description: 1/8.
    value: 4
  - name: V_101
    description: 1/3.
    value: 5
  - name: V_110
    description: 1/5.
    value: 6
enum/USB60CKSEL:
  bit_size: 4
  variants:
  - name: V_0000
    description: HOCO.
    value: 0
  - name: V_0001
    description: MOCO (Value after reset).
    value: 1
  - name: V_0011
    description: Main clock oscillator.
    value: 3
  - name: V_0101
    description: PLL1P.
    value: 5
  - name: V_0110
    description: PLL2P.
    value: 6
  - name: V_0111
    description: PLL1Q.
    value: 7
  - name: V_1000
    description: PLL1R.
    value: 8
  - name: V_1001
    description: PLL2Q.
    value: 9
  - name: V_1010
    description: PLL2R.
    value: 10
enum/USBCKDIV:
  bit_size: 3
  variants:
  - name: V_000
    description: 1/1.
    value: 0
  - name: V_001
    description: 1/2.
    value: 1
  - name: V_010
    description: 1/4.
    value: 2
  - name: V_011
    description: 1/6.
    value: 3
  - name: V_100
    description: 1/8.
    value: 4
  - name: V_101
    description: 1/3.
    value: 5
  - name: V_110
    description: 1/5.
    value: 6
enum/USBCKSEL:
  bit_size: 4
  variants:
  - name: V_0000
    description: HOCO.
    value: 0
  - name: V_0001
    description: MOCO (Value after reset).
    value: 1
  - name: V_0011
    description: Main clock oscillator.
    value: 3
  - name: V_0101
    description: PLL1P.
    value: 5
  - name: V_0110
    description: PLL2P.
    value: 6
  - name: V_0111
    description: PLL1Q.
    value: 7
  - name: V_1000
    description: PLL1R.
    value: 8
  - name: V_1001
    description: PLL2Q.
    value: 9
  - name: V_1010
    description: PLL2R.
    value: 10
enum/VDETLVL:
  bit_size: 3
  variants:
  - name: V_000
    description: 2.80 V.
    value: 0
  - name: V_001
    description: 2.53 V.
    value: 1
  - name: V_010
    description: 2.10 V.
    value: 2
  - name: V_011
    description: 1.95 V.
    value: 3
  - name: V_100
    description: 1.85 V.
    value: 4
  - name: V_101
    description: 1.75 V.
    value: 5
  - name: V_110
    description: setting prohibited.
    value: 6
  - name: V_111
    description: setting prohibited.
    value: 7
enum/WTSTS:
  bit_size: 8
  variants:
  - name: V_0x0B
    description: Wait cycle for fast recovery.
    value: 11
  - name: V_0x9A
    description: Wait cycle for slow recovery.
    value: 154
