
---------- Begin Simulation Statistics ----------
final_tick                                33585325000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191602                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491036                       # Number of bytes of host memory used
host_op_rate                                   356948                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    82.31                       # Real time elapsed on the host
host_tick_rate                              408011128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15771691                       # Number of instructions simulated
sim_ops                                      29382064                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033585                       # Number of seconds simulated
sim_ticks                                 33585325000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.717065                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5693358                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461228                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35048                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493535                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       26665704                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.148875                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5358796                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          618                       # TLB misses on write requests
system.cpu0.numCycles                        67170650                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40504946                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     83                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5771691                       # Number of instructions committed
system.cpu1.committedOps                      8404522                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.637949                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1126322                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1089110                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       209167                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4162147                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        16231                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       55573683                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.085926                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1344459                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          275                       # TLB misses on write requests
system.cpu1.numCycles                        67170644                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                2946449     35.06%     35.08% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     35.08% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.02%     35.10% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               621258      7.39%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.51% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.51% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.02%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.52% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.54% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.02%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.56% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.57% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.50%     43.07% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               226802      2.70%     45.77% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           623340      7.42%     53.19% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         3934572     46.81%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8404522                       # Class of committed instruction
system.cpu1.tickCycles                       11596961                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       567983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1137008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2069240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1111                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4138547                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1111                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              34526                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       536316                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31667                       # Transaction distribution
system.membus.trans_dist::ReadExReq            534499                       # Transaction distribution
system.membus.trans_dist::ReadExResp           534499                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34526                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1706033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1706033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1706033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70741824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     70741824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70741824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            569025                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  569025    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              569025                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3491336500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2982064000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215829                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215829                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215829                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215829                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1142808                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1142808                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1142808                       # number of overall misses
system.cpu0.icache.overall_misses::total      1142808                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  15789830500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  15789830500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  15789830500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  15789830500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5358637                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5358637                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5358637                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5358637                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213265                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213265                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213265                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213265                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13816.695805                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13816.695805                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13816.695805                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13816.695805                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1142791                       # number of writebacks
system.cpu0.icache.writebacks::total          1142791                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1142808                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1142808                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1142808                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1142808                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  14647023500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  14647023500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  14647023500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  14647023500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213265                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213265                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213265                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213265                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12816.696680                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12816.696680                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12816.696680                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12816.696680                       # average overall mshr miss latency
system.cpu0.icache.replacements               1142791                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215829                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215829                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1142808                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1142808                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  15789830500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  15789830500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5358637                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5358637                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213265                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213265                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13816.695805                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13816.695805                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1142808                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1142808                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  14647023500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  14647023500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213265                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213265                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12816.696680                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12816.696680                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999593                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5358636                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1142807                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.689012                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999593                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44011903                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44011903                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327694                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327694                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328607                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328607                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462001                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462001                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463142                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463142                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10045815499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10045815499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10045815499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10045815499                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789695                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789695                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791749                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791749                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121910                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121910                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122145                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122145                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21744.142327                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21744.142327                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21690.573299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21690.573299                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    23.400000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       197406                       # number of writebacks
system.cpu0.dcache.writebacks::total           197406                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76231                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76231                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385770                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385770                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386808                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386808                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7515776500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7515776500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7554042500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7554042500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101794                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101794                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102013                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102013                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19482.532338                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19482.532338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19529.178559                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19529.178559                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386792                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2075000                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2075000                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297594                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297594                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5553622000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5553622000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372594                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372594                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125430                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125430                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18661.740492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18661.740492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12917                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12917                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   4998670500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4998670500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17559.095045                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17559.095045                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252694                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252694                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4492193499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4492193499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27323.614560                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27323.614560                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63314                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63314                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2517106000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2517106000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071338                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071338                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24898.914861                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24898.914861                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          913                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          913                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1141                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1141                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.555501                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.555501                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     38266000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     38266000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 36865.125241                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 36865.125241                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999619                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715415                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386808                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.605321                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999619                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30720800                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30720800                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1333340                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1333340                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1333340                       # number of overall hits
system.cpu1.icache.overall_hits::total        1333340                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11052                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11052                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11052                       # number of overall misses
system.cpu1.icache.overall_misses::total        11052                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    363330500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    363330500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    363330500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    363330500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1344392                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1344392                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1344392                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1344392                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008221                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008221                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008221                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008221                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32874.638075                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32874.638075                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32874.638075                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32874.638075                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11036                       # number of writebacks
system.cpu1.icache.writebacks::total            11036                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11052                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11052                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11052                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11052                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    352278500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    352278500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    352278500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    352278500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008221                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008221                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008221                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008221                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31874.638075                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31874.638075                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31874.638075                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31874.638075                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11036                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1333340                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1333340                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    363330500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    363330500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1344392                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1344392                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32874.638075                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32874.638075                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11052                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11052                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    352278500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    352278500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008221                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008221                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31874.638075                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31874.638075                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999574                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1344392                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11052                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           121.642418                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999574                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10766188                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10766188                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4192329                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4192329                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4192329                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4192329                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       840453                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        840453                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       840453                       # number of overall misses
system.cpu1.dcache.overall_misses::total       840453                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  57205598000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  57205598000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  57205598000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  57205598000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5032782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5032782                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5032782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5032782                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166996                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166996                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166996                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166996                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68065.195793                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68065.195793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68065.195793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68065.195793                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       521144                       # number of writebacks
system.cpu1.dcache.writebacks::total           521144                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       311814                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       311814                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       311814                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       311814                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       528639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       528639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       528639                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       528639                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  45240033000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  45240033000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  45240033000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  45240033000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.105039                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.105039                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.105039                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.105039                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85578.311475                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85578.311475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85578.311475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85578.311475                       # average overall mshr miss latency
system.cpu1.dcache.replacements                528621                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       870131                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         870131                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9376                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9376                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    446552500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    446552500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       879507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       879507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010661                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010661                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 47627.186433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47627.186433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    421117500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    421117500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010282                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010282                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 46568.340153                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46568.340153                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3322198                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3322198                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       831077                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       831077                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  56759045500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  56759045500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4153275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4153275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68295.772233                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68295.772233                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       311481                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       311481                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       519596                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       519596                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44818915500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44818915500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125105                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125105                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86257.237354                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86257.237354                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999601                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4720966                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           528637                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.930449                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999601                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         40790893                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        40790893                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1134197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              352033                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7994                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6056                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1500280                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1134197                       # number of overall hits
system.l2.overall_hits::.cpu0.data             352033                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7994                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6056                       # number of overall hits
system.l2.overall_hits::total                 1500280                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8611                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             34775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3058                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            522583                       # number of demand (read+write) misses
system.l2.demand_misses::total                 569027                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8611                       # number of overall misses
system.l2.overall_misses::.cpu0.data            34775                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3058                       # number of overall misses
system.l2.overall_misses::.cpu1.data           522583                       # number of overall misses
system.l2.overall_misses::total                569027                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    779338500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3205586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    244369500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  44356283500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48585577500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    779338500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3205586000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    244369500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  44356283500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48585577500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1142808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          528639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2069307                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1142808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         528639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2069307                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.089902                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.276692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.988544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.274984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.089902                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.276692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.988544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.274984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90504.993613                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92180.762042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79911.543492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84878.925453                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85383.606578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90504.993613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92180.762042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79911.543492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84878.925453                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85383.606578                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              536316                       # number of writebacks
system.l2.writebacks::total                    536316                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         8611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        34775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       522583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            569027                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        34775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       522583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           569027                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    693228500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2857836000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    213789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  39130473500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42895327500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    693228500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2857836000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    213789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  39130473500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42895327500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.276692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.988544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.274984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.276692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.988544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80504.993613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82180.762042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69911.543492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74878.963724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75383.641725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80504.993613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82180.762042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69911.543492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74878.963724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75383.641725                       # average overall mshr miss latency
system.l2.replacements                         568642                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       718550                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           718550                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       718550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       718550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1153827                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1153827                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1153827                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1153827                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            84914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86219                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         518291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              534501                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1443922500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  44000338500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45444261000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       519596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            620720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.160298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.861098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89076.033313                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84895.046412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85021.844674                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       518291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         534501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1281822500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  38817448500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40099271000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.160298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.861098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79076.033313                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74895.085001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75021.882092                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1134197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1142191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3058                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    779338500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    244369500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1023708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1142808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1153860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.276692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90504.993613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79911.543492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87728.854229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3058                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    693228500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    213789500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    907018000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.276692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010113                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80504.993613                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69911.543492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77728.854229                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       267119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         4751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            271870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        18565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1761663500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    355945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2117608500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.064984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.474621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94891.650956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82932.199441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92645.950912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        18565                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1576013500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    313025000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1889038500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.064984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.474621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84891.650956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72932.199441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82645.950912                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.863260                       # Cycle average of tags in use
system.l2.tags.total_refs                     4138093                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    569666                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.264069                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.215280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      330.162005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      559.515239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.074426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      126.896311                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.322424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.546402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.123922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998890                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33678042                       # Number of tag accesses
system.l2.tags.data_accesses                 33678042                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        551104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2225600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        195712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      33445184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36417600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       551104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       195712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        746816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34324224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34324224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          34775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         522581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              569025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       536316                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             536316                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16409072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         66267038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5827307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        995827314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1084330731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16409072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5827307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22236379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1022000651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1022000651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1022000651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16409072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        66267038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5827307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       995827314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2106331381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    536276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     34674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    522439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000297919500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33434                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33434                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1605802                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             503758                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      569025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     536316                       # Number of write requests accepted
system.mem_ctrls.readBursts                    569025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   536316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    243                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    40                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             36576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33364                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8784397750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2843910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19449060250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15444.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34194.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   507758                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  495088                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                569025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               536316                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  332871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  221688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    692.133139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   446.055492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   423.387796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22071     21.60%     21.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7573      7.41%     29.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3045      2.98%     31.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2409      2.36%     34.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2142      2.10%     36.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1961      1.92%     38.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2018      1.97%     40.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2179      2.13%     42.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58781     57.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102179                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.011695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.692046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.749330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          33331     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            29      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            18      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           10      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33434                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.038942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.334789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            32884     98.35%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              156      0.47%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              158      0.47%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              130      0.39%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               90      0.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33434                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36402048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34319744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36417600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34324224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1083.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1021.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1084.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1022.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33585286000                       # Total gap between requests
system.mem_ctrls.avgGap                      30384.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       551104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2219136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       195712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     33436096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     34319744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16409071.521564850584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 66074572.748663291335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5827307.015787401237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 995556720.085334897041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1021867258.988858938217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        34775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       522581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       536316                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    337867750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1419290500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     88342000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  17603560000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 839477780750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39236.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40813.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28888.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33685.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1565267.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            360291540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            191488110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2034357360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1397822040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2650942320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12108316770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2700287520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21443505660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.478432                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6863008250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1121380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25600936750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            369287940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            196281195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2026746120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1401382080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2650942320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12151511370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2663913120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21460064145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.971460                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6766469500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1121380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25697475500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1448586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1254866                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1153827                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          229189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           620720                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          620718                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1153860                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294727                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3428406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1585897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6207851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146278272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37389696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1413632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67185984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              252267584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          568642                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34324224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2637949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000421                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2636838     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1111      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2637949                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3941650500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         799267850                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16650851                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580243435                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1714224469                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33585325000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
