[CacheGeometry geo-l1]
Sets = 128
Assoc = 4
BlockSize = 64
Latency = 1
Policy = LRU
Ports = 2

[CacheGeometry geo-l2]
Sets = 1024
Assoc = 8
BlockSize = 64
Latency = 20
Policy = LRU
Ports = 3

[CacheGeometry geo-l3]
Sets = 128
Assoc = 4
BlockSize = 64
Latency = 3
Policy = LRU
Ports = 2

[InterconnectParameters int-0]
BurstLength = 16
BurstWidth = 4
BurstReadExtra = 14
BurstWriteExtra = 15
Port = 1
TransLatency = 4
InterLatency = 1
 
[Module mod-l1-0]
Type = Cache
Geometry = geo-l1
AdditionalLatency = 0
LowNetwork = net-l1-l2 
LowModules = mod-l2-0 
Interconnect = int-0
InterconnectHW = int-0
Axi = 1

[Module mod-l1-1]
Type = Cache
Geometry = geo-l1
AdditionalLatency = 0
LowNetwork = net-l1-l2 
LowModules = mod-l2-0 
Interconnect = int-0
InterconnectHW = int-0
Axi = 1

[Module mod-l1-2]
Type = Cache 
Geometry = geo-l3
AdditionalLatency = 55
LowNetwork = net-l1-l2
LowModules = mod-l2-0
Interconnect = int-0
InterconnectHW = int-0
Axi = 0

[Module mod-l1-3]
Type = Cache
Geometry = geo-l1
AdditionalLatency = 0
LowNetwork = net-l1-l2
LowModules = mod-l2-0
Interconnect = int-0
InterconnectHW = int-0
Axi = 1

[Module mod-l1-4]
Type = Cache
Geometry = geo-l1
AdditionalLatency = 0
LowNetwork = net-l1-l2
LowModules = mod-l2-0
Interconnect = int-0
InterconnectHW = int-0
Axi = 1

[Module mod-l2-0]
Type = Cache
Geometry = geo-l2
AdditionalLatency = 50
HighNetwork = net-l1-l2 
LowNetwork = net-l2-mm
LowModules = mod-mm
Interconnect = int-0
InterconnectHW = int-0
Axi = 1

[Module mod-mm]
Type = MainMemory
BlockSize = 64
Latency = 150
HighNetwork = net-l2-mm
Interconnect = int-0
InterconnectHW = int-0
Axi = 1

[Network net-l2-mm]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256 

[Network net-l1-l2]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256 


[Entry core-0]
Arch = x86
Core = 0
Thread = 0
DataModule = mod-l1-0
InstModule = mod-l1-3
DataLatency = 0
InstLatency = 0

[Entry core-1]
Arch = x86
Core = 1
Thread = 0
DataModule = mod-l1-1
InstModule = mod-l1-4
DataLatency = 0
InstLatency = 0


[Entry fpga-0]
Arch = fpga
Module = mod-l1-2



