
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a268  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  0800a3f8  0800a3f8  0001a3f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a90c  0800a90c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a90c  0800a90c  0001a90c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a914  0800a914  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a914  0800a914  0001a914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a918  0800a918  0001a918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a91c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a1c  200001e4  0800ab00  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c00  0800ab00  00021c00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e297  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038be  00000000  00000000  0003e4ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001728  00000000  00000000  00041d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015e0  00000000  00000000  00043498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004fef  00000000  00000000  00044a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017ee5  00000000  00000000  00049a67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffaaa  00000000  00000000  0006194c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001613f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007564  00000000  00000000  0016144c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a3e0 	.word	0x0800a3e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800a3e0 	.word	0x0800a3e0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9a4 	b.w	8000f98 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff33 	bl	8000adc <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fca9 	bl	80005f8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc2a 	bl	8000504 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fca0 	bl	80005f8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff fae2 	bl	8000288 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	4604      	mov	r4, r0
 8000cdc:	468c      	mov	ip, r1
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f040 8083 	bne.w	8000dea <__udivmoddi4+0x116>
 8000ce4:	428a      	cmp	r2, r1
 8000ce6:	4617      	mov	r7, r2
 8000ce8:	d947      	bls.n	8000d7a <__udivmoddi4+0xa6>
 8000cea:	fab2 f282 	clz	r2, r2
 8000cee:	b142      	cbz	r2, 8000d02 <__udivmoddi4+0x2e>
 8000cf0:	f1c2 0020 	rsb	r0, r2, #32
 8000cf4:	fa24 f000 	lsr.w	r0, r4, r0
 8000cf8:	4091      	lsls	r1, r2
 8000cfa:	4097      	lsls	r7, r2
 8000cfc:	ea40 0c01 	orr.w	ip, r0, r1
 8000d00:	4094      	lsls	r4, r2
 8000d02:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d06:	0c23      	lsrs	r3, r4, #16
 8000d08:	fbbc f6f8 	udiv	r6, ip, r8
 8000d0c:	fa1f fe87 	uxth.w	lr, r7
 8000d10:	fb08 c116 	mls	r1, r8, r6, ip
 8000d14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d18:	fb06 f10e 	mul.w	r1, r6, lr
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x60>
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d26:	f080 8119 	bcs.w	8000f5c <__udivmoddi4+0x288>
 8000d2a:	4299      	cmp	r1, r3
 8000d2c:	f240 8116 	bls.w	8000f5c <__udivmoddi4+0x288>
 8000d30:	3e02      	subs	r6, #2
 8000d32:	443b      	add	r3, r7
 8000d34:	1a5b      	subs	r3, r3, r1
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d44:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d909      	bls.n	8000d60 <__udivmoddi4+0x8c>
 8000d4c:	193c      	adds	r4, r7, r4
 8000d4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d52:	f080 8105 	bcs.w	8000f60 <__udivmoddi4+0x28c>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f240 8102 	bls.w	8000f60 <__udivmoddi4+0x28c>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	443c      	add	r4, r7
 8000d60:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d64:	eba4 040e 	sub.w	r4, r4, lr
 8000d68:	2600      	movs	r6, #0
 8000d6a:	b11d      	cbz	r5, 8000d74 <__udivmoddi4+0xa0>
 8000d6c:	40d4      	lsrs	r4, r2
 8000d6e:	2300      	movs	r3, #0
 8000d70:	e9c5 4300 	strd	r4, r3, [r5]
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	b902      	cbnz	r2, 8000d7e <__udivmoddi4+0xaa>
 8000d7c:	deff      	udf	#255	; 0xff
 8000d7e:	fab2 f282 	clz	r2, r2
 8000d82:	2a00      	cmp	r2, #0
 8000d84:	d150      	bne.n	8000e28 <__udivmoddi4+0x154>
 8000d86:	1bcb      	subs	r3, r1, r7
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	fa1f f887 	uxth.w	r8, r7
 8000d90:	2601      	movs	r6, #1
 8000d92:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d96:	0c21      	lsrs	r1, r4, #16
 8000d98:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d9c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da0:	fb08 f30c 	mul.w	r3, r8, ip
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d907      	bls.n	8000db8 <__udivmoddi4+0xe4>
 8000da8:	1879      	adds	r1, r7, r1
 8000daa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dae:	d202      	bcs.n	8000db6 <__udivmoddi4+0xe2>
 8000db0:	428b      	cmp	r3, r1
 8000db2:	f200 80e9 	bhi.w	8000f88 <__udivmoddi4+0x2b4>
 8000db6:	4684      	mov	ip, r0
 8000db8:	1ac9      	subs	r1, r1, r3
 8000dba:	b2a3      	uxth	r3, r4
 8000dbc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dc4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dc8:	fb08 f800 	mul.w	r8, r8, r0
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	d907      	bls.n	8000de0 <__udivmoddi4+0x10c>
 8000dd0:	193c      	adds	r4, r7, r4
 8000dd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x10a>
 8000dd8:	45a0      	cmp	r8, r4
 8000dda:	f200 80d9 	bhi.w	8000f90 <__udivmoddi4+0x2bc>
 8000dde:	4618      	mov	r0, r3
 8000de0:	eba4 0408 	sub.w	r4, r4, r8
 8000de4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000de8:	e7bf      	b.n	8000d6a <__udivmoddi4+0x96>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x12e>
 8000dee:	2d00      	cmp	r5, #0
 8000df0:	f000 80b1 	beq.w	8000f56 <__udivmoddi4+0x282>
 8000df4:	2600      	movs	r6, #0
 8000df6:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfa:	4630      	mov	r0, r6
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	fab3 f683 	clz	r6, r3
 8000e06:	2e00      	cmp	r6, #0
 8000e08:	d14a      	bne.n	8000ea0 <__udivmoddi4+0x1cc>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d302      	bcc.n	8000e14 <__udivmoddi4+0x140>
 8000e0e:	4282      	cmp	r2, r0
 8000e10:	f200 80b8 	bhi.w	8000f84 <__udivmoddi4+0x2b0>
 8000e14:	1a84      	subs	r4, r0, r2
 8000e16:	eb61 0103 	sbc.w	r1, r1, r3
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	468c      	mov	ip, r1
 8000e1e:	2d00      	cmp	r5, #0
 8000e20:	d0a8      	beq.n	8000d74 <__udivmoddi4+0xa0>
 8000e22:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e26:	e7a5      	b.n	8000d74 <__udivmoddi4+0xa0>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e30:	4097      	lsls	r7, r2
 8000e32:	fa01 f002 	lsl.w	r0, r1, r2
 8000e36:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3a:	40d9      	lsrs	r1, r3
 8000e3c:	4330      	orrs	r0, r6
 8000e3e:	0c03      	lsrs	r3, r0, #16
 8000e40:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e44:	fa1f f887 	uxth.w	r8, r7
 8000e48:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e50:	fb06 f108 	mul.w	r1, r6, r8
 8000e54:	4299      	cmp	r1, r3
 8000e56:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5a:	d909      	bls.n	8000e70 <__udivmoddi4+0x19c>
 8000e5c:	18fb      	adds	r3, r7, r3
 8000e5e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e62:	f080 808d 	bcs.w	8000f80 <__udivmoddi4+0x2ac>
 8000e66:	4299      	cmp	r1, r3
 8000e68:	f240 808a 	bls.w	8000f80 <__udivmoddi4+0x2ac>
 8000e6c:	3e02      	subs	r6, #2
 8000e6e:	443b      	add	r3, r7
 8000e70:	1a5b      	subs	r3, r3, r1
 8000e72:	b281      	uxth	r1, r0
 8000e74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e7c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e80:	fb00 f308 	mul.w	r3, r0, r8
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x1c4>
 8000e88:	1879      	adds	r1, r7, r1
 8000e8a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e8e:	d273      	bcs.n	8000f78 <__udivmoddi4+0x2a4>
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d971      	bls.n	8000f78 <__udivmoddi4+0x2a4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	4439      	add	r1, r7
 8000e98:	1acb      	subs	r3, r1, r3
 8000e9a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e9e:	e778      	b.n	8000d92 <__udivmoddi4+0xbe>
 8000ea0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ea4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ea8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000eac:	431c      	orrs	r4, r3
 8000eae:	fa20 f70c 	lsr.w	r7, r0, ip
 8000eb2:	fa01 f306 	lsl.w	r3, r1, r6
 8000eb6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eba:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	0c3b      	lsrs	r3, r7, #16
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fa1f f884 	uxth.w	r8, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ed2:	fb09 fa08 	mul.w	sl, r9, r8
 8000ed6:	458a      	cmp	sl, r1
 8000ed8:	fa02 f206 	lsl.w	r2, r2, r6
 8000edc:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x220>
 8000ee2:	1861      	adds	r1, r4, r1
 8000ee4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee8:	d248      	bcs.n	8000f7c <__udivmoddi4+0x2a8>
 8000eea:	458a      	cmp	sl, r1
 8000eec:	d946      	bls.n	8000f7c <__udivmoddi4+0x2a8>
 8000eee:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef2:	4421      	add	r1, r4
 8000ef4:	eba1 010a 	sub.w	r1, r1, sl
 8000ef8:	b2bf      	uxth	r7, r7
 8000efa:	fbb1 f0fe 	udiv	r0, r1, lr
 8000efe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f02:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f06:	fb00 f808 	mul.w	r8, r0, r8
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x24a>
 8000f0e:	19e7      	adds	r7, r4, r7
 8000f10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f14:	d22e      	bcs.n	8000f74 <__udivmoddi4+0x2a0>
 8000f16:	45b8      	cmp	r8, r7
 8000f18:	d92c      	bls.n	8000f74 <__udivmoddi4+0x2a0>
 8000f1a:	3802      	subs	r0, #2
 8000f1c:	4427      	add	r7, r4
 8000f1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f22:	eba7 0708 	sub.w	r7, r7, r8
 8000f26:	fba0 8902 	umull	r8, r9, r0, r2
 8000f2a:	454f      	cmp	r7, r9
 8000f2c:	46c6      	mov	lr, r8
 8000f2e:	4649      	mov	r1, r9
 8000f30:	d31a      	bcc.n	8000f68 <__udivmoddi4+0x294>
 8000f32:	d017      	beq.n	8000f64 <__udivmoddi4+0x290>
 8000f34:	b15d      	cbz	r5, 8000f4e <__udivmoddi4+0x27a>
 8000f36:	ebb3 020e 	subs.w	r2, r3, lr
 8000f3a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f3e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f42:	40f2      	lsrs	r2, r6
 8000f44:	ea4c 0202 	orr.w	r2, ip, r2
 8000f48:	40f7      	lsrs	r7, r6
 8000f4a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f4e:	2600      	movs	r6, #0
 8000f50:	4631      	mov	r1, r6
 8000f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f56:	462e      	mov	r6, r5
 8000f58:	4628      	mov	r0, r5
 8000f5a:	e70b      	b.n	8000d74 <__udivmoddi4+0xa0>
 8000f5c:	4606      	mov	r6, r0
 8000f5e:	e6e9      	b.n	8000d34 <__udivmoddi4+0x60>
 8000f60:	4618      	mov	r0, r3
 8000f62:	e6fd      	b.n	8000d60 <__udivmoddi4+0x8c>
 8000f64:	4543      	cmp	r3, r8
 8000f66:	d2e5      	bcs.n	8000f34 <__udivmoddi4+0x260>
 8000f68:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f6c:	eb69 0104 	sbc.w	r1, r9, r4
 8000f70:	3801      	subs	r0, #1
 8000f72:	e7df      	b.n	8000f34 <__udivmoddi4+0x260>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e7d2      	b.n	8000f1e <__udivmoddi4+0x24a>
 8000f78:	4660      	mov	r0, ip
 8000f7a:	e78d      	b.n	8000e98 <__udivmoddi4+0x1c4>
 8000f7c:	4681      	mov	r9, r0
 8000f7e:	e7b9      	b.n	8000ef4 <__udivmoddi4+0x220>
 8000f80:	4666      	mov	r6, ip
 8000f82:	e775      	b.n	8000e70 <__udivmoddi4+0x19c>
 8000f84:	4630      	mov	r0, r6
 8000f86:	e74a      	b.n	8000e1e <__udivmoddi4+0x14a>
 8000f88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f8c:	4439      	add	r1, r7
 8000f8e:	e713      	b.n	8000db8 <__udivmoddi4+0xe4>
 8000f90:	3802      	subs	r0, #2
 8000f92:	443c      	add	r4, r7
 8000f94:	e724      	b.n	8000de0 <__udivmoddi4+0x10c>
 8000f96:	bf00      	nop

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <UART_SEND_TXT>:
	if(m==1) HAL_UART_Transmit(huart, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
}

// SEND TEXT CALL => UART_SEND_TXT(&huart2, "Test", 0);
void UART_SEND_TXT(UART_HandleTypeDef *huart, char buffer[], int m)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(huart, (uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);
 8000fa8:	68b8      	ldr	r0, [r7, #8]
 8000faa:	f7ff f911 	bl	80001d0 <strlen>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	68b9      	ldr	r1, [r7, #8]
 8000fb8:	68f8      	ldr	r0, [r7, #12]
 8000fba:	f002 fcf1 	bl	80039a0 <HAL_UART_Transmit>
	if(m==1) HAL_UART_Transmit(huart, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d106      	bne.n	8000fd2 <UART_SEND_TXT+0x36>
 8000fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc8:	2202      	movs	r2, #2
 8000fca:	4904      	ldr	r1, [pc, #16]	; (8000fdc <UART_SEND_TXT+0x40>)
 8000fcc:	68f8      	ldr	r0, [r7, #12]
 8000fce:	f002 fce7 	bl	80039a0 <HAL_UART_Transmit>
}
 8000fd2:	bf00      	nop
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	0800a3f8 	.word	0x0800a3f8

08000fe0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fe4:	f000 fb80 	bl	80016e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe8:	f000 f826 	bl	8001038 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fec:	f000 f8ca 	bl	8001184 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ff0:	f000 f898 	bl	8001124 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ff4:	f003 f99e 	bl	8004334 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blink01 */
  blink01Handle = osThreadNew(StartBlink01, NULL, &blink01_attributes);
 8000ff8:	4a09      	ldr	r2, [pc, #36]	; (8001020 <main+0x40>)
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	4809      	ldr	r0, [pc, #36]	; (8001024 <main+0x44>)
 8000ffe:	f003 f9e3 	bl	80043c8 <osThreadNew>
 8001002:	4603      	mov	r3, r0
 8001004:	4a08      	ldr	r2, [pc, #32]	; (8001028 <main+0x48>)
 8001006:	6013      	str	r3, [r2, #0]

  /* creation of blink02 */
  blink02Handle = osThreadNew(StartBlink02, NULL, &blink02_attributes);
 8001008:	4a08      	ldr	r2, [pc, #32]	; (800102c <main+0x4c>)
 800100a:	2100      	movs	r1, #0
 800100c:	4808      	ldr	r0, [pc, #32]	; (8001030 <main+0x50>)
 800100e:	f003 f9db 	bl	80043c8 <osThreadNew>
 8001012:	4603      	mov	r3, r0
 8001014:	4a07      	ldr	r2, [pc, #28]	; (8001034 <main+0x54>)
 8001016:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001018:	f003 f9b0 	bl	800437c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800101c:	e7fe      	b.n	800101c <main+0x3c>
 800101e:	bf00      	nop
 8001020:	0800a43c 	.word	0x0800a43c
 8001024:	08001255 	.word	0x08001255
 8001028:	20001b58 	.word	0x20001b58
 800102c:	0800a460 	.word	0x0800a460
 8001030:	08001285 	.word	0x08001285
 8001034:	20001b5c 	.word	0x20001b5c

08001038 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b0b8      	sub	sp, #224	; 0xe0
 800103c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001042:	2244      	movs	r2, #68	; 0x44
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f005 ff00 	bl	8006e4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800104c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800105c:	463b      	mov	r3, r7
 800105e:	2288      	movs	r2, #136	; 0x88
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f005 fef2 	bl	8006e4c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001068:	2302      	movs	r3, #2
 800106a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001072:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001076:	2310      	movs	r3, #16
 8001078:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107c:	2302      	movs	r3, #2
 800107e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001082:	2302      	movs	r3, #2
 8001084:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001088:	2301      	movs	r3, #1
 800108a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800108e:	230a      	movs	r3, #10
 8001090:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001094:	2307      	movs	r3, #7
 8001096:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800109a:	2302      	movs	r3, #2
 800109c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010a0:	2302      	movs	r3, #2
 80010a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 fe7e 	bl	8001dac <HAL_RCC_OscConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0x82>
  {
    Error_Handler();
 80010b6:	f000 f90f 	bl	80012d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ba:	230f      	movs	r3, #15
 80010bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c0:	2303      	movs	r3, #3
 80010c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c6:	2300      	movs	r3, #0
 80010c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010cc:	2300      	movs	r3, #0
 80010ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010d8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80010dc:	2104      	movs	r1, #4
 80010de:	4618      	mov	r0, r3
 80010e0:	f001 fa4a 	bl	8002578 <HAL_RCC_ClockConfig>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80010ea:	f000 f8f5 	bl	80012d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010ee:	2302      	movs	r3, #2
 80010f0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f6:	463b      	mov	r3, r7
 80010f8:	4618      	mov	r0, r3
 80010fa:	f001 fc75 	bl	80029e8 <HAL_RCCEx_PeriphCLKConfig>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001104:	f000 f8e8 	bl	80012d8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001108:	f44f 7000 	mov.w	r0, #512	; 0x200
 800110c:	f000 fdf8 	bl	8001d00 <HAL_PWREx_ControlVoltageScaling>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8001116:	f000 f8df 	bl	80012d8 <Error_Handler>
  }
}
 800111a:	bf00      	nop
 800111c:	37e0      	adds	r7, #224	; 0xe0
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001128:	4b14      	ldr	r3, [pc, #80]	; (800117c <MX_USART2_UART_Init+0x58>)
 800112a:	4a15      	ldr	r2, [pc, #84]	; (8001180 <MX_USART2_UART_Init+0x5c>)
 800112c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800112e:	4b13      	ldr	r3, [pc, #76]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001130:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001134:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001136:	4b11      	ldr	r3, [pc, #68]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800113c:	4b0f      	ldr	r3, [pc, #60]	; (800117c <MX_USART2_UART_Init+0x58>)
 800113e:	2200      	movs	r2, #0
 8001140:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <MX_USART2_UART_Init+0x58>)
 800114a:	220c      	movs	r2, #12
 800114c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800114e:	4b0b      	ldr	r3, [pc, #44]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001150:	2200      	movs	r2, #0
 8001152:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001154:	4b09      	ldr	r3, [pc, #36]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001156:	2200      	movs	r2, #0
 8001158:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800115a:	4b08      	ldr	r3, [pc, #32]	; (800117c <MX_USART2_UART_Init+0x58>)
 800115c:	2200      	movs	r2, #0
 800115e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001160:	4b06      	ldr	r3, [pc, #24]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001162:	2200      	movs	r2, #0
 8001164:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001166:	4805      	ldr	r0, [pc, #20]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001168:	f002 fbcc 	bl	8003904 <HAL_UART_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001172:	f000 f8b1 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20001ad4 	.word	0x20001ad4
 8001180:	40004400 	.word	0x40004400

08001184 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b08a      	sub	sp, #40	; 0x28
 8001188:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118a:	f107 0314 	add.w	r3, r7, #20
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
 8001198:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800119a:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <MX_GPIO_Init+0xc4>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119e:	4a2a      	ldr	r2, [pc, #168]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011a6:	4b28      	ldr	r3, [pc, #160]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	613b      	str	r3, [r7, #16]
 80011b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011b2:	4b25      	ldr	r3, [pc, #148]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b6:	4a24      	ldr	r2, [pc, #144]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011be:	4b22      	ldr	r3, [pc, #136]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ca:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	4a1e      	ldr	r2, [pc, #120]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d6:	4b1c      	ldr	r3, [pc, #112]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e2:	4b19      	ldr	r3, [pc, #100]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e6:	4a18      	ldr	r2, [pc, #96]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011e8:	f043 0302 	orr.w	r3, r3, #2
 80011ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <MX_GPIO_Init+0xc4>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2120      	movs	r1, #32
 80011fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001202:	f000 fd3d 	bl	8001c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001206:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800120a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800120c:	4b0f      	ldr	r3, [pc, #60]	; (800124c <MX_GPIO_Init+0xc8>)
 800120e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	4619      	mov	r1, r3
 800121a:	480d      	ldr	r0, [pc, #52]	; (8001250 <MX_GPIO_Init+0xcc>)
 800121c:	f000 fb86 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001220:	2320      	movs	r3, #32
 8001222:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001224:	2301      	movs	r3, #1
 8001226:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122c:	2300      	movs	r3, #0
 800122e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800123a:	f000 fb77 	bl	800192c <HAL_GPIO_Init>

}
 800123e:	bf00      	nop
 8001240:	3728      	adds	r7, #40	; 0x28
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40021000 	.word	0x40021000
 800124c:	10210000 	.word	0x10210000
 8001250:	48000800 	.word	0x48000800

08001254 <StartBlink01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlink01 */
void StartBlink01(void *argument)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800125c:	2120      	movs	r1, #32
 800125e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001262:	f000 fd25 	bl	8001cb0 <HAL_GPIO_TogglePin>
	  osDelay(500);
 8001266:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800126a:	f003 f93f 	bl	80044ec <osDelay>
	  UART_SEND_TXT(&huart2, "Blink01", 1);
 800126e:	2201      	movs	r2, #1
 8001270:	4902      	ldr	r1, [pc, #8]	; (800127c <StartBlink01+0x28>)
 8001272:	4803      	ldr	r0, [pc, #12]	; (8001280 <StartBlink01+0x2c>)
 8001274:	f7ff fe92 	bl	8000f9c <UART_SEND_TXT>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001278:	e7f0      	b.n	800125c <StartBlink01+0x8>
 800127a:	bf00      	nop
 800127c:	0800a414 	.word	0x0800a414
 8001280:	20001ad4 	.word	0x20001ad4

08001284 <StartBlink02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBlink02 */
void StartBlink02(void *argument)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlink02 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800128c:	2120      	movs	r1, #32
 800128e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001292:	f000 fd0d 	bl	8001cb0 <HAL_GPIO_TogglePin>
	  osDelay(600);
 8001296:	f44f 7016 	mov.w	r0, #600	; 0x258
 800129a:	f003 f927 	bl	80044ec <osDelay>
	  UART_SEND_TXT(&huart2, "Blink02", 1);
 800129e:	2201      	movs	r2, #1
 80012a0:	4902      	ldr	r1, [pc, #8]	; (80012ac <StartBlink02+0x28>)
 80012a2:	4803      	ldr	r0, [pc, #12]	; (80012b0 <StartBlink02+0x2c>)
 80012a4:	f7ff fe7a 	bl	8000f9c <UART_SEND_TXT>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80012a8:	e7f0      	b.n	800128c <StartBlink02+0x8>
 80012aa:	bf00      	nop
 80012ac:	0800a41c 	.word	0x0800a41c
 80012b0:	20001ad4 	.word	0x20001ad4

080012b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a04      	ldr	r2, [pc, #16]	; (80012d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d101      	bne.n	80012ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012c6:	f000 fa2f 	bl	8001728 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40001000 	.word	0x40001000

080012d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
}
 80012de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e0:	e7fe      	b.n	80012e0 <Error_Handler+0x8>
	...

080012e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ea:	4b11      	ldr	r3, [pc, #68]	; (8001330 <HAL_MspInit+0x4c>)
 80012ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ee:	4a10      	ldr	r2, [pc, #64]	; (8001330 <HAL_MspInit+0x4c>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6613      	str	r3, [r2, #96]	; 0x60
 80012f6:	4b0e      	ldr	r3, [pc, #56]	; (8001330 <HAL_MspInit+0x4c>)
 80012f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	607b      	str	r3, [r7, #4]
 8001300:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001302:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <HAL_MspInit+0x4c>)
 8001304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001306:	4a0a      	ldr	r2, [pc, #40]	; (8001330 <HAL_MspInit+0x4c>)
 8001308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800130c:	6593      	str	r3, [r2, #88]	; 0x58
 800130e:	4b08      	ldr	r3, [pc, #32]	; (8001330 <HAL_MspInit+0x4c>)
 8001310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001316:	603b      	str	r3, [r7, #0]
 8001318:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	210f      	movs	r1, #15
 800131e:	f06f 0001 	mvn.w	r0, #1
 8001322:	f000 fad9 	bl	80018d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000

08001334 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08a      	sub	sp, #40	; 0x28
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a17      	ldr	r2, [pc, #92]	; (80013b0 <HAL_UART_MspInit+0x7c>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d128      	bne.n	80013a8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001356:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <HAL_UART_MspInit+0x80>)
 8001358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800135a:	4a16      	ldr	r2, [pc, #88]	; (80013b4 <HAL_UART_MspInit+0x80>)
 800135c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001360:	6593      	str	r3, [r2, #88]	; 0x58
 8001362:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <HAL_UART_MspInit+0x80>)
 8001364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136e:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <HAL_UART_MspInit+0x80>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001372:	4a10      	ldr	r2, [pc, #64]	; (80013b4 <HAL_UART_MspInit+0x80>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	64d3      	str	r3, [r2, #76]	; 0x4c
 800137a:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <HAL_UART_MspInit+0x80>)
 800137c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001386:	230c      	movs	r3, #12
 8001388:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138a:	2302      	movs	r3, #2
 800138c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001392:	2303      	movs	r3, #3
 8001394:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001396:	2307      	movs	r3, #7
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139a:	f107 0314 	add.w	r3, r7, #20
 800139e:	4619      	mov	r1, r3
 80013a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013a4:	f000 fac2 	bl	800192c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80013a8:	bf00      	nop
 80013aa:	3728      	adds	r7, #40	; 0x28
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40004400 	.word	0x40004400
 80013b4:	40021000 	.word	0x40021000

080013b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08c      	sub	sp, #48	; 0x30
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80013c4:	2300      	movs	r3, #0
 80013c6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80013c8:	2200      	movs	r2, #0
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	2036      	movs	r0, #54	; 0x36
 80013ce:	f000 fa83 	bl	80018d8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013d2:	2036      	movs	r0, #54	; 0x36
 80013d4:	f000 fa9c 	bl	8001910 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80013d8:	4b1e      	ldr	r3, [pc, #120]	; (8001454 <HAL_InitTick+0x9c>)
 80013da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013dc:	4a1d      	ldr	r2, [pc, #116]	; (8001454 <HAL_InitTick+0x9c>)
 80013de:	f043 0310 	orr.w	r3, r3, #16
 80013e2:	6593      	str	r3, [r2, #88]	; 0x58
 80013e4:	4b1b      	ldr	r3, [pc, #108]	; (8001454 <HAL_InitTick+0x9c>)
 80013e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e8:	f003 0310 	and.w	r3, r3, #16
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013f0:	f107 0210 	add.w	r2, r7, #16
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	4611      	mov	r1, r2
 80013fa:	4618      	mov	r0, r3
 80013fc:	f001 fa62 	bl	80028c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001400:	f001 fa34 	bl	800286c <HAL_RCC_GetPCLK1Freq>
 8001404:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001408:	4a13      	ldr	r2, [pc, #76]	; (8001458 <HAL_InitTick+0xa0>)
 800140a:	fba2 2303 	umull	r2, r3, r2, r3
 800140e:	0c9b      	lsrs	r3, r3, #18
 8001410:	3b01      	subs	r3, #1
 8001412:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <HAL_InitTick+0xa4>)
 8001416:	4a12      	ldr	r2, [pc, #72]	; (8001460 <HAL_InitTick+0xa8>)
 8001418:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800141a:	4b10      	ldr	r3, [pc, #64]	; (800145c <HAL_InitTick+0xa4>)
 800141c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001420:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001422:	4a0e      	ldr	r2, [pc, #56]	; (800145c <HAL_InitTick+0xa4>)
 8001424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001426:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <HAL_InitTick+0xa4>)
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <HAL_InitTick+0xa4>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001434:	4809      	ldr	r0, [pc, #36]	; (800145c <HAL_InitTick+0xa4>)
 8001436:	f001 ff93 	bl	8003360 <HAL_TIM_Base_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d104      	bne.n	800144a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001440:	4806      	ldr	r0, [pc, #24]	; (800145c <HAL_InitTick+0xa4>)
 8001442:	f001 ffef 	bl	8003424 <HAL_TIM_Base_Start_IT>
 8001446:	4603      	mov	r3, r0
 8001448:	e000      	b.n	800144c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
}
 800144c:	4618      	mov	r0, r3
 800144e:	3730      	adds	r7, #48	; 0x30
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40021000 	.word	0x40021000
 8001458:	431bde83 	.word	0x431bde83
 800145c:	20001b60 	.word	0x20001b60
 8001460:	40001000 	.word	0x40001000

08001464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <NMI_Handler+0x4>

0800146a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146e:	e7fe      	b.n	800146e <HardFault_Handler+0x4>

08001470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <MemManage_Handler+0x4>

08001476 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <BusFault_Handler+0x4>

0800147c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <UsageFault_Handler+0x4>

08001482 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001494:	4802      	ldr	r0, [pc, #8]	; (80014a0 <TIM6_DAC_IRQHandler+0x10>)
 8001496:	f002 f835 	bl	8003504 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20001b60 	.word	0x20001b60

080014a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
	return 1;
 80014a8:	2301      	movs	r3, #1
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <_kill>:

int _kill(int pid, int sig)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80014be:	f005 fc8d 	bl	8006ddc <__errno>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2216      	movs	r2, #22
 80014c6:	601a      	str	r2, [r3, #0]
	return -1;
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <_exit>:

void _exit (int status)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014dc:	f04f 31ff 	mov.w	r1, #4294967295
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff ffe7 	bl	80014b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80014e6:	e7fe      	b.n	80014e6 <_exit+0x12>

080014e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f4:	2300      	movs	r3, #0
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	e00a      	b.n	8001510 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014fa:	f3af 8000 	nop.w
 80014fe:	4601      	mov	r1, r0
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	1c5a      	adds	r2, r3, #1
 8001504:	60ba      	str	r2, [r7, #8]
 8001506:	b2ca      	uxtb	r2, r1
 8001508:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	3301      	adds	r3, #1
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	697a      	ldr	r2, [r7, #20]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	429a      	cmp	r2, r3
 8001516:	dbf0      	blt.n	80014fa <_read+0x12>
	}

return len;
 8001518:	687b      	ldr	r3, [r7, #4]
}
 800151a:	4618      	mov	r0, r3
 800151c:	3718      	adds	r7, #24
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b086      	sub	sp, #24
 8001526:	af00      	add	r7, sp, #0
 8001528:	60f8      	str	r0, [r7, #12]
 800152a:	60b9      	str	r1, [r7, #8]
 800152c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152e:	2300      	movs	r3, #0
 8001530:	617b      	str	r3, [r7, #20]
 8001532:	e009      	b.n	8001548 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	1c5a      	adds	r2, r3, #1
 8001538:	60ba      	str	r2, [r7, #8]
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	3301      	adds	r3, #1
 8001546:	617b      	str	r3, [r7, #20]
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	429a      	cmp	r2, r3
 800154e:	dbf1      	blt.n	8001534 <_write+0x12>
	}
	return len;
 8001550:	687b      	ldr	r3, [r7, #4]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <_close>:

int _close(int file)
{
 800155a:	b480      	push	{r7}
 800155c:	b083      	sub	sp, #12
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
	return -1;
 8001562:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001566:	4618      	mov	r0, r3
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr

08001572 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001572:	b480      	push	{r7}
 8001574:	b083      	sub	sp, #12
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
 800157a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001582:	605a      	str	r2, [r3, #4]
	return 0;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <_isatty>:

int _isatty(int file)
{
 8001592:	b480      	push	{r7}
 8001594:	b083      	sub	sp, #12
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
	return 1;
 800159a:	2301      	movs	r3, #1
}
 800159c:	4618      	mov	r0, r3
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
	return 0;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
	...

080015c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b086      	sub	sp, #24
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015cc:	4a14      	ldr	r2, [pc, #80]	; (8001620 <_sbrk+0x5c>)
 80015ce:	4b15      	ldr	r3, [pc, #84]	; (8001624 <_sbrk+0x60>)
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015d8:	4b13      	ldr	r3, [pc, #76]	; (8001628 <_sbrk+0x64>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d102      	bne.n	80015e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e0:	4b11      	ldr	r3, [pc, #68]	; (8001628 <_sbrk+0x64>)
 80015e2:	4a12      	ldr	r2, [pc, #72]	; (800162c <_sbrk+0x68>)
 80015e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015e6:	4b10      	ldr	r3, [pc, #64]	; (8001628 <_sbrk+0x64>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d207      	bcs.n	8001604 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015f4:	f005 fbf2 	bl	8006ddc <__errno>
 80015f8:	4603      	mov	r3, r0
 80015fa:	220c      	movs	r2, #12
 80015fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001602:	e009      	b.n	8001618 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001604:	4b08      	ldr	r3, [pc, #32]	; (8001628 <_sbrk+0x64>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800160a:	4b07      	ldr	r3, [pc, #28]	; (8001628 <_sbrk+0x64>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4413      	add	r3, r2
 8001612:	4a05      	ldr	r2, [pc, #20]	; (8001628 <_sbrk+0x64>)
 8001614:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001616:	68fb      	ldr	r3, [r7, #12]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20018000 	.word	0x20018000
 8001624:	00000400 	.word	0x00000400
 8001628:	20000200 	.word	0x20000200
 800162c:	20001c00 	.word	0x20001c00

08001630 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001634:	4b15      	ldr	r3, [pc, #84]	; (800168c <SystemInit+0x5c>)
 8001636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800163a:	4a14      	ldr	r2, [pc, #80]	; (800168c <SystemInit+0x5c>)
 800163c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001640:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001644:	4b12      	ldr	r3, [pc, #72]	; (8001690 <SystemInit+0x60>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a11      	ldr	r2, [pc, #68]	; (8001690 <SystemInit+0x60>)
 800164a:	f043 0301 	orr.w	r3, r3, #1
 800164e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001650:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <SystemInit+0x60>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001656:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <SystemInit+0x60>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a0d      	ldr	r2, [pc, #52]	; (8001690 <SystemInit+0x60>)
 800165c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001660:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001664:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001666:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <SystemInit+0x60>)
 8001668:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800166c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800166e:	4b08      	ldr	r3, [pc, #32]	; (8001690 <SystemInit+0x60>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a07      	ldr	r2, [pc, #28]	; (8001690 <SystemInit+0x60>)
 8001674:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001678:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800167a:	4b05      	ldr	r3, [pc, #20]	; (8001690 <SystemInit+0x60>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	e000ed00 	.word	0xe000ed00
 8001690:	40021000 	.word	0x40021000

08001694 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001694:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016cc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001698:	f7ff ffca 	bl	8001630 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800169c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800169e:	e003      	b.n	80016a8 <LoopCopyDataInit>

080016a0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80016a0:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80016a2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80016a4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80016a6:	3104      	adds	r1, #4

080016a8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80016a8:	480a      	ldr	r0, [pc, #40]	; (80016d4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80016ac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80016ae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80016b0:	d3f6      	bcc.n	80016a0 <CopyDataInit>
	ldr	r2, =_sbss
 80016b2:	4a0a      	ldr	r2, [pc, #40]	; (80016dc <LoopForever+0x12>)
	b	LoopFillZerobss
 80016b4:	e002      	b.n	80016bc <LoopFillZerobss>

080016b6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80016b6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80016b8:	f842 3b04 	str.w	r3, [r2], #4

080016bc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80016bc:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <LoopForever+0x16>)
	cmp	r2, r3
 80016be:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80016c0:	d3f9      	bcc.n	80016b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016c2:	f005 fb91 	bl	8006de8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016c6:	f7ff fc8b 	bl	8000fe0 <main>

080016ca <LoopForever>:

LoopForever:
    b LoopForever
 80016ca:	e7fe      	b.n	80016ca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80016cc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80016d0:	0800a91c 	.word	0x0800a91c
	ldr	r0, =_sdata
 80016d4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80016d8:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 80016dc:	200001e4 	.word	0x200001e4
	ldr	r3, = _ebss
 80016e0:	20001c00 	.word	0x20001c00

080016e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016e4:	e7fe      	b.n	80016e4 <ADC1_2_IRQHandler>
	...

080016e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016ee:	2300      	movs	r3, #0
 80016f0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f2:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <HAL_Init+0x3c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a0b      	ldr	r2, [pc, #44]	; (8001724 <HAL_Init+0x3c>)
 80016f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016fc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016fe:	2003      	movs	r0, #3
 8001700:	f000 f8df 	bl	80018c2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001704:	2000      	movs	r0, #0
 8001706:	f7ff fe57 	bl	80013b8 <HAL_InitTick>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d002      	beq.n	8001716 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	71fb      	strb	r3, [r7, #7]
 8001714:	e001      	b.n	800171a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001716:	f7ff fde5 	bl	80012e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800171a:	79fb      	ldrb	r3, [r7, #7]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40022000 	.word	0x40022000

08001728 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800172c:	4b06      	ldr	r3, [pc, #24]	; (8001748 <HAL_IncTick+0x20>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b06      	ldr	r3, [pc, #24]	; (800174c <HAL_IncTick+0x24>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4413      	add	r3, r2
 8001738:	4a04      	ldr	r2, [pc, #16]	; (800174c <HAL_IncTick+0x24>)
 800173a:	6013      	str	r3, [r2, #0]
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	20000008 	.word	0x20000008
 800174c:	20001bac 	.word	0x20001bac

08001750 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  return uwTick;
 8001754:	4b03      	ldr	r3, [pc, #12]	; (8001764 <HAL_GetTick+0x14>)
 8001756:	681b      	ldr	r3, [r3, #0]
}
 8001758:	4618      	mov	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	20001bac 	.word	0x20001bac

08001768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001784:	4013      	ands	r3, r2
 8001786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001790:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001794:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179a:	4a04      	ldr	r2, [pc, #16]	; (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	60d3      	str	r3, [r2, #12]
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b4:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <__NVIC_GetPriorityGrouping+0x18>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	f003 0307 	and.w	r3, r3, #7
}
 80017be:	4618      	mov	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	db0b      	blt.n	80017f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	f003 021f 	and.w	r2, r3, #31
 80017e4:	4907      	ldr	r1, [pc, #28]	; (8001804 <__NVIC_EnableIRQ+0x38>)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	095b      	lsrs	r3, r3, #5
 80017ec:	2001      	movs	r0, #1
 80017ee:	fa00 f202 	lsl.w	r2, r0, r2
 80017f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	e000e100 	.word	0xe000e100

08001808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001818:	2b00      	cmp	r3, #0
 800181a:	db0a      	blt.n	8001832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	b2da      	uxtb	r2, r3
 8001820:	490c      	ldr	r1, [pc, #48]	; (8001854 <__NVIC_SetPriority+0x4c>)
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	0112      	lsls	r2, r2, #4
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	440b      	add	r3, r1
 800182c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001830:	e00a      	b.n	8001848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4908      	ldr	r1, [pc, #32]	; (8001858 <__NVIC_SetPriority+0x50>)
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	3b04      	subs	r3, #4
 8001840:	0112      	lsls	r2, r2, #4
 8001842:	b2d2      	uxtb	r2, r2
 8001844:	440b      	add	r3, r1
 8001846:	761a      	strb	r2, [r3, #24]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	e000e100 	.word	0xe000e100
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800185c:	b480      	push	{r7}
 800185e:	b089      	sub	sp, #36	; 0x24
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	f1c3 0307 	rsb	r3, r3, #7
 8001876:	2b04      	cmp	r3, #4
 8001878:	bf28      	it	cs
 800187a:	2304      	movcs	r3, #4
 800187c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	3304      	adds	r3, #4
 8001882:	2b06      	cmp	r3, #6
 8001884:	d902      	bls.n	800188c <NVIC_EncodePriority+0x30>
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	3b03      	subs	r3, #3
 800188a:	e000      	b.n	800188e <NVIC_EncodePriority+0x32>
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001890:	f04f 32ff 	mov.w	r2, #4294967295
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	43da      	mvns	r2, r3
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	401a      	ands	r2, r3
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a4:	f04f 31ff 	mov.w	r1, #4294967295
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	fa01 f303 	lsl.w	r3, r1, r3
 80018ae:	43d9      	mvns	r1, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b4:	4313      	orrs	r3, r2
         );
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3724      	adds	r7, #36	; 0x24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7ff ff4c 	bl	8001768 <__NVIC_SetPriorityGrouping>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
 80018e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018ea:	f7ff ff61 	bl	80017b0 <__NVIC_GetPriorityGrouping>
 80018ee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	68b9      	ldr	r1, [r7, #8]
 80018f4:	6978      	ldr	r0, [r7, #20]
 80018f6:	f7ff ffb1 	bl	800185c <NVIC_EncodePriority>
 80018fa:	4602      	mov	r2, r0
 80018fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001900:	4611      	mov	r1, r2
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff ff80 	bl	8001808 <__NVIC_SetPriority>
}
 8001908:	bf00      	nop
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800191a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff ff54 	bl	80017cc <__NVIC_EnableIRQ>
}
 8001924:	bf00      	nop
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800192c:	b480      	push	{r7}
 800192e:	b087      	sub	sp, #28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193a:	e17f      	b.n	8001c3c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2101      	movs	r1, #1
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	fa01 f303 	lsl.w	r3, r1, r3
 8001948:	4013      	ands	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 8171 	beq.w	8001c36 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d00b      	beq.n	8001974 <HAL_GPIO_Init+0x48>
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	2b02      	cmp	r3, #2
 8001962:	d007      	beq.n	8001974 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001968:	2b11      	cmp	r3, #17
 800196a:	d003      	beq.n	8001974 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b12      	cmp	r3, #18
 8001972:	d130      	bne.n	80019d6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	2203      	movs	r2, #3
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	4013      	ands	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	68da      	ldr	r2, [r3, #12]
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	4313      	orrs	r3, r2
 800199c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019aa:	2201      	movs	r2, #1
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	091b      	lsrs	r3, r3, #4
 80019c0:	f003 0201 	and.w	r2, r3, #1
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	2b03      	cmp	r3, #3
 80019e0:	d118      	bne.n	8001a14 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80019e8:	2201      	movs	r2, #1
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	08db      	lsrs	r3, r3, #3
 80019fe:	f003 0201 	and.w	r2, r3, #1
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	2203      	movs	r2, #3
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	43db      	mvns	r3, r3
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	689a      	ldr	r2, [r3, #8]
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d003      	beq.n	8001a54 <HAL_GPIO_Init+0x128>
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2b12      	cmp	r3, #18
 8001a52:	d123      	bne.n	8001a9c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	08da      	lsrs	r2, r3, #3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3208      	adds	r2, #8
 8001a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a60:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	f003 0307 	and.w	r3, r3, #7
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	220f      	movs	r2, #15
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	43db      	mvns	r3, r3
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	4013      	ands	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	691a      	ldr	r2, [r3, #16]
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	08da      	lsrs	r2, r3, #3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	3208      	adds	r2, #8
 8001a96:	6939      	ldr	r1, [r7, #16]
 8001a98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	43db      	mvns	r3, r3
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 0203 	and.w	r2, r3, #3
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	693a      	ldr	r2, [r7, #16]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	f000 80ac 	beq.w	8001c36 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ade:	4b5f      	ldr	r3, [pc, #380]	; (8001c5c <HAL_GPIO_Init+0x330>)
 8001ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ae2:	4a5e      	ldr	r2, [pc, #376]	; (8001c5c <HAL_GPIO_Init+0x330>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	6613      	str	r3, [r2, #96]	; 0x60
 8001aea:	4b5c      	ldr	r3, [pc, #368]	; (8001c5c <HAL_GPIO_Init+0x330>)
 8001aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	60bb      	str	r3, [r7, #8]
 8001af4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001af6:	4a5a      	ldr	r2, [pc, #360]	; (8001c60 <HAL_GPIO_Init+0x334>)
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	089b      	lsrs	r3, r3, #2
 8001afc:	3302      	adds	r3, #2
 8001afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b02:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	f003 0303 	and.w	r3, r3, #3
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	220f      	movs	r2, #15
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	43db      	mvns	r3, r3
 8001b14:	693a      	ldr	r2, [r7, #16]
 8001b16:	4013      	ands	r3, r2
 8001b18:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b20:	d025      	beq.n	8001b6e <HAL_GPIO_Init+0x242>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a4f      	ldr	r2, [pc, #316]	; (8001c64 <HAL_GPIO_Init+0x338>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d01f      	beq.n	8001b6a <HAL_GPIO_Init+0x23e>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a4e      	ldr	r2, [pc, #312]	; (8001c68 <HAL_GPIO_Init+0x33c>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d019      	beq.n	8001b66 <HAL_GPIO_Init+0x23a>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a4d      	ldr	r2, [pc, #308]	; (8001c6c <HAL_GPIO_Init+0x340>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d013      	beq.n	8001b62 <HAL_GPIO_Init+0x236>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a4c      	ldr	r2, [pc, #304]	; (8001c70 <HAL_GPIO_Init+0x344>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d00d      	beq.n	8001b5e <HAL_GPIO_Init+0x232>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a4b      	ldr	r2, [pc, #300]	; (8001c74 <HAL_GPIO_Init+0x348>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d007      	beq.n	8001b5a <HAL_GPIO_Init+0x22e>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a4a      	ldr	r2, [pc, #296]	; (8001c78 <HAL_GPIO_Init+0x34c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d101      	bne.n	8001b56 <HAL_GPIO_Init+0x22a>
 8001b52:	2306      	movs	r3, #6
 8001b54:	e00c      	b.n	8001b70 <HAL_GPIO_Init+0x244>
 8001b56:	2307      	movs	r3, #7
 8001b58:	e00a      	b.n	8001b70 <HAL_GPIO_Init+0x244>
 8001b5a:	2305      	movs	r3, #5
 8001b5c:	e008      	b.n	8001b70 <HAL_GPIO_Init+0x244>
 8001b5e:	2304      	movs	r3, #4
 8001b60:	e006      	b.n	8001b70 <HAL_GPIO_Init+0x244>
 8001b62:	2303      	movs	r3, #3
 8001b64:	e004      	b.n	8001b70 <HAL_GPIO_Init+0x244>
 8001b66:	2302      	movs	r3, #2
 8001b68:	e002      	b.n	8001b70 <HAL_GPIO_Init+0x244>
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e000      	b.n	8001b70 <HAL_GPIO_Init+0x244>
 8001b6e:	2300      	movs	r3, #0
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	f002 0203 	and.w	r2, r2, #3
 8001b76:	0092      	lsls	r2, r2, #2
 8001b78:	4093      	lsls	r3, r2
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b80:	4937      	ldr	r1, [pc, #220]	; (8001c60 <HAL_GPIO_Init+0x334>)
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	089b      	lsrs	r3, r3, #2
 8001b86:	3302      	adds	r3, #2
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b8e:	4b3b      	ldr	r3, [pc, #236]	; (8001c7c <HAL_GPIO_Init+0x350>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	43db      	mvns	r3, r3
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d003      	beq.n	8001bb2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bb2:	4a32      	ldr	r2, [pc, #200]	; (8001c7c <HAL_GPIO_Init+0x350>)
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001bb8:	4b30      	ldr	r3, [pc, #192]	; (8001c7c <HAL_GPIO_Init+0x350>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d003      	beq.n	8001bdc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bdc:	4a27      	ldr	r2, [pc, #156]	; (8001c7c <HAL_GPIO_Init+0x350>)
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001be2:	4b26      	ldr	r3, [pc, #152]	; (8001c7c <HAL_GPIO_Init+0x350>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	43db      	mvns	r3, r3
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c06:	4a1d      	ldr	r2, [pc, #116]	; (8001c7c <HAL_GPIO_Init+0x350>)
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c0c:	4b1b      	ldr	r3, [pc, #108]	; (8001c7c <HAL_GPIO_Init+0x350>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	43db      	mvns	r3, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c30:	4a12      	ldr	r2, [pc, #72]	; (8001c7c <HAL_GPIO_Init+0x350>)
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	fa22 f303 	lsr.w	r3, r2, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	f47f ae78 	bne.w	800193c <HAL_GPIO_Init+0x10>
  }
}
 8001c4c:	bf00      	nop
 8001c4e:	bf00      	nop
 8001c50:	371c      	adds	r7, #28
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	40010000 	.word	0x40010000
 8001c64:	48000400 	.word	0x48000400
 8001c68:	48000800 	.word	0x48000800
 8001c6c:	48000c00 	.word	0x48000c00
 8001c70:	48001000 	.word	0x48001000
 8001c74:	48001400 	.word	0x48001400
 8001c78:	48001800 	.word	0x48001800
 8001c7c:	40010400 	.word	0x40010400

08001c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	807b      	strh	r3, [r7, #2]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c90:	787b      	ldrb	r3, [r7, #1]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c96:	887a      	ldrh	r2, [r7, #2]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c9c:	e002      	b.n	8001ca4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c9e:	887a      	ldrh	r2, [r7, #2]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	695b      	ldr	r3, [r3, #20]
 8001cc0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cc2:	887a      	ldrh	r2, [r7, #2]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	041a      	lsls	r2, r3, #16
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	43d9      	mvns	r1, r3
 8001cce:	887b      	ldrh	r3, [r7, #2]
 8001cd0:	400b      	ands	r3, r1
 8001cd2:	431a      	orrs	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	619a      	str	r2, [r3, #24]
}
 8001cd8:	bf00      	nop
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ce8:	4b04      	ldr	r3, [pc, #16]	; (8001cfc <HAL_PWREx_GetVoltageRange+0x18>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	40007000 	.word	0x40007000

08001d00 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d0e:	d130      	bne.n	8001d72 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d10:	4b23      	ldr	r3, [pc, #140]	; (8001da0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d1c:	d038      	beq.n	8001d90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d1e:	4b20      	ldr	r3, [pc, #128]	; (8001da0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d26:	4a1e      	ldr	r2, [pc, #120]	; (8001da0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d2c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d2e:	4b1d      	ldr	r3, [pc, #116]	; (8001da4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2232      	movs	r2, #50	; 0x32
 8001d34:	fb02 f303 	mul.w	r3, r2, r3
 8001d38:	4a1b      	ldr	r2, [pc, #108]	; (8001da8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3e:	0c9b      	lsrs	r3, r3, #18
 8001d40:	3301      	adds	r3, #1
 8001d42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d44:	e002      	b.n	8001d4c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d4c:	4b14      	ldr	r3, [pc, #80]	; (8001da0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d4e:	695b      	ldr	r3, [r3, #20]
 8001d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d58:	d102      	bne.n	8001d60 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d1f2      	bne.n	8001d46 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d60:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d62:	695b      	ldr	r3, [r3, #20]
 8001d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d6c:	d110      	bne.n	8001d90 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e00f      	b.n	8001d92 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d72:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d7e:	d007      	beq.n	8001d90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d80:	4b07      	ldr	r3, [pc, #28]	; (8001da0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d88:	4a05      	ldr	r2, [pc, #20]	; (8001da0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d8e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	40007000 	.word	0x40007000
 8001da4:	20000000 	.word	0x20000000
 8001da8:	431bde83 	.word	0x431bde83

08001dac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b088      	sub	sp, #32
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e3d4      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dbe:	4ba1      	ldr	r3, [pc, #644]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
 8001dc6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dc8:	4b9e      	ldr	r3, [pc, #632]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0310 	and.w	r3, r3, #16
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f000 80e4 	beq.w	8001fa8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d007      	beq.n	8001df6 <HAL_RCC_OscConfig+0x4a>
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	2b0c      	cmp	r3, #12
 8001dea:	f040 808b 	bne.w	8001f04 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	f040 8087 	bne.w	8001f04 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001df6:	4b93      	ldr	r3, [pc, #588]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d005      	beq.n	8001e0e <HAL_RCC_OscConfig+0x62>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e3ac      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a1a      	ldr	r2, [r3, #32]
 8001e12:	4b8c      	ldr	r3, [pc, #560]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0308 	and.w	r3, r3, #8
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d004      	beq.n	8001e28 <HAL_RCC_OscConfig+0x7c>
 8001e1e:	4b89      	ldr	r3, [pc, #548]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e26:	e005      	b.n	8001e34 <HAL_RCC_OscConfig+0x88>
 8001e28:	4b86      	ldr	r3, [pc, #536]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e2e:	091b      	lsrs	r3, r3, #4
 8001e30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d223      	bcs.n	8001e80 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f000 fd73 	bl	8002928 <RCC_SetFlashLatencyFromMSIRange>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e38d      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e4c:	4b7d      	ldr	r3, [pc, #500]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a7c      	ldr	r2, [pc, #496]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e52:	f043 0308 	orr.w	r3, r3, #8
 8001e56:	6013      	str	r3, [r2, #0]
 8001e58:	4b7a      	ldr	r3, [pc, #488]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a1b      	ldr	r3, [r3, #32]
 8001e64:	4977      	ldr	r1, [pc, #476]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e66:	4313      	orrs	r3, r2
 8001e68:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e6a:	4b76      	ldr	r3, [pc, #472]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	021b      	lsls	r3, r3, #8
 8001e78:	4972      	ldr	r1, [pc, #456]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	604b      	str	r3, [r1, #4]
 8001e7e:	e025      	b.n	8001ecc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e80:	4b70      	ldr	r3, [pc, #448]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a6f      	ldr	r2, [pc, #444]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e86:	f043 0308 	orr.w	r3, r3, #8
 8001e8a:	6013      	str	r3, [r2, #0]
 8001e8c:	4b6d      	ldr	r3, [pc, #436]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	496a      	ldr	r1, [pc, #424]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e9e:	4b69      	ldr	r3, [pc, #420]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	4965      	ldr	r1, [pc, #404]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d109      	bne.n	8001ecc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f000 fd33 	bl	8002928 <RCC_SetFlashLatencyFromMSIRange>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e34d      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ecc:	f000 fc36 	bl	800273c <HAL_RCC_GetSysClockFreq>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	4b5c      	ldr	r3, [pc, #368]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	091b      	lsrs	r3, r3, #4
 8001ed8:	f003 030f 	and.w	r3, r3, #15
 8001edc:	495a      	ldr	r1, [pc, #360]	; (8002048 <HAL_RCC_OscConfig+0x29c>)
 8001ede:	5ccb      	ldrb	r3, [r1, r3]
 8001ee0:	f003 031f 	and.w	r3, r3, #31
 8001ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee8:	4a58      	ldr	r2, [pc, #352]	; (800204c <HAL_RCC_OscConfig+0x2a0>)
 8001eea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001eec:	4b58      	ldr	r3, [pc, #352]	; (8002050 <HAL_RCC_OscConfig+0x2a4>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff fa61 	bl	80013b8 <HAL_InitTick>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d052      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001f00:	7bfb      	ldrb	r3, [r7, #15]
 8001f02:	e331      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d032      	beq.n	8001f72 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f0c:	4b4d      	ldr	r3, [pc, #308]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a4c      	ldr	r2, [pc, #304]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f12:	f043 0301 	orr.w	r3, r3, #1
 8001f16:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f18:	f7ff fc1a 	bl	8001750 <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f20:	f7ff fc16 	bl	8001750 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e31a      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f32:	4b44      	ldr	r3, [pc, #272]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d0f0      	beq.n	8001f20 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f3e:	4b41      	ldr	r3, [pc, #260]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a40      	ldr	r2, [pc, #256]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f44:	f043 0308 	orr.w	r3, r3, #8
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	4b3e      	ldr	r3, [pc, #248]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a1b      	ldr	r3, [r3, #32]
 8001f56:	493b      	ldr	r1, [pc, #236]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f5c:	4b39      	ldr	r3, [pc, #228]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	4936      	ldr	r1, [pc, #216]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	604b      	str	r3, [r1, #4]
 8001f70:	e01a      	b.n	8001fa8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f72:	4b34      	ldr	r3, [pc, #208]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a33      	ldr	r2, [pc, #204]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f78:	f023 0301 	bic.w	r3, r3, #1
 8001f7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f7e:	f7ff fbe7 	bl	8001750 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f84:	e008      	b.n	8001f98 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f86:	f7ff fbe3 	bl	8001750 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e2e7      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f98:	4b2a      	ldr	r3, [pc, #168]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d1f0      	bne.n	8001f86 <HAL_RCC_OscConfig+0x1da>
 8001fa4:	e000      	b.n	8001fa8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fa6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d074      	beq.n	800209e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	2b08      	cmp	r3, #8
 8001fb8:	d005      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x21a>
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	2b0c      	cmp	r3, #12
 8001fbe:	d10e      	bne.n	8001fde <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	2b03      	cmp	r3, #3
 8001fc4:	d10b      	bne.n	8001fde <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d064      	beq.n	800209c <HAL_RCC_OscConfig+0x2f0>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d160      	bne.n	800209c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e2c4      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fe6:	d106      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x24a>
 8001fe8:	4b16      	ldr	r3, [pc, #88]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a15      	ldr	r2, [pc, #84]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8001fee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ff2:	6013      	str	r3, [r2, #0]
 8001ff4:	e01d      	b.n	8002032 <HAL_RCC_OscConfig+0x286>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ffe:	d10c      	bne.n	800201a <HAL_RCC_OscConfig+0x26e>
 8002000:	4b10      	ldr	r3, [pc, #64]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a0f      	ldr	r2, [pc, #60]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8002006:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800200a:	6013      	str	r3, [r2, #0]
 800200c:	4b0d      	ldr	r3, [pc, #52]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a0c      	ldr	r2, [pc, #48]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8002012:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002016:	6013      	str	r3, [r2, #0]
 8002018:	e00b      	b.n	8002032 <HAL_RCC_OscConfig+0x286>
 800201a:	4b0a      	ldr	r3, [pc, #40]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a09      	ldr	r2, [pc, #36]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8002020:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	4b07      	ldr	r3, [pc, #28]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a06      	ldr	r2, [pc, #24]	; (8002044 <HAL_RCC_OscConfig+0x298>)
 800202c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002030:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d01c      	beq.n	8002074 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203a:	f7ff fb89 	bl	8001750 <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002040:	e011      	b.n	8002066 <HAL_RCC_OscConfig+0x2ba>
 8002042:	bf00      	nop
 8002044:	40021000 	.word	0x40021000
 8002048:	0800a484 	.word	0x0800a484
 800204c:	20000000 	.word	0x20000000
 8002050:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002054:	f7ff fb7c 	bl	8001750 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b64      	cmp	r3, #100	; 0x64
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e280      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002066:	4baf      	ldr	r3, [pc, #700]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0f0      	beq.n	8002054 <HAL_RCC_OscConfig+0x2a8>
 8002072:	e014      	b.n	800209e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002074:	f7ff fb6c 	bl	8001750 <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800207c:	f7ff fb68 	bl	8001750 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b64      	cmp	r3, #100	; 0x64
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e26c      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800208e:	4ba5      	ldr	r3, [pc, #660]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1f0      	bne.n	800207c <HAL_RCC_OscConfig+0x2d0>
 800209a:	e000      	b.n	800209e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d060      	beq.n	800216c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	2b04      	cmp	r3, #4
 80020ae:	d005      	beq.n	80020bc <HAL_RCC_OscConfig+0x310>
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	2b0c      	cmp	r3, #12
 80020b4:	d119      	bne.n	80020ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d116      	bne.n	80020ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020bc:	4b99      	ldr	r3, [pc, #612]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d005      	beq.n	80020d4 <HAL_RCC_OscConfig+0x328>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e249      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020d4:	4b93      	ldr	r3, [pc, #588]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	061b      	lsls	r3, r3, #24
 80020e2:	4990      	ldr	r1, [pc, #576]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80020e4:	4313      	orrs	r3, r2
 80020e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020e8:	e040      	b.n	800216c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d023      	beq.n	800213a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020f2:	4b8c      	ldr	r3, [pc, #560]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a8b      	ldr	r2, [pc, #556]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80020f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020fe:	f7ff fb27 	bl	8001750 <HAL_GetTick>
 8002102:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002104:	e008      	b.n	8002118 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002106:	f7ff fb23 	bl	8001750 <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	2b02      	cmp	r3, #2
 8002112:	d901      	bls.n	8002118 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e227      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002118:	4b82      	ldr	r3, [pc, #520]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002120:	2b00      	cmp	r3, #0
 8002122:	d0f0      	beq.n	8002106 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002124:	4b7f      	ldr	r3, [pc, #508]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	061b      	lsls	r3, r3, #24
 8002132:	497c      	ldr	r1, [pc, #496]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002134:	4313      	orrs	r3, r2
 8002136:	604b      	str	r3, [r1, #4]
 8002138:	e018      	b.n	800216c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800213a:	4b7a      	ldr	r3, [pc, #488]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a79      	ldr	r2, [pc, #484]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002140:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002144:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002146:	f7ff fb03 	bl	8001750 <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800214c:	e008      	b.n	8002160 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800214e:	f7ff faff 	bl	8001750 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e203      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002160:	4b70      	ldr	r3, [pc, #448]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1f0      	bne.n	800214e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0308 	and.w	r3, r3, #8
 8002174:	2b00      	cmp	r3, #0
 8002176:	d03c      	beq.n	80021f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d01c      	beq.n	80021ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002180:	4b68      	ldr	r3, [pc, #416]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002182:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002186:	4a67      	ldr	r2, [pc, #412]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002190:	f7ff fade 	bl	8001750 <HAL_GetTick>
 8002194:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002196:	e008      	b.n	80021aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002198:	f7ff fada 	bl	8001750 <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e1de      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021aa:	4b5e      	ldr	r3, [pc, #376]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80021ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0ef      	beq.n	8002198 <HAL_RCC_OscConfig+0x3ec>
 80021b8:	e01b      	b.n	80021f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ba:	4b5a      	ldr	r3, [pc, #360]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80021bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021c0:	4a58      	ldr	r2, [pc, #352]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80021c2:	f023 0301 	bic.w	r3, r3, #1
 80021c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ca:	f7ff fac1 	bl	8001750 <HAL_GetTick>
 80021ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021d0:	e008      	b.n	80021e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021d2:	f7ff fabd 	bl	8001750 <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d901      	bls.n	80021e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e1c1      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021e4:	4b4f      	ldr	r3, [pc, #316]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80021e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1ef      	bne.n	80021d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0304 	and.w	r3, r3, #4
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 80a6 	beq.w	800234c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002200:	2300      	movs	r3, #0
 8002202:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002204:	4b47      	ldr	r3, [pc, #284]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d10d      	bne.n	800222c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002210:	4b44      	ldr	r3, [pc, #272]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002214:	4a43      	ldr	r2, [pc, #268]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002216:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800221a:	6593      	str	r3, [r2, #88]	; 0x58
 800221c:	4b41      	ldr	r3, [pc, #260]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002220:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002224:	60bb      	str	r3, [r7, #8]
 8002226:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002228:	2301      	movs	r3, #1
 800222a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800222c:	4b3e      	ldr	r3, [pc, #248]	; (8002328 <HAL_RCC_OscConfig+0x57c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002234:	2b00      	cmp	r3, #0
 8002236:	d118      	bne.n	800226a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002238:	4b3b      	ldr	r3, [pc, #236]	; (8002328 <HAL_RCC_OscConfig+0x57c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a3a      	ldr	r2, [pc, #232]	; (8002328 <HAL_RCC_OscConfig+0x57c>)
 800223e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002242:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002244:	f7ff fa84 	bl	8001750 <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800224c:	f7ff fa80 	bl	8001750 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b02      	cmp	r3, #2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e184      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800225e:	4b32      	ldr	r3, [pc, #200]	; (8002328 <HAL_RCC_OscConfig+0x57c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002266:	2b00      	cmp	r3, #0
 8002268:	d0f0      	beq.n	800224c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d108      	bne.n	8002284 <HAL_RCC_OscConfig+0x4d8>
 8002272:	4b2c      	ldr	r3, [pc, #176]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002274:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002278:	4a2a      	ldr	r2, [pc, #168]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 800227a:	f043 0301 	orr.w	r3, r3, #1
 800227e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002282:	e024      	b.n	80022ce <HAL_RCC_OscConfig+0x522>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	2b05      	cmp	r3, #5
 800228a:	d110      	bne.n	80022ae <HAL_RCC_OscConfig+0x502>
 800228c:	4b25      	ldr	r3, [pc, #148]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 800228e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002292:	4a24      	ldr	r2, [pc, #144]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 8002294:	f043 0304 	orr.w	r3, r3, #4
 8002298:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800229c:	4b21      	ldr	r3, [pc, #132]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 800229e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022a2:	4a20      	ldr	r2, [pc, #128]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022ac:	e00f      	b.n	80022ce <HAL_RCC_OscConfig+0x522>
 80022ae:	4b1d      	ldr	r3, [pc, #116]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80022b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b4:	4a1b      	ldr	r2, [pc, #108]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80022b6:	f023 0301 	bic.w	r3, r3, #1
 80022ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022be:	4b19      	ldr	r3, [pc, #100]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80022c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022c4:	4a17      	ldr	r2, [pc, #92]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80022c6:	f023 0304 	bic.w	r3, r3, #4
 80022ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d016      	beq.n	8002304 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d6:	f7ff fa3b 	bl	8001750 <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022dc:	e00a      	b.n	80022f4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022de:	f7ff fa37 	bl	8001750 <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e139      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022f4:	4b0b      	ldr	r3, [pc, #44]	; (8002324 <HAL_RCC_OscConfig+0x578>)
 80022f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d0ed      	beq.n	80022de <HAL_RCC_OscConfig+0x532>
 8002302:	e01a      	b.n	800233a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002304:	f7ff fa24 	bl	8001750 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800230a:	e00f      	b.n	800232c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800230c:	f7ff fa20 	bl	8001750 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	f241 3288 	movw	r2, #5000	; 0x1388
 800231a:	4293      	cmp	r3, r2
 800231c:	d906      	bls.n	800232c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e122      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000
 8002328:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800232c:	4b90      	ldr	r3, [pc, #576]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 800232e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1e8      	bne.n	800230c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800233a:	7ffb      	ldrb	r3, [r7, #31]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d105      	bne.n	800234c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002340:	4b8b      	ldr	r3, [pc, #556]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002344:	4a8a      	ldr	r2, [pc, #552]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002346:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800234a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 8108 	beq.w	8002566 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800235a:	2b02      	cmp	r3, #2
 800235c:	f040 80d0 	bne.w	8002500 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002360:	4b83      	ldr	r3, [pc, #524]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	f003 0203 	and.w	r2, r3, #3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002370:	429a      	cmp	r2, r3
 8002372:	d130      	bne.n	80023d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	3b01      	subs	r3, #1
 8002380:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002382:	429a      	cmp	r2, r3
 8002384:	d127      	bne.n	80023d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002390:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002392:	429a      	cmp	r2, r3
 8002394:	d11f      	bne.n	80023d6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023a0:	2a07      	cmp	r2, #7
 80023a2:	bf14      	ite	ne
 80023a4:	2201      	movne	r2, #1
 80023a6:	2200      	moveq	r2, #0
 80023a8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d113      	bne.n	80023d6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b8:	085b      	lsrs	r3, r3, #1
 80023ba:	3b01      	subs	r3, #1
 80023bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80023be:	429a      	cmp	r2, r3
 80023c0:	d109      	bne.n	80023d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023cc:	085b      	lsrs	r3, r3, #1
 80023ce:	3b01      	subs	r3, #1
 80023d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d06e      	beq.n	80024b4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023d6:	69bb      	ldr	r3, [r7, #24]
 80023d8:	2b0c      	cmp	r3, #12
 80023da:	d069      	beq.n	80024b0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80023dc:	4b64      	ldr	r3, [pc, #400]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d105      	bne.n	80023f4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80023e8:	4b61      	ldr	r3, [pc, #388]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e0b7      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80023f8:	4b5d      	ldr	r3, [pc, #372]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a5c      	ldr	r2, [pc, #368]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80023fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002402:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002404:	f7ff f9a4 	bl	8001750 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800240c:	f7ff f9a0 	bl	8001750 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e0a4      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800241e:	4b54      	ldr	r3, [pc, #336]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f0      	bne.n	800240c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800242a:	4b51      	ldr	r3, [pc, #324]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	4b51      	ldr	r3, [pc, #324]	; (8002574 <HAL_RCC_OscConfig+0x7c8>)
 8002430:	4013      	ands	r3, r2
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800243a:	3a01      	subs	r2, #1
 800243c:	0112      	lsls	r2, r2, #4
 800243e:	4311      	orrs	r1, r2
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002444:	0212      	lsls	r2, r2, #8
 8002446:	4311      	orrs	r1, r2
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800244c:	0852      	lsrs	r2, r2, #1
 800244e:	3a01      	subs	r2, #1
 8002450:	0552      	lsls	r2, r2, #21
 8002452:	4311      	orrs	r1, r2
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002458:	0852      	lsrs	r2, r2, #1
 800245a:	3a01      	subs	r2, #1
 800245c:	0652      	lsls	r2, r2, #25
 800245e:	4311      	orrs	r1, r2
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002464:	0912      	lsrs	r2, r2, #4
 8002466:	0452      	lsls	r2, r2, #17
 8002468:	430a      	orrs	r2, r1
 800246a:	4941      	ldr	r1, [pc, #260]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 800246c:	4313      	orrs	r3, r2
 800246e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002470:	4b3f      	ldr	r3, [pc, #252]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a3e      	ldr	r2, [pc, #248]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002476:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800247a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800247c:	4b3c      	ldr	r3, [pc, #240]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	4a3b      	ldr	r2, [pc, #236]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002482:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002486:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002488:	f7ff f962 	bl	8001750 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002490:	f7ff f95e 	bl	8001750 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e062      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024a2:	4b33      	ldr	r3, [pc, #204]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0f0      	beq.n	8002490 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024ae:	e05a      	b.n	8002566 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e059      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024b4:	4b2e      	ldr	r3, [pc, #184]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d152      	bne.n	8002566 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80024c0:	4b2b      	ldr	r3, [pc, #172]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a2a      	ldr	r2, [pc, #168]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80024c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024cc:	4b28      	ldr	r3, [pc, #160]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	4a27      	ldr	r2, [pc, #156]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80024d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024d8:	f7ff f93a 	bl	8001750 <HAL_GetTick>
 80024dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024de:	e008      	b.n	80024f2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024e0:	f7ff f936 	bl	8001750 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e03a      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024f2:	4b1f      	ldr	r3, [pc, #124]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d0f0      	beq.n	80024e0 <HAL_RCC_OscConfig+0x734>
 80024fe:	e032      	b.n	8002566 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	2b0c      	cmp	r3, #12
 8002504:	d02d      	beq.n	8002562 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002506:	4b1a      	ldr	r3, [pc, #104]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a19      	ldr	r2, [pc, #100]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 800250c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002510:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002512:	4b17      	ldr	r3, [pc, #92]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d105      	bne.n	800252a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800251e:	4b14      	ldr	r3, [pc, #80]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	4a13      	ldr	r2, [pc, #76]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002524:	f023 0303 	bic.w	r3, r3, #3
 8002528:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800252a:	4b11      	ldr	r3, [pc, #68]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	4a10      	ldr	r2, [pc, #64]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002530:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002534:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002538:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253a:	f7ff f909 	bl	8001750 <HAL_GetTick>
 800253e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002540:	e008      	b.n	8002554 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002542:	f7ff f905 	bl	8001750 <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e009      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002554:	4b06      	ldr	r3, [pc, #24]	; (8002570 <HAL_RCC_OscConfig+0x7c4>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1f0      	bne.n	8002542 <HAL_RCC_OscConfig+0x796>
 8002560:	e001      	b.n	8002566 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3720      	adds	r7, #32
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40021000 	.word	0x40021000
 8002574:	f99d808c 	.word	0xf99d808c

08002578 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e0c8      	b.n	800271e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800258c:	4b66      	ldr	r3, [pc, #408]	; (8002728 <HAL_RCC_ClockConfig+0x1b0>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0307 	and.w	r3, r3, #7
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	429a      	cmp	r2, r3
 8002598:	d910      	bls.n	80025bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800259a:	4b63      	ldr	r3, [pc, #396]	; (8002728 <HAL_RCC_ClockConfig+0x1b0>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f023 0207 	bic.w	r2, r3, #7
 80025a2:	4961      	ldr	r1, [pc, #388]	; (8002728 <HAL_RCC_ClockConfig+0x1b0>)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025aa:	4b5f      	ldr	r3, [pc, #380]	; (8002728 <HAL_RCC_ClockConfig+0x1b0>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0307 	and.w	r3, r3, #7
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d001      	beq.n	80025bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e0b0      	b.n	800271e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d04c      	beq.n	8002662 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	2b03      	cmp	r3, #3
 80025ce:	d107      	bne.n	80025e0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025d0:	4b56      	ldr	r3, [pc, #344]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d121      	bne.n	8002620 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e09e      	b.n	800271e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d107      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025e8:	4b50      	ldr	r3, [pc, #320]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d115      	bne.n	8002620 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e092      	b.n	800271e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d107      	bne.n	8002610 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002600:	4b4a      	ldr	r3, [pc, #296]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0302 	and.w	r3, r3, #2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d109      	bne.n	8002620 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e086      	b.n	800271e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002610:	4b46      	ldr	r3, [pc, #280]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002618:	2b00      	cmp	r3, #0
 800261a:	d101      	bne.n	8002620 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e07e      	b.n	800271e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002620:	4b42      	ldr	r3, [pc, #264]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f023 0203 	bic.w	r2, r3, #3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	493f      	ldr	r1, [pc, #252]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 800262e:	4313      	orrs	r3, r2
 8002630:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002632:	f7ff f88d 	bl	8001750 <HAL_GetTick>
 8002636:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002638:	e00a      	b.n	8002650 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800263a:	f7ff f889 	bl	8001750 <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	f241 3288 	movw	r2, #5000	; 0x1388
 8002648:	4293      	cmp	r3, r2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e066      	b.n	800271e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002650:	4b36      	ldr	r3, [pc, #216]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f003 020c 	and.w	r2, r3, #12
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	429a      	cmp	r2, r3
 8002660:	d1eb      	bne.n	800263a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d008      	beq.n	8002680 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800266e:	4b2f      	ldr	r3, [pc, #188]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	492c      	ldr	r1, [pc, #176]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 800267c:	4313      	orrs	r3, r2
 800267e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002680:	4b29      	ldr	r3, [pc, #164]	; (8002728 <HAL_RCC_ClockConfig+0x1b0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0307 	and.w	r3, r3, #7
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	429a      	cmp	r2, r3
 800268c:	d210      	bcs.n	80026b0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800268e:	4b26      	ldr	r3, [pc, #152]	; (8002728 <HAL_RCC_ClockConfig+0x1b0>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f023 0207 	bic.w	r2, r3, #7
 8002696:	4924      	ldr	r1, [pc, #144]	; (8002728 <HAL_RCC_ClockConfig+0x1b0>)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	4313      	orrs	r3, r2
 800269c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800269e:	4b22      	ldr	r3, [pc, #136]	; (8002728 <HAL_RCC_ClockConfig+0x1b0>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0307 	and.w	r3, r3, #7
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d001      	beq.n	80026b0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e036      	b.n	800271e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0304 	and.w	r3, r3, #4
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d008      	beq.n	80026ce <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026bc:	4b1b      	ldr	r3, [pc, #108]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	4918      	ldr	r1, [pc, #96]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0308 	and.w	r3, r3, #8
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d009      	beq.n	80026ee <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026da:	4b14      	ldr	r3, [pc, #80]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	00db      	lsls	r3, r3, #3
 80026e8:	4910      	ldr	r1, [pc, #64]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026ee:	f000 f825 	bl	800273c <HAL_RCC_GetSysClockFreq>
 80026f2:	4602      	mov	r2, r0
 80026f4:	4b0d      	ldr	r3, [pc, #52]	; (800272c <HAL_RCC_ClockConfig+0x1b4>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	091b      	lsrs	r3, r3, #4
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	490c      	ldr	r1, [pc, #48]	; (8002730 <HAL_RCC_ClockConfig+0x1b8>)
 8002700:	5ccb      	ldrb	r3, [r1, r3]
 8002702:	f003 031f 	and.w	r3, r3, #31
 8002706:	fa22 f303 	lsr.w	r3, r2, r3
 800270a:	4a0a      	ldr	r2, [pc, #40]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 800270c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800270e:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <HAL_RCC_ClockConfig+0x1c0>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f7fe fe50 	bl	80013b8 <HAL_InitTick>
 8002718:	4603      	mov	r3, r0
 800271a:	72fb      	strb	r3, [r7, #11]

  return status;
 800271c:	7afb      	ldrb	r3, [r7, #11]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40022000 	.word	0x40022000
 800272c:	40021000 	.word	0x40021000
 8002730:	0800a484 	.word	0x0800a484
 8002734:	20000000 	.word	0x20000000
 8002738:	20000004 	.word	0x20000004

0800273c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800273c:	b480      	push	{r7}
 800273e:	b089      	sub	sp, #36	; 0x24
 8002740:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002742:	2300      	movs	r3, #0
 8002744:	61fb      	str	r3, [r7, #28]
 8002746:	2300      	movs	r3, #0
 8002748:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800274a:	4b3e      	ldr	r3, [pc, #248]	; (8002844 <HAL_RCC_GetSysClockFreq+0x108>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f003 030c 	and.w	r3, r3, #12
 8002752:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002754:	4b3b      	ldr	r3, [pc, #236]	; (8002844 <HAL_RCC_GetSysClockFreq+0x108>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	f003 0303 	and.w	r3, r3, #3
 800275c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d005      	beq.n	8002770 <HAL_RCC_GetSysClockFreq+0x34>
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	2b0c      	cmp	r3, #12
 8002768:	d121      	bne.n	80027ae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d11e      	bne.n	80027ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002770:	4b34      	ldr	r3, [pc, #208]	; (8002844 <HAL_RCC_GetSysClockFreq+0x108>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0308 	and.w	r3, r3, #8
 8002778:	2b00      	cmp	r3, #0
 800277a:	d107      	bne.n	800278c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800277c:	4b31      	ldr	r3, [pc, #196]	; (8002844 <HAL_RCC_GetSysClockFreq+0x108>)
 800277e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002782:	0a1b      	lsrs	r3, r3, #8
 8002784:	f003 030f 	and.w	r3, r3, #15
 8002788:	61fb      	str	r3, [r7, #28]
 800278a:	e005      	b.n	8002798 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800278c:	4b2d      	ldr	r3, [pc, #180]	; (8002844 <HAL_RCC_GetSysClockFreq+0x108>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	091b      	lsrs	r3, r3, #4
 8002792:	f003 030f 	and.w	r3, r3, #15
 8002796:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002798:	4a2b      	ldr	r2, [pc, #172]	; (8002848 <HAL_RCC_GetSysClockFreq+0x10c>)
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d10d      	bne.n	80027c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027ac:	e00a      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	2b04      	cmp	r3, #4
 80027b2:	d102      	bne.n	80027ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80027b4:	4b25      	ldr	r3, [pc, #148]	; (800284c <HAL_RCC_GetSysClockFreq+0x110>)
 80027b6:	61bb      	str	r3, [r7, #24]
 80027b8:	e004      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	2b08      	cmp	r3, #8
 80027be:	d101      	bne.n	80027c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027c0:	4b23      	ldr	r3, [pc, #140]	; (8002850 <HAL_RCC_GetSysClockFreq+0x114>)
 80027c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	2b0c      	cmp	r3, #12
 80027c8:	d134      	bne.n	8002834 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027ca:	4b1e      	ldr	r3, [pc, #120]	; (8002844 <HAL_RCC_GetSysClockFreq+0x108>)
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	f003 0303 	and.w	r3, r3, #3
 80027d2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d003      	beq.n	80027e2 <HAL_RCC_GetSysClockFreq+0xa6>
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	2b03      	cmp	r3, #3
 80027de:	d003      	beq.n	80027e8 <HAL_RCC_GetSysClockFreq+0xac>
 80027e0:	e005      	b.n	80027ee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027e2:	4b1a      	ldr	r3, [pc, #104]	; (800284c <HAL_RCC_GetSysClockFreq+0x110>)
 80027e4:	617b      	str	r3, [r7, #20]
      break;
 80027e6:	e005      	b.n	80027f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80027e8:	4b19      	ldr	r3, [pc, #100]	; (8002850 <HAL_RCC_GetSysClockFreq+0x114>)
 80027ea:	617b      	str	r3, [r7, #20]
      break;
 80027ec:	e002      	b.n	80027f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	617b      	str	r3, [r7, #20]
      break;
 80027f2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027f4:	4b13      	ldr	r3, [pc, #76]	; (8002844 <HAL_RCC_GetSysClockFreq+0x108>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	091b      	lsrs	r3, r3, #4
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	3301      	adds	r3, #1
 8002800:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002802:	4b10      	ldr	r3, [pc, #64]	; (8002844 <HAL_RCC_GetSysClockFreq+0x108>)
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	0a1b      	lsrs	r3, r3, #8
 8002808:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	fb02 f203 	mul.w	r2, r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	fbb2 f3f3 	udiv	r3, r2, r3
 8002818:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800281a:	4b0a      	ldr	r3, [pc, #40]	; (8002844 <HAL_RCC_GetSysClockFreq+0x108>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	0e5b      	lsrs	r3, r3, #25
 8002820:	f003 0303 	and.w	r3, r3, #3
 8002824:	3301      	adds	r3, #1
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800282a:	697a      	ldr	r2, [r7, #20]
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002832:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002834:	69bb      	ldr	r3, [r7, #24]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3724      	adds	r7, #36	; 0x24
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	40021000 	.word	0x40021000
 8002848:	0800a49c 	.word	0x0800a49c
 800284c:	00f42400 	.word	0x00f42400
 8002850:	007a1200 	.word	0x007a1200

08002854 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002858:	4b03      	ldr	r3, [pc, #12]	; (8002868 <HAL_RCC_GetHCLKFreq+0x14>)
 800285a:	681b      	ldr	r3, [r3, #0]
}
 800285c:	4618      	mov	r0, r3
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	20000000 	.word	0x20000000

0800286c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002870:	f7ff fff0 	bl	8002854 <HAL_RCC_GetHCLKFreq>
 8002874:	4602      	mov	r2, r0
 8002876:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	0a1b      	lsrs	r3, r3, #8
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	4904      	ldr	r1, [pc, #16]	; (8002894 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002882:	5ccb      	ldrb	r3, [r1, r3]
 8002884:	f003 031f 	and.w	r3, r3, #31
 8002888:	fa22 f303 	lsr.w	r3, r2, r3
}
 800288c:	4618      	mov	r0, r3
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40021000 	.word	0x40021000
 8002894:	0800a494 	.word	0x0800a494

08002898 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800289c:	f7ff ffda 	bl	8002854 <HAL_RCC_GetHCLKFreq>
 80028a0:	4602      	mov	r2, r0
 80028a2:	4b06      	ldr	r3, [pc, #24]	; (80028bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	0adb      	lsrs	r3, r3, #11
 80028a8:	f003 0307 	and.w	r3, r3, #7
 80028ac:	4904      	ldr	r1, [pc, #16]	; (80028c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80028ae:	5ccb      	ldrb	r3, [r1, r3]
 80028b0:	f003 031f 	and.w	r3, r3, #31
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40021000 	.word	0x40021000
 80028c0:	0800a494 	.word	0x0800a494

080028c4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	220f      	movs	r2, #15
 80028d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80028d4:	4b12      	ldr	r3, [pc, #72]	; (8002920 <HAL_RCC_GetClockConfig+0x5c>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 0203 	and.w	r2, r3, #3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80028e0:	4b0f      	ldr	r3, [pc, #60]	; (8002920 <HAL_RCC_GetClockConfig+0x5c>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80028ec:	4b0c      	ldr	r3, [pc, #48]	; (8002920 <HAL_RCC_GetClockConfig+0x5c>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80028f8:	4b09      	ldr	r3, [pc, #36]	; (8002920 <HAL_RCC_GetClockConfig+0x5c>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	08db      	lsrs	r3, r3, #3
 80028fe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002906:	4b07      	ldr	r3, [pc, #28]	; (8002924 <HAL_RCC_GetClockConfig+0x60>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0207 	and.w	r2, r3, #7
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	601a      	str	r2, [r3, #0]
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	40021000 	.word	0x40021000
 8002924:	40022000 	.word	0x40022000

08002928 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002930:	2300      	movs	r3, #0
 8002932:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002934:	4b2a      	ldr	r3, [pc, #168]	; (80029e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002938:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002940:	f7ff f9d0 	bl	8001ce4 <HAL_PWREx_GetVoltageRange>
 8002944:	6178      	str	r0, [r7, #20]
 8002946:	e014      	b.n	8002972 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002948:	4b25      	ldr	r3, [pc, #148]	; (80029e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800294a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294c:	4a24      	ldr	r2, [pc, #144]	; (80029e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800294e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002952:	6593      	str	r3, [r2, #88]	; 0x58
 8002954:	4b22      	ldr	r3, [pc, #136]	; (80029e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002960:	f7ff f9c0 	bl	8001ce4 <HAL_PWREx_GetVoltageRange>
 8002964:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002966:	4b1e      	ldr	r3, [pc, #120]	; (80029e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800296a:	4a1d      	ldr	r2, [pc, #116]	; (80029e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800296c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002970:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002978:	d10b      	bne.n	8002992 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b80      	cmp	r3, #128	; 0x80
 800297e:	d919      	bls.n	80029b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2ba0      	cmp	r3, #160	; 0xa0
 8002984:	d902      	bls.n	800298c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002986:	2302      	movs	r3, #2
 8002988:	613b      	str	r3, [r7, #16]
 800298a:	e013      	b.n	80029b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800298c:	2301      	movs	r3, #1
 800298e:	613b      	str	r3, [r7, #16]
 8002990:	e010      	b.n	80029b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b80      	cmp	r3, #128	; 0x80
 8002996:	d902      	bls.n	800299e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002998:	2303      	movs	r3, #3
 800299a:	613b      	str	r3, [r7, #16]
 800299c:	e00a      	b.n	80029b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b80      	cmp	r3, #128	; 0x80
 80029a2:	d102      	bne.n	80029aa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029a4:	2302      	movs	r3, #2
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	e004      	b.n	80029b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b70      	cmp	r3, #112	; 0x70
 80029ae:	d101      	bne.n	80029b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029b0:	2301      	movs	r3, #1
 80029b2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80029b4:	4b0b      	ldr	r3, [pc, #44]	; (80029e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f023 0207 	bic.w	r2, r3, #7
 80029bc:	4909      	ldr	r1, [pc, #36]	; (80029e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80029c4:	4b07      	ldr	r3, [pc, #28]	; (80029e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d001      	beq.n	80029d6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021000 	.word	0x40021000
 80029e4:	40022000 	.word	0x40022000

080029e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80029f0:	2300      	movs	r3, #0
 80029f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029f4:	2300      	movs	r3, #0
 80029f6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d041      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a08:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002a0c:	d02a      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002a0e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002a12:	d824      	bhi.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a14:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002a18:	d008      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002a1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002a1e:	d81e      	bhi.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d00a      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002a24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a28:	d010      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002a2a:	e018      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a2c:	4b86      	ldr	r3, [pc, #536]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	4a85      	ldr	r2, [pc, #532]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a38:	e015      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	3304      	adds	r3, #4
 8002a3e:	2100      	movs	r1, #0
 8002a40:	4618      	mov	r0, r3
 8002a42:	f000 fabb 	bl	8002fbc <RCCEx_PLLSAI1_Config>
 8002a46:	4603      	mov	r3, r0
 8002a48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a4a:	e00c      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3320      	adds	r3, #32
 8002a50:	2100      	movs	r1, #0
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 fba6 	bl	80031a4 <RCCEx_PLLSAI2_Config>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a5c:	e003      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	74fb      	strb	r3, [r7, #19]
      break;
 8002a62:	e000      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002a64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a66:	7cfb      	ldrb	r3, [r7, #19]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d10b      	bne.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a6c:	4b76      	ldr	r3, [pc, #472]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a7a:	4973      	ldr	r1, [pc, #460]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a82:	e001      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a84:	7cfb      	ldrb	r3, [r7, #19]
 8002a86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d041      	beq.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a98:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002a9c:	d02a      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002a9e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002aa2:	d824      	bhi.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002aa4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002aa8:	d008      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002aaa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002aae:	d81e      	bhi.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00a      	beq.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002ab4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ab8:	d010      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002aba:	e018      	b.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002abc:	4b62      	ldr	r3, [pc, #392]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	4a61      	ldr	r2, [pc, #388]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ac6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ac8:	e015      	b.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3304      	adds	r3, #4
 8002ace:	2100      	movs	r1, #0
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f000 fa73 	bl	8002fbc <RCCEx_PLLSAI1_Config>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ada:	e00c      	b.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3320      	adds	r3, #32
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 fb5e 	bl	80031a4 <RCCEx_PLLSAI2_Config>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002aec:	e003      	b.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	74fb      	strb	r3, [r7, #19]
      break;
 8002af2:	e000      	b.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002af4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002af6:	7cfb      	ldrb	r3, [r7, #19]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d10b      	bne.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002afc:	4b52      	ldr	r3, [pc, #328]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b02:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b0a:	494f      	ldr	r1, [pc, #316]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002b12:	e001      	b.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b14:	7cfb      	ldrb	r3, [r7, #19]
 8002b16:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 80a0 	beq.w	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b26:	2300      	movs	r3, #0
 8002b28:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b2a:	4b47      	ldr	r3, [pc, #284]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00d      	beq.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b40:	4b41      	ldr	r3, [pc, #260]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b44:	4a40      	ldr	r2, [pc, #256]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b4a:	6593      	str	r3, [r2, #88]	; 0x58
 8002b4c:	4b3e      	ldr	r3, [pc, #248]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b54:	60bb      	str	r3, [r7, #8]
 8002b56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b5c:	4b3b      	ldr	r3, [pc, #236]	; (8002c4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a3a      	ldr	r2, [pc, #232]	; (8002c4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b66:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b68:	f7fe fdf2 	bl	8001750 <HAL_GetTick>
 8002b6c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b6e:	e009      	b.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b70:	f7fe fdee 	bl	8001750 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d902      	bls.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	74fb      	strb	r3, [r7, #19]
        break;
 8002b82:	e005      	b.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b84:	4b31      	ldr	r3, [pc, #196]	; (8002c4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0ef      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002b90:	7cfb      	ldrb	r3, [r7, #19]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d15c      	bne.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b96:	4b2c      	ldr	r3, [pc, #176]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ba0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d01f      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bae:	697a      	ldr	r2, [r7, #20]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d019      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002bb4:	4b24      	ldr	r3, [pc, #144]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002bc0:	4b21      	ldr	r3, [pc, #132]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bc6:	4a20      	ldr	r2, [pc, #128]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002bd0:	4b1d      	ldr	r3, [pc, #116]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd6:	4a1c      	ldr	r2, [pc, #112]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002be0:	4a19      	ldr	r2, [pc, #100]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d016      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf2:	f7fe fdad 	bl	8001750 <HAL_GetTick>
 8002bf6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bf8:	e00b      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bfa:	f7fe fda9 	bl	8001750 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d902      	bls.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	74fb      	strb	r3, [r7, #19]
            break;
 8002c10:	e006      	b.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c12:	4b0d      	ldr	r3, [pc, #52]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c18:	f003 0302 	and.w	r3, r3, #2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d0ec      	beq.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002c20:	7cfb      	ldrb	r3, [r7, #19]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d10c      	bne.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c26:	4b08      	ldr	r3, [pc, #32]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c36:	4904      	ldr	r1, [pc, #16]	; (8002c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002c3e:	e009      	b.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c40:	7cfb      	ldrb	r3, [r7, #19]
 8002c42:	74bb      	strb	r3, [r7, #18]
 8002c44:	e006      	b.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002c46:	bf00      	nop
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c50:	7cfb      	ldrb	r3, [r7, #19]
 8002c52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c54:	7c7b      	ldrb	r3, [r7, #17]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d105      	bne.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c5a:	4b9e      	ldr	r3, [pc, #632]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5e:	4a9d      	ldr	r2, [pc, #628]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c64:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00a      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c72:	4b98      	ldr	r3, [pc, #608]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c78:	f023 0203 	bic.w	r2, r3, #3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c80:	4994      	ldr	r1, [pc, #592]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d00a      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c94:	4b8f      	ldr	r3, [pc, #572]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c9a:	f023 020c 	bic.w	r2, r3, #12
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca2:	498c      	ldr	r1, [pc, #560]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0304 	and.w	r3, r3, #4
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00a      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cb6:	4b87      	ldr	r3, [pc, #540]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cbc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	4983      	ldr	r1, [pc, #524]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0308 	and.w	r3, r3, #8
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00a      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cd8:	4b7e      	ldr	r3, [pc, #504]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cde:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce6:	497b      	ldr	r1, [pc, #492]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0310 	and.w	r3, r3, #16
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00a      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002cfa:	4b76      	ldr	r3, [pc, #472]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d08:	4972      	ldr	r1, [pc, #456]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0320 	and.w	r3, r3, #32
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00a      	beq.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d1c:	4b6d      	ldr	r3, [pc, #436]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d22:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2a:	496a      	ldr	r1, [pc, #424]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00a      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d3e:	4b65      	ldr	r3, [pc, #404]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d44:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4c:	4961      	ldr	r1, [pc, #388]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00a      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d60:	4b5c      	ldr	r3, [pc, #368]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d66:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d6e:	4959      	ldr	r1, [pc, #356]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00a      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d82:	4b54      	ldr	r3, [pc, #336]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d88:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d90:	4950      	ldr	r1, [pc, #320]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00a      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002da4:	4b4b      	ldr	r3, [pc, #300]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002daa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db2:	4948      	ldr	r1, [pc, #288]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00a      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002dc6:	4b43      	ldr	r3, [pc, #268]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dcc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd4:	493f      	ldr	r1, [pc, #252]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d028      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002de8:	4b3a      	ldr	r3, [pc, #232]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002df6:	4937      	ldr	r1, [pc, #220]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e06:	d106      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e08:	4b32      	ldr	r3, [pc, #200]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	4a31      	ldr	r2, [pc, #196]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e12:	60d3      	str	r3, [r2, #12]
 8002e14:	e011      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e1a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e1e:	d10c      	bne.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	3304      	adds	r3, #4
 8002e24:	2101      	movs	r1, #1
 8002e26:	4618      	mov	r0, r3
 8002e28:	f000 f8c8 	bl	8002fbc <RCCEx_PLLSAI1_Config>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e30:	7cfb      	ldrb	r3, [r7, #19]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002e36:	7cfb      	ldrb	r3, [r7, #19]
 8002e38:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d028      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e46:	4b23      	ldr	r3, [pc, #140]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e4c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e54:	491f      	ldr	r1, [pc, #124]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e64:	d106      	bne.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e66:	4b1b      	ldr	r3, [pc, #108]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	4a1a      	ldr	r2, [pc, #104]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e70:	60d3      	str	r3, [r2, #12]
 8002e72:	e011      	b.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e7c:	d10c      	bne.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	3304      	adds	r3, #4
 8002e82:	2101      	movs	r1, #1
 8002e84:	4618      	mov	r0, r3
 8002e86:	f000 f899 	bl	8002fbc <RCCEx_PLLSAI1_Config>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e8e:	7cfb      	ldrb	r3, [r7, #19]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002e94:	7cfb      	ldrb	r3, [r7, #19]
 8002e96:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d02b      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ea4:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eaa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eb2:	4908      	ldr	r1, [pc, #32]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ebe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ec2:	d109      	bne.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ec4:	4b03      	ldr	r3, [pc, #12]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	4a02      	ldr	r2, [pc, #8]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ece:	60d3      	str	r3, [r2, #12]
 8002ed0:	e014      	b.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002ed2:	bf00      	nop
 8002ed4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002edc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ee0:	d10c      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f000 f867 	bl	8002fbc <RCCEx_PLLSAI1_Config>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ef2:	7cfb      	ldrb	r3, [r7, #19]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d001      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002ef8:	7cfb      	ldrb	r3, [r7, #19]
 8002efa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d02f      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f08:	4b2b      	ldr	r3, [pc, #172]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f0e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f16:	4928      	ldr	r1, [pc, #160]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f26:	d10d      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3304      	adds	r3, #4
 8002f2c:	2102      	movs	r1, #2
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 f844 	bl	8002fbc <RCCEx_PLLSAI1_Config>
 8002f34:	4603      	mov	r3, r0
 8002f36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f38:	7cfb      	ldrb	r3, [r7, #19]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d014      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002f3e:	7cfb      	ldrb	r3, [r7, #19]
 8002f40:	74bb      	strb	r3, [r7, #18]
 8002f42:	e011      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f4c:	d10c      	bne.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	3320      	adds	r3, #32
 8002f52:	2102      	movs	r1, #2
 8002f54:	4618      	mov	r0, r3
 8002f56:	f000 f925 	bl	80031a4 <RCCEx_PLLSAI2_Config>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f5e:	7cfb      	ldrb	r3, [r7, #19]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002f64:	7cfb      	ldrb	r3, [r7, #19]
 8002f66:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00a      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002f74:	4b10      	ldr	r3, [pc, #64]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f82:	490d      	ldr	r1, [pc, #52]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00b      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f96:	4b08      	ldr	r3, [pc, #32]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fa6:	4904      	ldr	r1, [pc, #16]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002fae:	7cbb      	ldrb	r3, [r7, #18]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40021000 	.word	0x40021000

08002fbc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002fca:	4b75      	ldr	r3, [pc, #468]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d018      	beq.n	8003008 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002fd6:	4b72      	ldr	r3, [pc, #456]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f003 0203 	and.w	r2, r3, #3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d10d      	bne.n	8003002 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
       ||
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d009      	beq.n	8003002 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002fee:	4b6c      	ldr	r3, [pc, #432]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	091b      	lsrs	r3, r3, #4
 8002ff4:	f003 0307 	and.w	r3, r3, #7
 8002ff8:	1c5a      	adds	r2, r3, #1
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
       ||
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d047      	beq.n	8003092 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	73fb      	strb	r3, [r7, #15]
 8003006:	e044      	b.n	8003092 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2b03      	cmp	r3, #3
 800300e:	d018      	beq.n	8003042 <RCCEx_PLLSAI1_Config+0x86>
 8003010:	2b03      	cmp	r3, #3
 8003012:	d825      	bhi.n	8003060 <RCCEx_PLLSAI1_Config+0xa4>
 8003014:	2b01      	cmp	r3, #1
 8003016:	d002      	beq.n	800301e <RCCEx_PLLSAI1_Config+0x62>
 8003018:	2b02      	cmp	r3, #2
 800301a:	d009      	beq.n	8003030 <RCCEx_PLLSAI1_Config+0x74>
 800301c:	e020      	b.n	8003060 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800301e:	4b60      	ldr	r3, [pc, #384]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d11d      	bne.n	8003066 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800302e:	e01a      	b.n	8003066 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003030:	4b5b      	ldr	r3, [pc, #364]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003038:	2b00      	cmp	r3, #0
 800303a:	d116      	bne.n	800306a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003040:	e013      	b.n	800306a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003042:	4b57      	ldr	r3, [pc, #348]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d10f      	bne.n	800306e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800304e:	4b54      	ldr	r3, [pc, #336]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d109      	bne.n	800306e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800305e:	e006      	b.n	800306e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	73fb      	strb	r3, [r7, #15]
      break;
 8003064:	e004      	b.n	8003070 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003066:	bf00      	nop
 8003068:	e002      	b.n	8003070 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800306a:	bf00      	nop
 800306c:	e000      	b.n	8003070 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800306e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10d      	bne.n	8003092 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003076:	4b4a      	ldr	r3, [pc, #296]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6819      	ldr	r1, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	3b01      	subs	r3, #1
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	430b      	orrs	r3, r1
 800308c:	4944      	ldr	r1, [pc, #272]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800308e:	4313      	orrs	r3, r2
 8003090:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d17d      	bne.n	8003194 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003098:	4b41      	ldr	r3, [pc, #260]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a40      	ldr	r2, [pc, #256]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800309e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80030a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030a4:	f7fe fb54 	bl	8001750 <HAL_GetTick>
 80030a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030aa:	e009      	b.n	80030c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030ac:	f7fe fb50 	bl	8001750 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d902      	bls.n	80030c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	73fb      	strb	r3, [r7, #15]
        break;
 80030be:	e005      	b.n	80030cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030c0:	4b37      	ldr	r3, [pc, #220]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1ef      	bne.n	80030ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d160      	bne.n	8003194 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d111      	bne.n	80030fc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030d8:	4b31      	ldr	r3, [pc, #196]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80030e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	6892      	ldr	r2, [r2, #8]
 80030e8:	0211      	lsls	r1, r2, #8
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	68d2      	ldr	r2, [r2, #12]
 80030ee:	0912      	lsrs	r2, r2, #4
 80030f0:	0452      	lsls	r2, r2, #17
 80030f2:	430a      	orrs	r2, r1
 80030f4:	492a      	ldr	r1, [pc, #168]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	610b      	str	r3, [r1, #16]
 80030fa:	e027      	b.n	800314c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d112      	bne.n	8003128 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003102:	4b27      	ldr	r3, [pc, #156]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800310a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6892      	ldr	r2, [r2, #8]
 8003112:	0211      	lsls	r1, r2, #8
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6912      	ldr	r2, [r2, #16]
 8003118:	0852      	lsrs	r2, r2, #1
 800311a:	3a01      	subs	r2, #1
 800311c:	0552      	lsls	r2, r2, #21
 800311e:	430a      	orrs	r2, r1
 8003120:	491f      	ldr	r1, [pc, #124]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003122:	4313      	orrs	r3, r2
 8003124:	610b      	str	r3, [r1, #16]
 8003126:	e011      	b.n	800314c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003128:	4b1d      	ldr	r3, [pc, #116]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003130:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6892      	ldr	r2, [r2, #8]
 8003138:	0211      	lsls	r1, r2, #8
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	6952      	ldr	r2, [r2, #20]
 800313e:	0852      	lsrs	r2, r2, #1
 8003140:	3a01      	subs	r2, #1
 8003142:	0652      	lsls	r2, r2, #25
 8003144:	430a      	orrs	r2, r1
 8003146:	4916      	ldr	r1, [pc, #88]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003148:	4313      	orrs	r3, r2
 800314a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800314c:	4b14      	ldr	r3, [pc, #80]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a13      	ldr	r2, [pc, #76]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003152:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003156:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003158:	f7fe fafa 	bl	8001750 <HAL_GetTick>
 800315c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800315e:	e009      	b.n	8003174 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003160:	f7fe faf6 	bl	8001750 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	2b02      	cmp	r3, #2
 800316c:	d902      	bls.n	8003174 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	73fb      	strb	r3, [r7, #15]
          break;
 8003172:	e005      	b.n	8003180 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003174:	4b0a      	ldr	r3, [pc, #40]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d0ef      	beq.n	8003160 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003180:	7bfb      	ldrb	r3, [r7, #15]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d106      	bne.n	8003194 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003186:	4b06      	ldr	r3, [pc, #24]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003188:	691a      	ldr	r2, [r3, #16]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	4904      	ldr	r1, [pc, #16]	; (80031a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003190:	4313      	orrs	r3, r2
 8003192:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003194:	7bfb      	ldrb	r3, [r7, #15]
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	40021000 	.word	0x40021000

080031a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031ae:	2300      	movs	r3, #0
 80031b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031b2:	4b6a      	ldr	r3, [pc, #424]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	f003 0303 	and.w	r3, r3, #3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d018      	beq.n	80031f0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80031be:	4b67      	ldr	r3, [pc, #412]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	f003 0203 	and.w	r2, r3, #3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d10d      	bne.n	80031ea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
       ||
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d009      	beq.n	80031ea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80031d6:	4b61      	ldr	r3, [pc, #388]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	091b      	lsrs	r3, r3, #4
 80031dc:	f003 0307 	and.w	r3, r3, #7
 80031e0:	1c5a      	adds	r2, r3, #1
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
       ||
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d047      	beq.n	800327a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	73fb      	strb	r3, [r7, #15]
 80031ee:	e044      	b.n	800327a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2b03      	cmp	r3, #3
 80031f6:	d018      	beq.n	800322a <RCCEx_PLLSAI2_Config+0x86>
 80031f8:	2b03      	cmp	r3, #3
 80031fa:	d825      	bhi.n	8003248 <RCCEx_PLLSAI2_Config+0xa4>
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d002      	beq.n	8003206 <RCCEx_PLLSAI2_Config+0x62>
 8003200:	2b02      	cmp	r3, #2
 8003202:	d009      	beq.n	8003218 <RCCEx_PLLSAI2_Config+0x74>
 8003204:	e020      	b.n	8003248 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003206:	4b55      	ldr	r3, [pc, #340]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d11d      	bne.n	800324e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003216:	e01a      	b.n	800324e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003218:	4b50      	ldr	r3, [pc, #320]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003220:	2b00      	cmp	r3, #0
 8003222:	d116      	bne.n	8003252 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003228:	e013      	b.n	8003252 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800322a:	4b4c      	ldr	r3, [pc, #304]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10f      	bne.n	8003256 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003236:	4b49      	ldr	r3, [pc, #292]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d109      	bne.n	8003256 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003246:	e006      	b.n	8003256 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	73fb      	strb	r3, [r7, #15]
      break;
 800324c:	e004      	b.n	8003258 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800324e:	bf00      	nop
 8003250:	e002      	b.n	8003258 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003252:	bf00      	nop
 8003254:	e000      	b.n	8003258 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003256:	bf00      	nop
    }

    if(status == HAL_OK)
 8003258:	7bfb      	ldrb	r3, [r7, #15]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10d      	bne.n	800327a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800325e:	4b3f      	ldr	r3, [pc, #252]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6819      	ldr	r1, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	3b01      	subs	r3, #1
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	430b      	orrs	r3, r1
 8003274:	4939      	ldr	r1, [pc, #228]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003276:	4313      	orrs	r3, r2
 8003278:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800327a:	7bfb      	ldrb	r3, [r7, #15]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d167      	bne.n	8003350 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003280:	4b36      	ldr	r3, [pc, #216]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a35      	ldr	r2, [pc, #212]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003286:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800328a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800328c:	f7fe fa60 	bl	8001750 <HAL_GetTick>
 8003290:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003292:	e009      	b.n	80032a8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003294:	f7fe fa5c 	bl	8001750 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d902      	bls.n	80032a8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	73fb      	strb	r3, [r7, #15]
        break;
 80032a6:	e005      	b.n	80032b4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032a8:	4b2c      	ldr	r3, [pc, #176]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1ef      	bne.n	8003294 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80032b4:	7bfb      	ldrb	r3, [r7, #15]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d14a      	bne.n	8003350 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d111      	bne.n	80032e4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032c0:	4b26      	ldr	r3, [pc, #152]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80032c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6892      	ldr	r2, [r2, #8]
 80032d0:	0211      	lsls	r1, r2, #8
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	68d2      	ldr	r2, [r2, #12]
 80032d6:	0912      	lsrs	r2, r2, #4
 80032d8:	0452      	lsls	r2, r2, #17
 80032da:	430a      	orrs	r2, r1
 80032dc:	491f      	ldr	r1, [pc, #124]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	614b      	str	r3, [r1, #20]
 80032e2:	e011      	b.n	8003308 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032e4:	4b1d      	ldr	r3, [pc, #116]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80032ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6892      	ldr	r2, [r2, #8]
 80032f4:	0211      	lsls	r1, r2, #8
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6912      	ldr	r2, [r2, #16]
 80032fa:	0852      	lsrs	r2, r2, #1
 80032fc:	3a01      	subs	r2, #1
 80032fe:	0652      	lsls	r2, r2, #25
 8003300:	430a      	orrs	r2, r1
 8003302:	4916      	ldr	r1, [pc, #88]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003304:	4313      	orrs	r3, r2
 8003306:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003308:	4b14      	ldr	r3, [pc, #80]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a13      	ldr	r2, [pc, #76]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 800330e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003312:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003314:	f7fe fa1c 	bl	8001750 <HAL_GetTick>
 8003318:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800331a:	e009      	b.n	8003330 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800331c:	f7fe fa18 	bl	8001750 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d902      	bls.n	8003330 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	73fb      	strb	r3, [r7, #15]
          break;
 800332e:	e005      	b.n	800333c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003330:	4b0a      	ldr	r3, [pc, #40]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d0ef      	beq.n	800331c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800333c:	7bfb      	ldrb	r3, [r7, #15]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d106      	bne.n	8003350 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003342:	4b06      	ldr	r3, [pc, #24]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003344:	695a      	ldr	r2, [r3, #20]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	4904      	ldr	r1, [pc, #16]	; (800335c <RCCEx_PLLSAI2_Config+0x1b8>)
 800334c:	4313      	orrs	r3, r2
 800334e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003350:	7bfb      	ldrb	r3, [r7, #15]
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	40021000 	.word	0x40021000

08003360 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e049      	b.n	8003406 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d106      	bne.n	800338c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f841 	bl	800340e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2202      	movs	r2, #2
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3304      	adds	r3, #4
 800339c:	4619      	mov	r1, r3
 800339e:	4610      	mov	r0, r2
 80033a0:	f000 f9f8 	bl	8003794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800340e:	b480      	push	{r7}
 8003410:	b083      	sub	sp, #12
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003416:	bf00      	nop
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
	...

08003424 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003424:	b480      	push	{r7}
 8003426:	b085      	sub	sp, #20
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b01      	cmp	r3, #1
 8003436:	d001      	beq.n	800343c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e04f      	b.n	80034dc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2202      	movs	r2, #2
 8003440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68da      	ldr	r2, [r3, #12]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a23      	ldr	r2, [pc, #140]	; (80034e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01d      	beq.n	800349a <HAL_TIM_Base_Start_IT+0x76>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003466:	d018      	beq.n	800349a <HAL_TIM_Base_Start_IT+0x76>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a1f      	ldr	r2, [pc, #124]	; (80034ec <HAL_TIM_Base_Start_IT+0xc8>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d013      	beq.n	800349a <HAL_TIM_Base_Start_IT+0x76>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a1e      	ldr	r2, [pc, #120]	; (80034f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d00e      	beq.n	800349a <HAL_TIM_Base_Start_IT+0x76>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a1c      	ldr	r2, [pc, #112]	; (80034f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d009      	beq.n	800349a <HAL_TIM_Base_Start_IT+0x76>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a1b      	ldr	r2, [pc, #108]	; (80034f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d004      	beq.n	800349a <HAL_TIM_Base_Start_IT+0x76>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a19      	ldr	r2, [pc, #100]	; (80034fc <HAL_TIM_Base_Start_IT+0xd8>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d115      	bne.n	80034c6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	4b17      	ldr	r3, [pc, #92]	; (8003500 <HAL_TIM_Base_Start_IT+0xdc>)
 80034a2:	4013      	ands	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2b06      	cmp	r3, #6
 80034aa:	d015      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0xb4>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034b2:	d011      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 0201 	orr.w	r2, r2, #1
 80034c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c4:	e008      	b.n	80034d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f042 0201 	orr.w	r2, r2, #1
 80034d4:	601a      	str	r2, [r3, #0]
 80034d6:	e000      	b.n	80034da <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3714      	adds	r7, #20
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr
 80034e8:	40012c00 	.word	0x40012c00
 80034ec:	40000400 	.word	0x40000400
 80034f0:	40000800 	.word	0x40000800
 80034f4:	40000c00 	.word	0x40000c00
 80034f8:	40013400 	.word	0x40013400
 80034fc:	40014000 	.word	0x40014000
 8003500:	00010007 	.word	0x00010007

08003504 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b02      	cmp	r3, #2
 8003518:	d122      	bne.n	8003560 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b02      	cmp	r3, #2
 8003526:	d11b      	bne.n	8003560 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f06f 0202 	mvn.w	r2, #2
 8003530:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2201      	movs	r2, #1
 8003536:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	f003 0303 	and.w	r3, r3, #3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 f905 	bl	8003756 <HAL_TIM_IC_CaptureCallback>
 800354c:	e005      	b.n	800355a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f8f7 	bl	8003742 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f908 	bl	800376a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	f003 0304 	and.w	r3, r3, #4
 800356a:	2b04      	cmp	r3, #4
 800356c:	d122      	bne.n	80035b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	f003 0304 	and.w	r3, r3, #4
 8003578:	2b04      	cmp	r3, #4
 800357a:	d11b      	bne.n	80035b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f06f 0204 	mvn.w	r2, #4
 8003584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2202      	movs	r2, #2
 800358a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 f8db 	bl	8003756 <HAL_TIM_IC_CaptureCallback>
 80035a0:	e005      	b.n	80035ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 f8cd 	bl	8003742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 f8de 	bl	800376a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	f003 0308 	and.w	r3, r3, #8
 80035be:	2b08      	cmp	r3, #8
 80035c0:	d122      	bne.n	8003608 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	f003 0308 	and.w	r3, r3, #8
 80035cc:	2b08      	cmp	r3, #8
 80035ce:	d11b      	bne.n	8003608 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f06f 0208 	mvn.w	r2, #8
 80035d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2204      	movs	r2, #4
 80035de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	f003 0303 	and.w	r3, r3, #3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f8b1 	bl	8003756 <HAL_TIM_IC_CaptureCallback>
 80035f4:	e005      	b.n	8003602 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f8a3 	bl	8003742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f8b4 	bl	800376a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	f003 0310 	and.w	r3, r3, #16
 8003612:	2b10      	cmp	r3, #16
 8003614:	d122      	bne.n	800365c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	f003 0310 	and.w	r3, r3, #16
 8003620:	2b10      	cmp	r3, #16
 8003622:	d11b      	bne.n	800365c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f06f 0210 	mvn.w	r2, #16
 800362c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2208      	movs	r2, #8
 8003632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 f887 	bl	8003756 <HAL_TIM_IC_CaptureCallback>
 8003648:	e005      	b.n	8003656 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f879 	bl	8003742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 f88a 	bl	800376a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b01      	cmp	r3, #1
 8003668:	d10e      	bne.n	8003688 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	f003 0301 	and.w	r3, r3, #1
 8003674:	2b01      	cmp	r3, #1
 8003676:	d107      	bne.n	8003688 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f06f 0201 	mvn.w	r2, #1
 8003680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f7fd fe16 	bl	80012b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003692:	2b80      	cmp	r3, #128	; 0x80
 8003694:	d10e      	bne.n	80036b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036a0:	2b80      	cmp	r3, #128	; 0x80
 80036a2:	d107      	bne.n	80036b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f914 	bl	80038dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036c2:	d10e      	bne.n	80036e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ce:	2b80      	cmp	r3, #128	; 0x80
 80036d0:	d107      	bne.n	80036e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80036da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f907 	bl	80038f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ec:	2b40      	cmp	r3, #64	; 0x40
 80036ee:	d10e      	bne.n	800370e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036fa:	2b40      	cmp	r3, #64	; 0x40
 80036fc:	d107      	bne.n	800370e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 f838 	bl	800377e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	f003 0320 	and.w	r3, r3, #32
 8003718:	2b20      	cmp	r3, #32
 800371a:	d10e      	bne.n	800373a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	f003 0320 	and.w	r3, r3, #32
 8003726:	2b20      	cmp	r3, #32
 8003728:	d107      	bne.n	800373a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f06f 0220 	mvn.w	r2, #32
 8003732:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f000 f8c7 	bl	80038c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800373a:	bf00      	nop
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr

08003756 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003756:	b480      	push	{r7}
 8003758:	b083      	sub	sp, #12
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800376a:	b480      	push	{r7}
 800376c:	b083      	sub	sp, #12
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003772:	bf00      	nop
 8003774:	370c      	adds	r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr

0800377e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800377e:	b480      	push	{r7}
 8003780:	b083      	sub	sp, #12
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
	...

08003794 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a40      	ldr	r2, [pc, #256]	; (80038a8 <TIM_Base_SetConfig+0x114>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d013      	beq.n	80037d4 <TIM_Base_SetConfig+0x40>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037b2:	d00f      	beq.n	80037d4 <TIM_Base_SetConfig+0x40>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a3d      	ldr	r2, [pc, #244]	; (80038ac <TIM_Base_SetConfig+0x118>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d00b      	beq.n	80037d4 <TIM_Base_SetConfig+0x40>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a3c      	ldr	r2, [pc, #240]	; (80038b0 <TIM_Base_SetConfig+0x11c>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d007      	beq.n	80037d4 <TIM_Base_SetConfig+0x40>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a3b      	ldr	r2, [pc, #236]	; (80038b4 <TIM_Base_SetConfig+0x120>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d003      	beq.n	80037d4 <TIM_Base_SetConfig+0x40>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a3a      	ldr	r2, [pc, #232]	; (80038b8 <TIM_Base_SetConfig+0x124>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d108      	bne.n	80037e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a2f      	ldr	r2, [pc, #188]	; (80038a8 <TIM_Base_SetConfig+0x114>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d01f      	beq.n	800382e <TIM_Base_SetConfig+0x9a>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037f4:	d01b      	beq.n	800382e <TIM_Base_SetConfig+0x9a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a2c      	ldr	r2, [pc, #176]	; (80038ac <TIM_Base_SetConfig+0x118>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d017      	beq.n	800382e <TIM_Base_SetConfig+0x9a>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a2b      	ldr	r2, [pc, #172]	; (80038b0 <TIM_Base_SetConfig+0x11c>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d013      	beq.n	800382e <TIM_Base_SetConfig+0x9a>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a2a      	ldr	r2, [pc, #168]	; (80038b4 <TIM_Base_SetConfig+0x120>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d00f      	beq.n	800382e <TIM_Base_SetConfig+0x9a>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a29      	ldr	r2, [pc, #164]	; (80038b8 <TIM_Base_SetConfig+0x124>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d00b      	beq.n	800382e <TIM_Base_SetConfig+0x9a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a28      	ldr	r2, [pc, #160]	; (80038bc <TIM_Base_SetConfig+0x128>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d007      	beq.n	800382e <TIM_Base_SetConfig+0x9a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a27      	ldr	r2, [pc, #156]	; (80038c0 <TIM_Base_SetConfig+0x12c>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d003      	beq.n	800382e <TIM_Base_SetConfig+0x9a>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a26      	ldr	r2, [pc, #152]	; (80038c4 <TIM_Base_SetConfig+0x130>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d108      	bne.n	8003840 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003834:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	4313      	orrs	r3, r2
 800383e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	4313      	orrs	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a10      	ldr	r2, [pc, #64]	; (80038a8 <TIM_Base_SetConfig+0x114>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d00f      	beq.n	800388c <TIM_Base_SetConfig+0xf8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a12      	ldr	r2, [pc, #72]	; (80038b8 <TIM_Base_SetConfig+0x124>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d00b      	beq.n	800388c <TIM_Base_SetConfig+0xf8>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a11      	ldr	r2, [pc, #68]	; (80038bc <TIM_Base_SetConfig+0x128>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d007      	beq.n	800388c <TIM_Base_SetConfig+0xf8>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a10      	ldr	r2, [pc, #64]	; (80038c0 <TIM_Base_SetConfig+0x12c>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d003      	beq.n	800388c <TIM_Base_SetConfig+0xf8>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a0f      	ldr	r2, [pc, #60]	; (80038c4 <TIM_Base_SetConfig+0x130>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d103      	bne.n	8003894 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	691a      	ldr	r2, [r3, #16]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	615a      	str	r2, [r3, #20]
}
 800389a:	bf00      	nop
 800389c:	3714      	adds	r7, #20
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	40012c00 	.word	0x40012c00
 80038ac:	40000400 	.word	0x40000400
 80038b0:	40000800 	.word	0x40000800
 80038b4:	40000c00 	.word	0x40000c00
 80038b8:	40013400 	.word	0x40013400
 80038bc:	40014000 	.word	0x40014000
 80038c0:	40014400 	.word	0x40014400
 80038c4:	40014800 	.word	0x40014800

080038c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e040      	b.n	8003998 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800391a:	2b00      	cmp	r3, #0
 800391c:	d106      	bne.n	800392c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7fd fd04 	bl	8001334 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2224      	movs	r2, #36	; 0x24
 8003930:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0201 	bic.w	r2, r2, #1
 8003940:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 f8c0 	bl	8003ac8 <UART_SetConfig>
 8003948:	4603      	mov	r3, r0
 800394a:	2b01      	cmp	r3, #1
 800394c:	d101      	bne.n	8003952 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e022      	b.n	8003998 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003956:	2b00      	cmp	r3, #0
 8003958:	d002      	beq.n	8003960 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 fb3e 	bl	8003fdc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800396e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800397e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f042 0201 	orr.w	r2, r2, #1
 800398e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 fbc5 	bl	8004120 <UART_CheckIdleState>
 8003996:	4603      	mov	r3, r0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3708      	adds	r7, #8
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08a      	sub	sp, #40	; 0x28
 80039a4:	af02      	add	r7, sp, #8
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	603b      	str	r3, [r7, #0]
 80039ac:	4613      	mov	r3, r2
 80039ae:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039b4:	2b20      	cmp	r3, #32
 80039b6:	f040 8082 	bne.w	8003abe <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d002      	beq.n	80039c6 <HAL_UART_Transmit+0x26>
 80039c0:	88fb      	ldrh	r3, [r7, #6]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e07a      	b.n	8003ac0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d101      	bne.n	80039d8 <HAL_UART_Transmit+0x38>
 80039d4:	2302      	movs	r3, #2
 80039d6:	e073      	b.n	8003ac0 <HAL_UART_Transmit+0x120>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2221      	movs	r2, #33	; 0x21
 80039ec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039ee:	f7fd feaf 	bl	8001750 <HAL_GetTick>
 80039f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	88fa      	ldrh	r2, [r7, #6]
 80039f8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	88fa      	ldrh	r2, [r7, #6]
 8003a00:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a0c:	d108      	bne.n	8003a20 <HAL_UART_Transmit+0x80>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d104      	bne.n	8003a20 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	61bb      	str	r3, [r7, #24]
 8003a1e:	e003      	b.n	8003a28 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a24:	2300      	movs	r3, #0
 8003a26:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003a30:	e02d      	b.n	8003a8e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	9300      	str	r3, [sp, #0]
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	2180      	movs	r1, #128	; 0x80
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f000 fbb8 	bl	80041b2 <UART_WaitOnFlagUntilTimeout>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d001      	beq.n	8003a4c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e039      	b.n	8003ac0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d10b      	bne.n	8003a6a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	881a      	ldrh	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a5e:	b292      	uxth	r2, r2
 8003a60:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	3302      	adds	r3, #2
 8003a66:	61bb      	str	r3, [r7, #24]
 8003a68:	e008      	b.n	8003a7c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	781a      	ldrb	r2, [r3, #0]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	b292      	uxth	r2, r2
 8003a74:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	3b01      	subs	r3, #1
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1cb      	bne.n	8003a32 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2140      	movs	r1, #64	; 0x40
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 fb84 	bl	80041b2 <UART_WaitOnFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e005      	b.n	8003ac0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003aba:	2300      	movs	r3, #0
 8003abc:	e000      	b.n	8003ac0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003abe:	2302      	movs	r3, #2
  }
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3720      	adds	r7, #32
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ac8:	b5b0      	push	{r4, r5, r7, lr}
 8003aca:	b088      	sub	sp, #32
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	431a      	orrs	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	69db      	ldr	r3, [r3, #28]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	4bad      	ldr	r3, [pc, #692]	; (8003da8 <UART_SetConfig+0x2e0>)
 8003af4:	4013      	ands	r3, r2
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	69f9      	ldr	r1, [r7, #28]
 8003afc:	430b      	orrs	r3, r1
 8003afe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68da      	ldr	r2, [r3, #12]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4aa2      	ldr	r2, [pc, #648]	; (8003dac <UART_SetConfig+0x2e4>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d004      	beq.n	8003b30 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	69fa      	ldr	r2, [r7, #28]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	69fa      	ldr	r2, [r7, #28]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a99      	ldr	r2, [pc, #612]	; (8003db0 <UART_SetConfig+0x2e8>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d121      	bne.n	8003b92 <UART_SetConfig+0xca>
 8003b4e:	4b99      	ldr	r3, [pc, #612]	; (8003db4 <UART_SetConfig+0x2ec>)
 8003b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b54:	f003 0303 	and.w	r3, r3, #3
 8003b58:	2b03      	cmp	r3, #3
 8003b5a:	d817      	bhi.n	8003b8c <UART_SetConfig+0xc4>
 8003b5c:	a201      	add	r2, pc, #4	; (adr r2, 8003b64 <UART_SetConfig+0x9c>)
 8003b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b62:	bf00      	nop
 8003b64:	08003b75 	.word	0x08003b75
 8003b68:	08003b81 	.word	0x08003b81
 8003b6c:	08003b7b 	.word	0x08003b7b
 8003b70:	08003b87 	.word	0x08003b87
 8003b74:	2301      	movs	r3, #1
 8003b76:	76fb      	strb	r3, [r7, #27]
 8003b78:	e0e7      	b.n	8003d4a <UART_SetConfig+0x282>
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	76fb      	strb	r3, [r7, #27]
 8003b7e:	e0e4      	b.n	8003d4a <UART_SetConfig+0x282>
 8003b80:	2304      	movs	r3, #4
 8003b82:	76fb      	strb	r3, [r7, #27]
 8003b84:	e0e1      	b.n	8003d4a <UART_SetConfig+0x282>
 8003b86:	2308      	movs	r3, #8
 8003b88:	76fb      	strb	r3, [r7, #27]
 8003b8a:	e0de      	b.n	8003d4a <UART_SetConfig+0x282>
 8003b8c:	2310      	movs	r3, #16
 8003b8e:	76fb      	strb	r3, [r7, #27]
 8003b90:	e0db      	b.n	8003d4a <UART_SetConfig+0x282>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a88      	ldr	r2, [pc, #544]	; (8003db8 <UART_SetConfig+0x2f0>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d132      	bne.n	8003c02 <UART_SetConfig+0x13a>
 8003b9c:	4b85      	ldr	r3, [pc, #532]	; (8003db4 <UART_SetConfig+0x2ec>)
 8003b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba2:	f003 030c 	and.w	r3, r3, #12
 8003ba6:	2b0c      	cmp	r3, #12
 8003ba8:	d828      	bhi.n	8003bfc <UART_SetConfig+0x134>
 8003baa:	a201      	add	r2, pc, #4	; (adr r2, 8003bb0 <UART_SetConfig+0xe8>)
 8003bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb0:	08003be5 	.word	0x08003be5
 8003bb4:	08003bfd 	.word	0x08003bfd
 8003bb8:	08003bfd 	.word	0x08003bfd
 8003bbc:	08003bfd 	.word	0x08003bfd
 8003bc0:	08003bf1 	.word	0x08003bf1
 8003bc4:	08003bfd 	.word	0x08003bfd
 8003bc8:	08003bfd 	.word	0x08003bfd
 8003bcc:	08003bfd 	.word	0x08003bfd
 8003bd0:	08003beb 	.word	0x08003beb
 8003bd4:	08003bfd 	.word	0x08003bfd
 8003bd8:	08003bfd 	.word	0x08003bfd
 8003bdc:	08003bfd 	.word	0x08003bfd
 8003be0:	08003bf7 	.word	0x08003bf7
 8003be4:	2300      	movs	r3, #0
 8003be6:	76fb      	strb	r3, [r7, #27]
 8003be8:	e0af      	b.n	8003d4a <UART_SetConfig+0x282>
 8003bea:	2302      	movs	r3, #2
 8003bec:	76fb      	strb	r3, [r7, #27]
 8003bee:	e0ac      	b.n	8003d4a <UART_SetConfig+0x282>
 8003bf0:	2304      	movs	r3, #4
 8003bf2:	76fb      	strb	r3, [r7, #27]
 8003bf4:	e0a9      	b.n	8003d4a <UART_SetConfig+0x282>
 8003bf6:	2308      	movs	r3, #8
 8003bf8:	76fb      	strb	r3, [r7, #27]
 8003bfa:	e0a6      	b.n	8003d4a <UART_SetConfig+0x282>
 8003bfc:	2310      	movs	r3, #16
 8003bfe:	76fb      	strb	r3, [r7, #27]
 8003c00:	e0a3      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a6d      	ldr	r2, [pc, #436]	; (8003dbc <UART_SetConfig+0x2f4>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d120      	bne.n	8003c4e <UART_SetConfig+0x186>
 8003c0c:	4b69      	ldr	r3, [pc, #420]	; (8003db4 <UART_SetConfig+0x2ec>)
 8003c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c12:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003c16:	2b30      	cmp	r3, #48	; 0x30
 8003c18:	d013      	beq.n	8003c42 <UART_SetConfig+0x17a>
 8003c1a:	2b30      	cmp	r3, #48	; 0x30
 8003c1c:	d814      	bhi.n	8003c48 <UART_SetConfig+0x180>
 8003c1e:	2b20      	cmp	r3, #32
 8003c20:	d009      	beq.n	8003c36 <UART_SetConfig+0x16e>
 8003c22:	2b20      	cmp	r3, #32
 8003c24:	d810      	bhi.n	8003c48 <UART_SetConfig+0x180>
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d002      	beq.n	8003c30 <UART_SetConfig+0x168>
 8003c2a:	2b10      	cmp	r3, #16
 8003c2c:	d006      	beq.n	8003c3c <UART_SetConfig+0x174>
 8003c2e:	e00b      	b.n	8003c48 <UART_SetConfig+0x180>
 8003c30:	2300      	movs	r3, #0
 8003c32:	76fb      	strb	r3, [r7, #27]
 8003c34:	e089      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c36:	2302      	movs	r3, #2
 8003c38:	76fb      	strb	r3, [r7, #27]
 8003c3a:	e086      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c3c:	2304      	movs	r3, #4
 8003c3e:	76fb      	strb	r3, [r7, #27]
 8003c40:	e083      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c42:	2308      	movs	r3, #8
 8003c44:	76fb      	strb	r3, [r7, #27]
 8003c46:	e080      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c48:	2310      	movs	r3, #16
 8003c4a:	76fb      	strb	r3, [r7, #27]
 8003c4c:	e07d      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a5b      	ldr	r2, [pc, #364]	; (8003dc0 <UART_SetConfig+0x2f8>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d120      	bne.n	8003c9a <UART_SetConfig+0x1d2>
 8003c58:	4b56      	ldr	r3, [pc, #344]	; (8003db4 <UART_SetConfig+0x2ec>)
 8003c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003c62:	2bc0      	cmp	r3, #192	; 0xc0
 8003c64:	d013      	beq.n	8003c8e <UART_SetConfig+0x1c6>
 8003c66:	2bc0      	cmp	r3, #192	; 0xc0
 8003c68:	d814      	bhi.n	8003c94 <UART_SetConfig+0x1cc>
 8003c6a:	2b80      	cmp	r3, #128	; 0x80
 8003c6c:	d009      	beq.n	8003c82 <UART_SetConfig+0x1ba>
 8003c6e:	2b80      	cmp	r3, #128	; 0x80
 8003c70:	d810      	bhi.n	8003c94 <UART_SetConfig+0x1cc>
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <UART_SetConfig+0x1b4>
 8003c76:	2b40      	cmp	r3, #64	; 0x40
 8003c78:	d006      	beq.n	8003c88 <UART_SetConfig+0x1c0>
 8003c7a:	e00b      	b.n	8003c94 <UART_SetConfig+0x1cc>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	76fb      	strb	r3, [r7, #27]
 8003c80:	e063      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c82:	2302      	movs	r3, #2
 8003c84:	76fb      	strb	r3, [r7, #27]
 8003c86:	e060      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c88:	2304      	movs	r3, #4
 8003c8a:	76fb      	strb	r3, [r7, #27]
 8003c8c:	e05d      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c8e:	2308      	movs	r3, #8
 8003c90:	76fb      	strb	r3, [r7, #27]
 8003c92:	e05a      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c94:	2310      	movs	r3, #16
 8003c96:	76fb      	strb	r3, [r7, #27]
 8003c98:	e057      	b.n	8003d4a <UART_SetConfig+0x282>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a49      	ldr	r2, [pc, #292]	; (8003dc4 <UART_SetConfig+0x2fc>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d125      	bne.n	8003cf0 <UART_SetConfig+0x228>
 8003ca4:	4b43      	ldr	r3, [pc, #268]	; (8003db4 <UART_SetConfig+0x2ec>)
 8003ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cb2:	d017      	beq.n	8003ce4 <UART_SetConfig+0x21c>
 8003cb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cb8:	d817      	bhi.n	8003cea <UART_SetConfig+0x222>
 8003cba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cbe:	d00b      	beq.n	8003cd8 <UART_SetConfig+0x210>
 8003cc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cc4:	d811      	bhi.n	8003cea <UART_SetConfig+0x222>
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <UART_SetConfig+0x20a>
 8003cca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cce:	d006      	beq.n	8003cde <UART_SetConfig+0x216>
 8003cd0:	e00b      	b.n	8003cea <UART_SetConfig+0x222>
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	76fb      	strb	r3, [r7, #27]
 8003cd6:	e038      	b.n	8003d4a <UART_SetConfig+0x282>
 8003cd8:	2302      	movs	r3, #2
 8003cda:	76fb      	strb	r3, [r7, #27]
 8003cdc:	e035      	b.n	8003d4a <UART_SetConfig+0x282>
 8003cde:	2304      	movs	r3, #4
 8003ce0:	76fb      	strb	r3, [r7, #27]
 8003ce2:	e032      	b.n	8003d4a <UART_SetConfig+0x282>
 8003ce4:	2308      	movs	r3, #8
 8003ce6:	76fb      	strb	r3, [r7, #27]
 8003ce8:	e02f      	b.n	8003d4a <UART_SetConfig+0x282>
 8003cea:	2310      	movs	r3, #16
 8003cec:	76fb      	strb	r3, [r7, #27]
 8003cee:	e02c      	b.n	8003d4a <UART_SetConfig+0x282>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a2d      	ldr	r2, [pc, #180]	; (8003dac <UART_SetConfig+0x2e4>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d125      	bne.n	8003d46 <UART_SetConfig+0x27e>
 8003cfa:	4b2e      	ldr	r3, [pc, #184]	; (8003db4 <UART_SetConfig+0x2ec>)
 8003cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d00:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d04:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d08:	d017      	beq.n	8003d3a <UART_SetConfig+0x272>
 8003d0a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d0e:	d817      	bhi.n	8003d40 <UART_SetConfig+0x278>
 8003d10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d14:	d00b      	beq.n	8003d2e <UART_SetConfig+0x266>
 8003d16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d1a:	d811      	bhi.n	8003d40 <UART_SetConfig+0x278>
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d003      	beq.n	8003d28 <UART_SetConfig+0x260>
 8003d20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d24:	d006      	beq.n	8003d34 <UART_SetConfig+0x26c>
 8003d26:	e00b      	b.n	8003d40 <UART_SetConfig+0x278>
 8003d28:	2300      	movs	r3, #0
 8003d2a:	76fb      	strb	r3, [r7, #27]
 8003d2c:	e00d      	b.n	8003d4a <UART_SetConfig+0x282>
 8003d2e:	2302      	movs	r3, #2
 8003d30:	76fb      	strb	r3, [r7, #27]
 8003d32:	e00a      	b.n	8003d4a <UART_SetConfig+0x282>
 8003d34:	2304      	movs	r3, #4
 8003d36:	76fb      	strb	r3, [r7, #27]
 8003d38:	e007      	b.n	8003d4a <UART_SetConfig+0x282>
 8003d3a:	2308      	movs	r3, #8
 8003d3c:	76fb      	strb	r3, [r7, #27]
 8003d3e:	e004      	b.n	8003d4a <UART_SetConfig+0x282>
 8003d40:	2310      	movs	r3, #16
 8003d42:	76fb      	strb	r3, [r7, #27]
 8003d44:	e001      	b.n	8003d4a <UART_SetConfig+0x282>
 8003d46:	2310      	movs	r3, #16
 8003d48:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a17      	ldr	r2, [pc, #92]	; (8003dac <UART_SetConfig+0x2e4>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	f040 8087 	bne.w	8003e64 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003d56:	7efb      	ldrb	r3, [r7, #27]
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d837      	bhi.n	8003dcc <UART_SetConfig+0x304>
 8003d5c:	a201      	add	r2, pc, #4	; (adr r2, 8003d64 <UART_SetConfig+0x29c>)
 8003d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d62:	bf00      	nop
 8003d64:	08003d89 	.word	0x08003d89
 8003d68:	08003dcd 	.word	0x08003dcd
 8003d6c:	08003d91 	.word	0x08003d91
 8003d70:	08003dcd 	.word	0x08003dcd
 8003d74:	08003d97 	.word	0x08003d97
 8003d78:	08003dcd 	.word	0x08003dcd
 8003d7c:	08003dcd 	.word	0x08003dcd
 8003d80:	08003dcd 	.word	0x08003dcd
 8003d84:	08003d9f 	.word	0x08003d9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d88:	f7fe fd70 	bl	800286c <HAL_RCC_GetPCLK1Freq>
 8003d8c:	6178      	str	r0, [r7, #20]
        break;
 8003d8e:	e022      	b.n	8003dd6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d90:	4b0d      	ldr	r3, [pc, #52]	; (8003dc8 <UART_SetConfig+0x300>)
 8003d92:	617b      	str	r3, [r7, #20]
        break;
 8003d94:	e01f      	b.n	8003dd6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d96:	f7fe fcd1 	bl	800273c <HAL_RCC_GetSysClockFreq>
 8003d9a:	6178      	str	r0, [r7, #20]
        break;
 8003d9c:	e01b      	b.n	8003dd6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003da2:	617b      	str	r3, [r7, #20]
        break;
 8003da4:	e017      	b.n	8003dd6 <UART_SetConfig+0x30e>
 8003da6:	bf00      	nop
 8003da8:	efff69f3 	.word	0xefff69f3
 8003dac:	40008000 	.word	0x40008000
 8003db0:	40013800 	.word	0x40013800
 8003db4:	40021000 	.word	0x40021000
 8003db8:	40004400 	.word	0x40004400
 8003dbc:	40004800 	.word	0x40004800
 8003dc0:	40004c00 	.word	0x40004c00
 8003dc4:	40005000 	.word	0x40005000
 8003dc8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	76bb      	strb	r3, [r7, #26]
        break;
 8003dd4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 80f1 	beq.w	8003fc0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685a      	ldr	r2, [r3, #4]
 8003de2:	4613      	mov	r3, r2
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	4413      	add	r3, r2
 8003de8:	697a      	ldr	r2, [r7, #20]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d305      	bcc.n	8003dfa <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003df4:	697a      	ldr	r2, [r7, #20]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d902      	bls.n	8003e00 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	76bb      	strb	r3, [r7, #26]
 8003dfe:	e0df      	b.n	8003fc0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f04f 0100 	mov.w	r1, #0
 8003e08:	f04f 0200 	mov.w	r2, #0
 8003e0c:	f04f 0300 	mov.w	r3, #0
 8003e10:	020b      	lsls	r3, r1, #8
 8003e12:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003e16:	0202      	lsls	r2, r0, #8
 8003e18:	6879      	ldr	r1, [r7, #4]
 8003e1a:	6849      	ldr	r1, [r1, #4]
 8003e1c:	0849      	lsrs	r1, r1, #1
 8003e1e:	4608      	mov	r0, r1
 8003e20:	f04f 0100 	mov.w	r1, #0
 8003e24:	1814      	adds	r4, r2, r0
 8003e26:	eb43 0501 	adc.w	r5, r3, r1
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	f04f 0300 	mov.w	r3, #0
 8003e34:	4620      	mov	r0, r4
 8003e36:	4629      	mov	r1, r5
 8003e38:	f7fc fefe 	bl	8000c38 <__aeabi_uldivmod>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	460b      	mov	r3, r1
 8003e40:	4613      	mov	r3, r2
 8003e42:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e4a:	d308      	bcc.n	8003e5e <UART_SetConfig+0x396>
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e52:	d204      	bcs.n	8003e5e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	60da      	str	r2, [r3, #12]
 8003e5c:	e0b0      	b.n	8003fc0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	76bb      	strb	r3, [r7, #26]
 8003e62:	e0ad      	b.n	8003fc0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	69db      	ldr	r3, [r3, #28]
 8003e68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e6c:	d15c      	bne.n	8003f28 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8003e6e:	7efb      	ldrb	r3, [r7, #27]
 8003e70:	2b08      	cmp	r3, #8
 8003e72:	d828      	bhi.n	8003ec6 <UART_SetConfig+0x3fe>
 8003e74:	a201      	add	r2, pc, #4	; (adr r2, 8003e7c <UART_SetConfig+0x3b4>)
 8003e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7a:	bf00      	nop
 8003e7c:	08003ea1 	.word	0x08003ea1
 8003e80:	08003ea9 	.word	0x08003ea9
 8003e84:	08003eb1 	.word	0x08003eb1
 8003e88:	08003ec7 	.word	0x08003ec7
 8003e8c:	08003eb7 	.word	0x08003eb7
 8003e90:	08003ec7 	.word	0x08003ec7
 8003e94:	08003ec7 	.word	0x08003ec7
 8003e98:	08003ec7 	.word	0x08003ec7
 8003e9c:	08003ebf 	.word	0x08003ebf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ea0:	f7fe fce4 	bl	800286c <HAL_RCC_GetPCLK1Freq>
 8003ea4:	6178      	str	r0, [r7, #20]
        break;
 8003ea6:	e013      	b.n	8003ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ea8:	f7fe fcf6 	bl	8002898 <HAL_RCC_GetPCLK2Freq>
 8003eac:	6178      	str	r0, [r7, #20]
        break;
 8003eae:	e00f      	b.n	8003ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003eb0:	4b49      	ldr	r3, [pc, #292]	; (8003fd8 <UART_SetConfig+0x510>)
 8003eb2:	617b      	str	r3, [r7, #20]
        break;
 8003eb4:	e00c      	b.n	8003ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eb6:	f7fe fc41 	bl	800273c <HAL_RCC_GetSysClockFreq>
 8003eba:	6178      	str	r0, [r7, #20]
        break;
 8003ebc:	e008      	b.n	8003ed0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ec2:	617b      	str	r3, [r7, #20]
        break;
 8003ec4:	e004      	b.n	8003ed0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	76bb      	strb	r3, [r7, #26]
        break;
 8003ece:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d074      	beq.n	8003fc0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	005a      	lsls	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	085b      	lsrs	r3, r3, #1
 8003ee0:	441a      	add	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	2b0f      	cmp	r3, #15
 8003ef2:	d916      	bls.n	8003f22 <UART_SetConfig+0x45a>
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003efa:	d212      	bcs.n	8003f22 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	f023 030f 	bic.w	r3, r3, #15
 8003f04:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	085b      	lsrs	r3, r3, #1
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	b29a      	uxth	r2, r3
 8003f12:	89fb      	ldrh	r3, [r7, #14]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	89fa      	ldrh	r2, [r7, #14]
 8003f1e:	60da      	str	r2, [r3, #12]
 8003f20:	e04e      	b.n	8003fc0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	76bb      	strb	r3, [r7, #26]
 8003f26:	e04b      	b.n	8003fc0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f28:	7efb      	ldrb	r3, [r7, #27]
 8003f2a:	2b08      	cmp	r3, #8
 8003f2c:	d827      	bhi.n	8003f7e <UART_SetConfig+0x4b6>
 8003f2e:	a201      	add	r2, pc, #4	; (adr r2, 8003f34 <UART_SetConfig+0x46c>)
 8003f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f34:	08003f59 	.word	0x08003f59
 8003f38:	08003f61 	.word	0x08003f61
 8003f3c:	08003f69 	.word	0x08003f69
 8003f40:	08003f7f 	.word	0x08003f7f
 8003f44:	08003f6f 	.word	0x08003f6f
 8003f48:	08003f7f 	.word	0x08003f7f
 8003f4c:	08003f7f 	.word	0x08003f7f
 8003f50:	08003f7f 	.word	0x08003f7f
 8003f54:	08003f77 	.word	0x08003f77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f58:	f7fe fc88 	bl	800286c <HAL_RCC_GetPCLK1Freq>
 8003f5c:	6178      	str	r0, [r7, #20]
        break;
 8003f5e:	e013      	b.n	8003f88 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f60:	f7fe fc9a 	bl	8002898 <HAL_RCC_GetPCLK2Freq>
 8003f64:	6178      	str	r0, [r7, #20]
        break;
 8003f66:	e00f      	b.n	8003f88 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f68:	4b1b      	ldr	r3, [pc, #108]	; (8003fd8 <UART_SetConfig+0x510>)
 8003f6a:	617b      	str	r3, [r7, #20]
        break;
 8003f6c:	e00c      	b.n	8003f88 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f6e:	f7fe fbe5 	bl	800273c <HAL_RCC_GetSysClockFreq>
 8003f72:	6178      	str	r0, [r7, #20]
        break;
 8003f74:	e008      	b.n	8003f88 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f7a:	617b      	str	r3, [r7, #20]
        break;
 8003f7c:	e004      	b.n	8003f88 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	76bb      	strb	r3, [r7, #26]
        break;
 8003f86:	bf00      	nop
    }

    if (pclk != 0U)
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d018      	beq.n	8003fc0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	085a      	lsrs	r2, r3, #1
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	441a      	add	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	2b0f      	cmp	r3, #15
 8003fa8:	d908      	bls.n	8003fbc <UART_SetConfig+0x4f4>
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fb0:	d204      	bcs.n	8003fbc <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	60da      	str	r2, [r3, #12]
 8003fba:	e001      	b.n	8003fc0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003fcc:	7ebb      	ldrb	r3, [r7, #26]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3720      	adds	r7, #32
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bdb0      	pop	{r4, r5, r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	00f42400 	.word	0x00f42400

08003fdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00a      	beq.n	8004006 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	430a      	orrs	r2, r1
 8004004:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00a      	beq.n	8004028 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	430a      	orrs	r2, r1
 8004026:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	f003 0304 	and.w	r3, r3, #4
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00a      	beq.n	800404a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	430a      	orrs	r2, r1
 8004048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404e:	f003 0308 	and.w	r3, r3, #8
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00a      	beq.n	800406c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004070:	f003 0310 	and.w	r3, r3, #16
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00a      	beq.n	800408e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004092:	f003 0320 	and.w	r3, r3, #32
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00a      	beq.n	80040b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d01a      	beq.n	80040f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040da:	d10a      	bne.n	80040f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	430a      	orrs	r2, r1
 80040f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00a      	beq.n	8004114 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	430a      	orrs	r2, r1
 8004112:	605a      	str	r2, [r3, #4]
  }
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af02      	add	r7, sp, #8
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004130:	f7fd fb0e 	bl	8001750 <HAL_GetTick>
 8004134:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0308 	and.w	r3, r3, #8
 8004140:	2b08      	cmp	r3, #8
 8004142:	d10e      	bne.n	8004162 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004144:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f82d 	bl	80041b2 <UART_WaitOnFlagUntilTimeout>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e023      	b.n	80041aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b04      	cmp	r3, #4
 800416e:	d10e      	bne.n	800418e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004170:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004174:	9300      	str	r3, [sp, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f817 	bl	80041b2 <UART_WaitOnFlagUntilTimeout>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e00d      	b.n	80041aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2220      	movs	r2, #32
 8004192:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2220      	movs	r2, #32
 8004198:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b084      	sub	sp, #16
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	60f8      	str	r0, [r7, #12]
 80041ba:	60b9      	str	r1, [r7, #8]
 80041bc:	603b      	str	r3, [r7, #0]
 80041be:	4613      	mov	r3, r2
 80041c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041c2:	e05e      	b.n	8004282 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ca:	d05a      	beq.n	8004282 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041cc:	f7fd fac0 	bl	8001750 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	69ba      	ldr	r2, [r7, #24]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d302      	bcc.n	80041e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d11b      	bne.n	800421a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80041f0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	689a      	ldr	r2, [r3, #8]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0201 	bic.w	r2, r2, #1
 8004200:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2220      	movs	r2, #32
 8004206:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2220      	movs	r2, #32
 800420c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e043      	b.n	80042a2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0304 	and.w	r3, r3, #4
 8004224:	2b00      	cmp	r3, #0
 8004226:	d02c      	beq.n	8004282 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	69db      	ldr	r3, [r3, #28]
 800422e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004232:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004236:	d124      	bne.n	8004282 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004240:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004250:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689a      	ldr	r2, [r3, #8]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f022 0201 	bic.w	r2, r2, #1
 8004260:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2220      	movs	r2, #32
 8004266:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2220      	movs	r2, #32
 800426c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2220      	movs	r2, #32
 8004272:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e00f      	b.n	80042a2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	69da      	ldr	r2, [r3, #28]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	4013      	ands	r3, r2
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	429a      	cmp	r2, r3
 8004290:	bf0c      	ite	eq
 8004292:	2301      	moveq	r3, #1
 8004294:	2300      	movne	r3, #0
 8004296:	b2db      	uxtb	r3, r3
 8004298:	461a      	mov	r2, r3
 800429a:	79fb      	ldrb	r3, [r7, #7]
 800429c:	429a      	cmp	r2, r3
 800429e:	d091      	beq.n	80041c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
	...

080042ac <__NVIC_SetPriority>:
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	6039      	str	r1, [r7, #0]
 80042b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	db0a      	blt.n	80042d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	490c      	ldr	r1, [pc, #48]	; (80042f8 <__NVIC_SetPriority+0x4c>)
 80042c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ca:	0112      	lsls	r2, r2, #4
 80042cc:	b2d2      	uxtb	r2, r2
 80042ce:	440b      	add	r3, r1
 80042d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80042d4:	e00a      	b.n	80042ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	b2da      	uxtb	r2, r3
 80042da:	4908      	ldr	r1, [pc, #32]	; (80042fc <__NVIC_SetPriority+0x50>)
 80042dc:	79fb      	ldrb	r3, [r7, #7]
 80042de:	f003 030f 	and.w	r3, r3, #15
 80042e2:	3b04      	subs	r3, #4
 80042e4:	0112      	lsls	r2, r2, #4
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	440b      	add	r3, r1
 80042ea:	761a      	strb	r2, [r3, #24]
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	e000e100 	.word	0xe000e100
 80042fc:	e000ed00 	.word	0xe000ed00

08004300 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004304:	4b05      	ldr	r3, [pc, #20]	; (800431c <SysTick_Handler+0x1c>)
 8004306:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004308:	f001 fcfe 	bl	8005d08 <xTaskGetSchedulerState>
 800430c:	4603      	mov	r3, r0
 800430e:	2b01      	cmp	r3, #1
 8004310:	d001      	beq.n	8004316 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004312:	f002 fae9 	bl	80068e8 <xPortSysTickHandler>
  }
}
 8004316:	bf00      	nop
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	e000e010 	.word	0xe000e010

08004320 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004324:	2100      	movs	r1, #0
 8004326:	f06f 0004 	mvn.w	r0, #4
 800432a:	f7ff ffbf 	bl	80042ac <__NVIC_SetPriority>
#endif
}
 800432e:	bf00      	nop
 8004330:	bd80      	pop	{r7, pc}
	...

08004334 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800433a:	f3ef 8305 	mrs	r3, IPSR
 800433e:	603b      	str	r3, [r7, #0]
  return(result);
 8004340:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004346:	f06f 0305 	mvn.w	r3, #5
 800434a:	607b      	str	r3, [r7, #4]
 800434c:	e00c      	b.n	8004368 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800434e:	4b0a      	ldr	r3, [pc, #40]	; (8004378 <osKernelInitialize+0x44>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d105      	bne.n	8004362 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004356:	4b08      	ldr	r3, [pc, #32]	; (8004378 <osKernelInitialize+0x44>)
 8004358:	2201      	movs	r2, #1
 800435a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800435c:	2300      	movs	r3, #0
 800435e:	607b      	str	r3, [r7, #4]
 8004360:	e002      	b.n	8004368 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004362:	f04f 33ff 	mov.w	r3, #4294967295
 8004366:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004368:	687b      	ldr	r3, [r7, #4]
}
 800436a:	4618      	mov	r0, r3
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	20000204 	.word	0x20000204

0800437c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004382:	f3ef 8305 	mrs	r3, IPSR
 8004386:	603b      	str	r3, [r7, #0]
  return(result);
 8004388:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800438a:	2b00      	cmp	r3, #0
 800438c:	d003      	beq.n	8004396 <osKernelStart+0x1a>
    stat = osErrorISR;
 800438e:	f06f 0305 	mvn.w	r3, #5
 8004392:	607b      	str	r3, [r7, #4]
 8004394:	e010      	b.n	80043b8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004396:	4b0b      	ldr	r3, [pc, #44]	; (80043c4 <osKernelStart+0x48>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d109      	bne.n	80043b2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800439e:	f7ff ffbf 	bl	8004320 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80043a2:	4b08      	ldr	r3, [pc, #32]	; (80043c4 <osKernelStart+0x48>)
 80043a4:	2202      	movs	r2, #2
 80043a6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80043a8:	f001 f866 	bl	8005478 <vTaskStartScheduler>
      stat = osOK;
 80043ac:	2300      	movs	r3, #0
 80043ae:	607b      	str	r3, [r7, #4]
 80043b0:	e002      	b.n	80043b8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80043b2:	f04f 33ff 	mov.w	r3, #4294967295
 80043b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043b8:	687b      	ldr	r3, [r7, #4]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	20000204 	.word	0x20000204

080043c8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b08e      	sub	sp, #56	; 0x38
 80043cc:	af04      	add	r7, sp, #16
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80043d4:	2300      	movs	r3, #0
 80043d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043d8:	f3ef 8305 	mrs	r3, IPSR
 80043dc:	617b      	str	r3, [r7, #20]
  return(result);
 80043de:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d17e      	bne.n	80044e2 <osThreadNew+0x11a>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d07b      	beq.n	80044e2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80043ea:	2380      	movs	r3, #128	; 0x80
 80043ec:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80043ee:	2318      	movs	r3, #24
 80043f0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80043f2:	2300      	movs	r3, #0
 80043f4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80043f6:	f04f 33ff 	mov.w	r3, #4294967295
 80043fa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d045      	beq.n	800448e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d002      	beq.n	8004410 <osThreadNew+0x48>
        name = attr->name;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d002      	beq.n	800441e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d008      	beq.n	8004436 <osThreadNew+0x6e>
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	2b38      	cmp	r3, #56	; 0x38
 8004428:	d805      	bhi.n	8004436 <osThreadNew+0x6e>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <osThreadNew+0x72>
        return (NULL);
 8004436:	2300      	movs	r3, #0
 8004438:	e054      	b.n	80044e4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d003      	beq.n	800444a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	089b      	lsrs	r3, r3, #2
 8004448:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00e      	beq.n	8004470 <osThreadNew+0xa8>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	2b5b      	cmp	r3, #91	; 0x5b
 8004458:	d90a      	bls.n	8004470 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800445e:	2b00      	cmp	r3, #0
 8004460:	d006      	beq.n	8004470 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d002      	beq.n	8004470 <osThreadNew+0xa8>
        mem = 1;
 800446a:	2301      	movs	r3, #1
 800446c:	61bb      	str	r3, [r7, #24]
 800446e:	e010      	b.n	8004492 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d10c      	bne.n	8004492 <osThreadNew+0xca>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d108      	bne.n	8004492 <osThreadNew+0xca>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d104      	bne.n	8004492 <osThreadNew+0xca>
          mem = 0;
 8004488:	2300      	movs	r3, #0
 800448a:	61bb      	str	r3, [r7, #24]
 800448c:	e001      	b.n	8004492 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800448e:	2300      	movs	r3, #0
 8004490:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	2b01      	cmp	r3, #1
 8004496:	d110      	bne.n	80044ba <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044a0:	9202      	str	r2, [sp, #8]
 80044a2:	9301      	str	r3, [sp, #4]
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	6a3a      	ldr	r2, [r7, #32]
 80044ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 fe0c 	bl	80050cc <xTaskCreateStatic>
 80044b4:	4603      	mov	r3, r0
 80044b6:	613b      	str	r3, [r7, #16]
 80044b8:	e013      	b.n	80044e2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d110      	bne.n	80044e2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80044c0:	6a3b      	ldr	r3, [r7, #32]
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	f107 0310 	add.w	r3, r7, #16
 80044c8:	9301      	str	r3, [sp, #4]
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	9300      	str	r3, [sp, #0]
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 fe57 	bl	8005186 <xTaskCreate>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d001      	beq.n	80044e2 <osThreadNew+0x11a>
            hTask = NULL;
 80044de:	2300      	movs	r3, #0
 80044e0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80044e2:	693b      	ldr	r3, [r7, #16]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3728      	adds	r7, #40	; 0x28
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044f4:	f3ef 8305 	mrs	r3, IPSR
 80044f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80044fa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d003      	beq.n	8004508 <osDelay+0x1c>
    stat = osErrorISR;
 8004500:	f06f 0305 	mvn.w	r3, #5
 8004504:	60fb      	str	r3, [r7, #12]
 8004506:	e007      	b.n	8004518 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004508:	2300      	movs	r3, #0
 800450a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d002      	beq.n	8004518 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 ff7c 	bl	8005410 <vTaskDelay>
    }
  }

  return (stat);
 8004518:	68fb      	ldr	r3, [r7, #12]
}
 800451a:	4618      	mov	r0, r3
 800451c:	3710      	adds	r7, #16
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
	...

08004524 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004524:	b480      	push	{r7}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4a07      	ldr	r2, [pc, #28]	; (8004550 <vApplicationGetIdleTaskMemory+0x2c>)
 8004534:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	4a06      	ldr	r2, [pc, #24]	; (8004554 <vApplicationGetIdleTaskMemory+0x30>)
 800453a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2280      	movs	r2, #128	; 0x80
 8004540:	601a      	str	r2, [r3, #0]
}
 8004542:	bf00      	nop
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	20000208 	.word	0x20000208
 8004554:	20000264 	.word	0x20000264

08004558 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	4a07      	ldr	r2, [pc, #28]	; (8004584 <vApplicationGetTimerTaskMemory+0x2c>)
 8004568:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	4a06      	ldr	r2, [pc, #24]	; (8004588 <vApplicationGetTimerTaskMemory+0x30>)
 800456e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004576:	601a      	str	r2, [r3, #0]
}
 8004578:	bf00      	nop
 800457a:	3714      	adds	r7, #20
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr
 8004584:	20000464 	.word	0x20000464
 8004588:	200004c0 	.word	0x200004c0

0800458c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f103 0208 	add.w	r2, r3, #8
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f04f 32ff 	mov.w	r2, #4294967295
 80045a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f103 0208 	add.w	r2, r3, #8
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f103 0208 	add.w	r2, r3, #8
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045e6:	b480      	push	{r7}
 80045e8:	b085      	sub	sp, #20
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
 80045ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	68fa      	ldr	r2, [r7, #12]
 80045fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	683a      	ldr	r2, [r7, #0]
 8004610:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	1c5a      	adds	r2, r3, #1
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	601a      	str	r2, [r3, #0]
}
 8004622:	bf00      	nop
 8004624:	3714      	adds	r7, #20
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr

0800462e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800462e:	b480      	push	{r7}
 8004630:	b085      	sub	sp, #20
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004644:	d103      	bne.n	800464e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	60fb      	str	r3, [r7, #12]
 800464c:	e00c      	b.n	8004668 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	3308      	adds	r3, #8
 8004652:	60fb      	str	r3, [r7, #12]
 8004654:	e002      	b.n	800465c <vListInsert+0x2e>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	60fb      	str	r3, [r7, #12]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68ba      	ldr	r2, [r7, #8]
 8004664:	429a      	cmp	r2, r3
 8004666:	d2f6      	bcs.n	8004656 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	685a      	ldr	r2, [r3, #4]
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	683a      	ldr	r2, [r7, #0]
 8004676:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	601a      	str	r2, [r3, #0]
}
 8004694:	bf00      	nop
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	6892      	ldr	r2, [r2, #8]
 80046b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	6852      	ldr	r2, [r2, #4]
 80046c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d103      	bne.n	80046d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	1e5a      	subs	r2, r3, #1
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10a      	bne.n	800471e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800470c:	f383 8811 	msr	BASEPRI, r3
 8004710:	f3bf 8f6f 	isb	sy
 8004714:	f3bf 8f4f 	dsb	sy
 8004718:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800471a:	bf00      	nop
 800471c:	e7fe      	b.n	800471c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800471e:	f002 f851 	bl	80067c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800472a:	68f9      	ldr	r1, [r7, #12]
 800472c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800472e:	fb01 f303 	mul.w	r3, r1, r3
 8004732:	441a      	add	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800474e:	3b01      	subs	r3, #1
 8004750:	68f9      	ldr	r1, [r7, #12]
 8004752:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004754:	fb01 f303 	mul.w	r3, r1, r3
 8004758:	441a      	add	r2, r3
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	22ff      	movs	r2, #255	; 0xff
 8004762:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	22ff      	movs	r2, #255	; 0xff
 800476a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d114      	bne.n	800479e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d01a      	beq.n	80047b2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	3310      	adds	r3, #16
 8004780:	4618      	mov	r0, r3
 8004782:	f001 f903 	bl	800598c <xTaskRemoveFromEventList>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d012      	beq.n	80047b2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800478c:	4b0c      	ldr	r3, [pc, #48]	; (80047c0 <xQueueGenericReset+0xcc>)
 800478e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004792:	601a      	str	r2, [r3, #0]
 8004794:	f3bf 8f4f 	dsb	sy
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	e009      	b.n	80047b2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	3310      	adds	r3, #16
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7ff fef2 	bl	800458c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	3324      	adds	r3, #36	; 0x24
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff feed 	bl	800458c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80047b2:	f002 f837 	bl	8006824 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80047b6:	2301      	movs	r3, #1
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	e000ed04 	.word	0xe000ed04

080047c4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b08e      	sub	sp, #56	; 0x38
 80047c8:	af02      	add	r7, sp, #8
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
 80047d0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10a      	bne.n	80047ee <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80047d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047dc:	f383 8811 	msr	BASEPRI, r3
 80047e0:	f3bf 8f6f 	isb	sy
 80047e4:	f3bf 8f4f 	dsb	sy
 80047e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80047ea:	bf00      	nop
 80047ec:	e7fe      	b.n	80047ec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10a      	bne.n	800480a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80047f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004806:	bf00      	nop
 8004808:	e7fe      	b.n	8004808 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d002      	beq.n	8004816 <xQueueGenericCreateStatic+0x52>
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d001      	beq.n	800481a <xQueueGenericCreateStatic+0x56>
 8004816:	2301      	movs	r3, #1
 8004818:	e000      	b.n	800481c <xQueueGenericCreateStatic+0x58>
 800481a:	2300      	movs	r3, #0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10a      	bne.n	8004836 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004824:	f383 8811 	msr	BASEPRI, r3
 8004828:	f3bf 8f6f 	isb	sy
 800482c:	f3bf 8f4f 	dsb	sy
 8004830:	623b      	str	r3, [r7, #32]
}
 8004832:	bf00      	nop
 8004834:	e7fe      	b.n	8004834 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d102      	bne.n	8004842 <xQueueGenericCreateStatic+0x7e>
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d101      	bne.n	8004846 <xQueueGenericCreateStatic+0x82>
 8004842:	2301      	movs	r3, #1
 8004844:	e000      	b.n	8004848 <xQueueGenericCreateStatic+0x84>
 8004846:	2300      	movs	r3, #0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d10a      	bne.n	8004862 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800484c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004850:	f383 8811 	msr	BASEPRI, r3
 8004854:	f3bf 8f6f 	isb	sy
 8004858:	f3bf 8f4f 	dsb	sy
 800485c:	61fb      	str	r3, [r7, #28]
}
 800485e:	bf00      	nop
 8004860:	e7fe      	b.n	8004860 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004862:	2350      	movs	r3, #80	; 0x50
 8004864:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	2b50      	cmp	r3, #80	; 0x50
 800486a:	d00a      	beq.n	8004882 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800486c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004870:	f383 8811 	msr	BASEPRI, r3
 8004874:	f3bf 8f6f 	isb	sy
 8004878:	f3bf 8f4f 	dsb	sy
 800487c:	61bb      	str	r3, [r7, #24]
}
 800487e:	bf00      	nop
 8004880:	e7fe      	b.n	8004880 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004882:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00d      	beq.n	80048aa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800488e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004890:	2201      	movs	r2, #1
 8004892:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004896:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800489a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800489c:	9300      	str	r3, [sp, #0]
 800489e:	4613      	mov	r3, r2
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	68b9      	ldr	r1, [r7, #8]
 80048a4:	68f8      	ldr	r0, [r7, #12]
 80048a6:	f000 f805 	bl	80048b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80048aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3730      	adds	r7, #48	; 0x30
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
 80048c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d103      	bne.n	80048d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	69ba      	ldr	r2, [r7, #24]
 80048cc:	601a      	str	r2, [r3, #0]
 80048ce:	e002      	b.n	80048d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048e2:	2101      	movs	r1, #1
 80048e4:	69b8      	ldr	r0, [r7, #24]
 80048e6:	f7ff ff05 	bl	80046f4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	78fa      	ldrb	r2, [r7, #3]
 80048ee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80048f2:	bf00      	nop
 80048f4:	3710      	adds	r7, #16
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
	...

080048fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b08e      	sub	sp, #56	; 0x38
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
 8004908:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800490a:	2300      	movs	r3, #0
 800490c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10a      	bne.n	800492e <xQueueGenericSend+0x32>
	__asm volatile
 8004918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491c:	f383 8811 	msr	BASEPRI, r3
 8004920:	f3bf 8f6f 	isb	sy
 8004924:	f3bf 8f4f 	dsb	sy
 8004928:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800492a:	bf00      	nop
 800492c:	e7fe      	b.n	800492c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d103      	bne.n	800493c <xQueueGenericSend+0x40>
 8004934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <xQueueGenericSend+0x44>
 800493c:	2301      	movs	r3, #1
 800493e:	e000      	b.n	8004942 <xQueueGenericSend+0x46>
 8004940:	2300      	movs	r3, #0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d10a      	bne.n	800495c <xQueueGenericSend+0x60>
	__asm volatile
 8004946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494a:	f383 8811 	msr	BASEPRI, r3
 800494e:	f3bf 8f6f 	isb	sy
 8004952:	f3bf 8f4f 	dsb	sy
 8004956:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004958:	bf00      	nop
 800495a:	e7fe      	b.n	800495a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	2b02      	cmp	r3, #2
 8004960:	d103      	bne.n	800496a <xQueueGenericSend+0x6e>
 8004962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004966:	2b01      	cmp	r3, #1
 8004968:	d101      	bne.n	800496e <xQueueGenericSend+0x72>
 800496a:	2301      	movs	r3, #1
 800496c:	e000      	b.n	8004970 <xQueueGenericSend+0x74>
 800496e:	2300      	movs	r3, #0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10a      	bne.n	800498a <xQueueGenericSend+0x8e>
	__asm volatile
 8004974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004978:	f383 8811 	msr	BASEPRI, r3
 800497c:	f3bf 8f6f 	isb	sy
 8004980:	f3bf 8f4f 	dsb	sy
 8004984:	623b      	str	r3, [r7, #32]
}
 8004986:	bf00      	nop
 8004988:	e7fe      	b.n	8004988 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800498a:	f001 f9bd 	bl	8005d08 <xTaskGetSchedulerState>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d102      	bne.n	800499a <xQueueGenericSend+0x9e>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <xQueueGenericSend+0xa2>
 800499a:	2301      	movs	r3, #1
 800499c:	e000      	b.n	80049a0 <xQueueGenericSend+0xa4>
 800499e:	2300      	movs	r3, #0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d10a      	bne.n	80049ba <xQueueGenericSend+0xbe>
	__asm volatile
 80049a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a8:	f383 8811 	msr	BASEPRI, r3
 80049ac:	f3bf 8f6f 	isb	sy
 80049b0:	f3bf 8f4f 	dsb	sy
 80049b4:	61fb      	str	r3, [r7, #28]
}
 80049b6:	bf00      	nop
 80049b8:	e7fe      	b.n	80049b8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049ba:	f001 ff03 	bl	80067c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d302      	bcc.n	80049d0 <xQueueGenericSend+0xd4>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d129      	bne.n	8004a24 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	68b9      	ldr	r1, [r7, #8]
 80049d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049d6:	f000 fa0b 	bl	8004df0 <prvCopyDataToQueue>
 80049da:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d010      	beq.n	8004a06 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e6:	3324      	adds	r3, #36	; 0x24
 80049e8:	4618      	mov	r0, r3
 80049ea:	f000 ffcf 	bl	800598c <xTaskRemoveFromEventList>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d013      	beq.n	8004a1c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80049f4:	4b3f      	ldr	r3, [pc, #252]	; (8004af4 <xQueueGenericSend+0x1f8>)
 80049f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049fa:	601a      	str	r2, [r3, #0]
 80049fc:	f3bf 8f4f 	dsb	sy
 8004a00:	f3bf 8f6f 	isb	sy
 8004a04:	e00a      	b.n	8004a1c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d007      	beq.n	8004a1c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a0c:	4b39      	ldr	r3, [pc, #228]	; (8004af4 <xQueueGenericSend+0x1f8>)
 8004a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a12:	601a      	str	r2, [r3, #0]
 8004a14:	f3bf 8f4f 	dsb	sy
 8004a18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a1c:	f001 ff02 	bl	8006824 <vPortExitCritical>
				return pdPASS;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e063      	b.n	8004aec <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d103      	bne.n	8004a32 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a2a:	f001 fefb 	bl	8006824 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	e05c      	b.n	8004aec <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d106      	bne.n	8004a46 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a38:	f107 0314 	add.w	r3, r7, #20
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f001 f809 	bl	8005a54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a42:	2301      	movs	r3, #1
 8004a44:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a46:	f001 feed 	bl	8006824 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a4a:	f000 fd7b 	bl	8005544 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a4e:	f001 feb9 	bl	80067c4 <vPortEnterCritical>
 8004a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a58:	b25b      	sxtb	r3, r3
 8004a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a5e:	d103      	bne.n	8004a68 <xQueueGenericSend+0x16c>
 8004a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a6e:	b25b      	sxtb	r3, r3
 8004a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a74:	d103      	bne.n	8004a7e <xQueueGenericSend+0x182>
 8004a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a7e:	f001 fed1 	bl	8006824 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a82:	1d3a      	adds	r2, r7, #4
 8004a84:	f107 0314 	add.w	r3, r7, #20
 8004a88:	4611      	mov	r1, r2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 fff8 	bl	8005a80 <xTaskCheckForTimeOut>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d124      	bne.n	8004ae0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a98:	f000 faa2 	bl	8004fe0 <prvIsQueueFull>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d018      	beq.n	8004ad4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aa4:	3310      	adds	r3, #16
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	4611      	mov	r1, r2
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f000 ff1e 	bl	80058ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004ab0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ab2:	f000 fa2d 	bl	8004f10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004ab6:	f000 fd53 	bl	8005560 <xTaskResumeAll>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f47f af7c 	bne.w	80049ba <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004ac2:	4b0c      	ldr	r3, [pc, #48]	; (8004af4 <xQueueGenericSend+0x1f8>)
 8004ac4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	f3bf 8f4f 	dsb	sy
 8004ace:	f3bf 8f6f 	isb	sy
 8004ad2:	e772      	b.n	80049ba <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004ad4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ad6:	f000 fa1b 	bl	8004f10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ada:	f000 fd41 	bl	8005560 <xTaskResumeAll>
 8004ade:	e76c      	b.n	80049ba <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004ae0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ae2:	f000 fa15 	bl	8004f10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ae6:	f000 fd3b 	bl	8005560 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004aea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3738      	adds	r7, #56	; 0x38
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	e000ed04 	.word	0xe000ed04

08004af8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b090      	sub	sp, #64	; 0x40
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
 8004b04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10a      	bne.n	8004b26 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004b22:	bf00      	nop
 8004b24:	e7fe      	b.n	8004b24 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d103      	bne.n	8004b34 <xQueueGenericSendFromISR+0x3c>
 8004b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d101      	bne.n	8004b38 <xQueueGenericSendFromISR+0x40>
 8004b34:	2301      	movs	r3, #1
 8004b36:	e000      	b.n	8004b3a <xQueueGenericSendFromISR+0x42>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10a      	bne.n	8004b54 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004b50:	bf00      	nop
 8004b52:	e7fe      	b.n	8004b52 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d103      	bne.n	8004b62 <xQueueGenericSendFromISR+0x6a>
 8004b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d101      	bne.n	8004b66 <xQueueGenericSendFromISR+0x6e>
 8004b62:	2301      	movs	r3, #1
 8004b64:	e000      	b.n	8004b68 <xQueueGenericSendFromISR+0x70>
 8004b66:	2300      	movs	r3, #0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10a      	bne.n	8004b82 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b70:	f383 8811 	msr	BASEPRI, r3
 8004b74:	f3bf 8f6f 	isb	sy
 8004b78:	f3bf 8f4f 	dsb	sy
 8004b7c:	623b      	str	r3, [r7, #32]
}
 8004b7e:	bf00      	nop
 8004b80:	e7fe      	b.n	8004b80 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b82:	f001 ff01 	bl	8006988 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b86:	f3ef 8211 	mrs	r2, BASEPRI
 8004b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b8e:	f383 8811 	msr	BASEPRI, r3
 8004b92:	f3bf 8f6f 	isb	sy
 8004b96:	f3bf 8f4f 	dsb	sy
 8004b9a:	61fa      	str	r2, [r7, #28]
 8004b9c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b9e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ba0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d302      	bcc.n	8004bb4 <xQueueGenericSendFromISR+0xbc>
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d12f      	bne.n	8004c14 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004bc4:	683a      	ldr	r2, [r7, #0]
 8004bc6:	68b9      	ldr	r1, [r7, #8]
 8004bc8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004bca:	f000 f911 	bl	8004df0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004bce:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd6:	d112      	bne.n	8004bfe <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d016      	beq.n	8004c0e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be2:	3324      	adds	r3, #36	; 0x24
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 fed1 	bl	800598c <xTaskRemoveFromEventList>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00e      	beq.n	8004c0e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00b      	beq.n	8004c0e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	e007      	b.n	8004c0e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004bfe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c02:	3301      	adds	r3, #1
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	b25a      	sxtb	r2, r3
 8004c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004c12:	e001      	b.n	8004c18 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c14:	2300      	movs	r3, #0
 8004c16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c1a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c22:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3740      	adds	r7, #64	; 0x40
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
	...

08004c30 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b08c      	sub	sp, #48	; 0x30
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10a      	bne.n	8004c60 <xQueueReceive+0x30>
	__asm volatile
 8004c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4e:	f383 8811 	msr	BASEPRI, r3
 8004c52:	f3bf 8f6f 	isb	sy
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	623b      	str	r3, [r7, #32]
}
 8004c5c:	bf00      	nop
 8004c5e:	e7fe      	b.n	8004c5e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d103      	bne.n	8004c6e <xQueueReceive+0x3e>
 8004c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <xQueueReceive+0x42>
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e000      	b.n	8004c74 <xQueueReceive+0x44>
 8004c72:	2300      	movs	r3, #0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d10a      	bne.n	8004c8e <xQueueReceive+0x5e>
	__asm volatile
 8004c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7c:	f383 8811 	msr	BASEPRI, r3
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	61fb      	str	r3, [r7, #28]
}
 8004c8a:	bf00      	nop
 8004c8c:	e7fe      	b.n	8004c8c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c8e:	f001 f83b 	bl	8005d08 <xTaskGetSchedulerState>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d102      	bne.n	8004c9e <xQueueReceive+0x6e>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <xQueueReceive+0x72>
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e000      	b.n	8004ca4 <xQueueReceive+0x74>
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d10a      	bne.n	8004cbe <xQueueReceive+0x8e>
	__asm volatile
 8004ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cac:	f383 8811 	msr	BASEPRI, r3
 8004cb0:	f3bf 8f6f 	isb	sy
 8004cb4:	f3bf 8f4f 	dsb	sy
 8004cb8:	61bb      	str	r3, [r7, #24]
}
 8004cba:	bf00      	nop
 8004cbc:	e7fe      	b.n	8004cbc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004cbe:	f001 fd81 	bl	80067c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d01f      	beq.n	8004d0e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004cce:	68b9      	ldr	r1, [r7, #8]
 8004cd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cd2:	f000 f8f7 	bl	8004ec4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd8:	1e5a      	subs	r2, r3, #1
 8004cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cdc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00f      	beq.n	8004d06 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce8:	3310      	adds	r3, #16
 8004cea:	4618      	mov	r0, r3
 8004cec:	f000 fe4e 	bl	800598c <xTaskRemoveFromEventList>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d007      	beq.n	8004d06 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004cf6:	4b3d      	ldr	r3, [pc, #244]	; (8004dec <xQueueReceive+0x1bc>)
 8004cf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d06:	f001 fd8d 	bl	8006824 <vPortExitCritical>
				return pdPASS;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e069      	b.n	8004de2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d103      	bne.n	8004d1c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d14:	f001 fd86 	bl	8006824 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	e062      	b.n	8004de2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d106      	bne.n	8004d30 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d22:	f107 0310 	add.w	r3, r7, #16
 8004d26:	4618      	mov	r0, r3
 8004d28:	f000 fe94 	bl	8005a54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d30:	f001 fd78 	bl	8006824 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d34:	f000 fc06 	bl	8005544 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d38:	f001 fd44 	bl	80067c4 <vPortEnterCritical>
 8004d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d3e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d42:	b25b      	sxtb	r3, r3
 8004d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d48:	d103      	bne.n	8004d52 <xQueueReceive+0x122>
 8004d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d58:	b25b      	sxtb	r3, r3
 8004d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5e:	d103      	bne.n	8004d68 <xQueueReceive+0x138>
 8004d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d68:	f001 fd5c 	bl	8006824 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d6c:	1d3a      	adds	r2, r7, #4
 8004d6e:	f107 0310 	add.w	r3, r7, #16
 8004d72:	4611      	mov	r1, r2
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 fe83 	bl	8005a80 <xTaskCheckForTimeOut>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d123      	bne.n	8004dc8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d82:	f000 f917 	bl	8004fb4 <prvIsQueueEmpty>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d017      	beq.n	8004dbc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8e:	3324      	adds	r3, #36	; 0x24
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	4611      	mov	r1, r2
 8004d94:	4618      	mov	r0, r3
 8004d96:	f000 fda9 	bl	80058ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d9c:	f000 f8b8 	bl	8004f10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004da0:	f000 fbde 	bl	8005560 <xTaskResumeAll>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d189      	bne.n	8004cbe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004daa:	4b10      	ldr	r3, [pc, #64]	; (8004dec <xQueueReceive+0x1bc>)
 8004dac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004db0:	601a      	str	r2, [r3, #0]
 8004db2:	f3bf 8f4f 	dsb	sy
 8004db6:	f3bf 8f6f 	isb	sy
 8004dba:	e780      	b.n	8004cbe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004dbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dbe:	f000 f8a7 	bl	8004f10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004dc2:	f000 fbcd 	bl	8005560 <xTaskResumeAll>
 8004dc6:	e77a      	b.n	8004cbe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004dc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dca:	f000 f8a1 	bl	8004f10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004dce:	f000 fbc7 	bl	8005560 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dd4:	f000 f8ee 	bl	8004fb4 <prvIsQueueEmpty>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	f43f af6f 	beq.w	8004cbe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004de0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3730      	adds	r7, #48	; 0x30
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	e000ed04 	.word	0xe000ed04

08004df0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d10d      	bne.n	8004e2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d14d      	bne.n	8004eb2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f000 ff92 	bl	8005d44 <xTaskPriorityDisinherit>
 8004e20:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	609a      	str	r2, [r3, #8]
 8004e28:	e043      	b.n	8004eb2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d119      	bne.n	8004e64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6858      	ldr	r0, [r3, #4]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e38:	461a      	mov	r2, r3
 8004e3a:	68b9      	ldr	r1, [r7, #8]
 8004e3c:	f001 fff8 	bl	8006e30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e48:	441a      	add	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d32b      	bcc.n	8004eb2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	605a      	str	r2, [r3, #4]
 8004e62:	e026      	b.n	8004eb2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	68d8      	ldr	r0, [r3, #12]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	68b9      	ldr	r1, [r7, #8]
 8004e70:	f001 ffde 	bl	8006e30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	68da      	ldr	r2, [r3, #12]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7c:	425b      	negs	r3, r3
 8004e7e:	441a      	add	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	68da      	ldr	r2, [r3, #12]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d207      	bcs.n	8004ea0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	689a      	ldr	r2, [r3, #8]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e98:	425b      	negs	r3, r3
 8004e9a:	441a      	add	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d105      	bne.n	8004eb2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d002      	beq.n	8004eb2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	1c5a      	adds	r2, r3, #1
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004eba:	697b      	ldr	r3, [r7, #20]
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d018      	beq.n	8004f08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68da      	ldr	r2, [r3, #12]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ede:	441a      	add	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	68da      	ldr	r2, [r3, #12]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d303      	bcc.n	8004ef8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	68d9      	ldr	r1, [r3, #12]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f00:	461a      	mov	r2, r3
 8004f02:	6838      	ldr	r0, [r7, #0]
 8004f04:	f001 ff94 	bl	8006e30 <memcpy>
	}
}
 8004f08:	bf00      	nop
 8004f0a:	3708      	adds	r7, #8
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f18:	f001 fc54 	bl	80067c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f24:	e011      	b.n	8004f4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d012      	beq.n	8004f54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	3324      	adds	r3, #36	; 0x24
 8004f32:	4618      	mov	r0, r3
 8004f34:	f000 fd2a 	bl	800598c <xTaskRemoveFromEventList>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f3e:	f000 fe01 	bl	8005b44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f42:	7bfb      	ldrb	r3, [r7, #15]
 8004f44:	3b01      	subs	r3, #1
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	dce9      	bgt.n	8004f26 <prvUnlockQueue+0x16>
 8004f52:	e000      	b.n	8004f56 <prvUnlockQueue+0x46>
					break;
 8004f54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	22ff      	movs	r2, #255	; 0xff
 8004f5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004f5e:	f001 fc61 	bl	8006824 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f62:	f001 fc2f 	bl	80067c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f6e:	e011      	b.n	8004f94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d012      	beq.n	8004f9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	3310      	adds	r3, #16
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f000 fd05 	bl	800598c <xTaskRemoveFromEventList>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d001      	beq.n	8004f8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f88:	f000 fddc 	bl	8005b44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004f8c:	7bbb      	ldrb	r3, [r7, #14]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	dce9      	bgt.n	8004f70 <prvUnlockQueue+0x60>
 8004f9c:	e000      	b.n	8004fa0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004f9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	22ff      	movs	r2, #255	; 0xff
 8004fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004fa8:	f001 fc3c 	bl	8006824 <vPortExitCritical>
}
 8004fac:	bf00      	nop
 8004fae:	3710      	adds	r7, #16
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fbc:	f001 fc02 	bl	80067c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d102      	bne.n	8004fce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	e001      	b.n	8004fd2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004fd2:	f001 fc27 	bl	8006824 <vPortExitCritical>

	return xReturn;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fe8:	f001 fbec 	bl	80067c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d102      	bne.n	8004ffe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	60fb      	str	r3, [r7, #12]
 8004ffc:	e001      	b.n	8005002 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004ffe:	2300      	movs	r3, #0
 8005000:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005002:	f001 fc0f 	bl	8006824 <vPortExitCritical>

	return xReturn;
 8005006:	68fb      	ldr	r3, [r7, #12]
}
 8005008:	4618      	mov	r0, r3
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800501a:	2300      	movs	r3, #0
 800501c:	60fb      	str	r3, [r7, #12]
 800501e:	e014      	b.n	800504a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005020:	4a0f      	ldr	r2, [pc, #60]	; (8005060 <vQueueAddToRegistry+0x50>)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d10b      	bne.n	8005044 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800502c:	490c      	ldr	r1, [pc, #48]	; (8005060 <vQueueAddToRegistry+0x50>)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	683a      	ldr	r2, [r7, #0]
 8005032:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005036:	4a0a      	ldr	r2, [pc, #40]	; (8005060 <vQueueAddToRegistry+0x50>)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	00db      	lsls	r3, r3, #3
 800503c:	4413      	add	r3, r2
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005042:	e006      	b.n	8005052 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	3301      	adds	r3, #1
 8005048:	60fb      	str	r3, [r7, #12]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2b07      	cmp	r3, #7
 800504e:	d9e7      	bls.n	8005020 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005050:	bf00      	nop
 8005052:	bf00      	nop
 8005054:	3714      	adds	r7, #20
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	20001bb0 	.word	0x20001bb0

08005064 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005074:	f001 fba6 	bl	80067c4 <vPortEnterCritical>
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800507e:	b25b      	sxtb	r3, r3
 8005080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005084:	d103      	bne.n	800508e <vQueueWaitForMessageRestricted+0x2a>
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005094:	b25b      	sxtb	r3, r3
 8005096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509a:	d103      	bne.n	80050a4 <vQueueWaitForMessageRestricted+0x40>
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050a4:	f001 fbbe 	bl	8006824 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d106      	bne.n	80050be <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	3324      	adds	r3, #36	; 0x24
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	68b9      	ldr	r1, [r7, #8]
 80050b8:	4618      	mov	r0, r3
 80050ba:	f000 fc3b 	bl	8005934 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80050be:	6978      	ldr	r0, [r7, #20]
 80050c0:	f7ff ff26 	bl	8004f10 <prvUnlockQueue>
	}
 80050c4:	bf00      	nop
 80050c6:	3718      	adds	r7, #24
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b08e      	sub	sp, #56	; 0x38
 80050d0:	af04      	add	r7, sp, #16
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
 80050d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80050da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10a      	bne.n	80050f6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	623b      	str	r3, [r7, #32]
}
 80050f2:	bf00      	nop
 80050f4:	e7fe      	b.n	80050f4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80050f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10a      	bne.n	8005112 <xTaskCreateStatic+0x46>
	__asm volatile
 80050fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005100:	f383 8811 	msr	BASEPRI, r3
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	f3bf 8f4f 	dsb	sy
 800510c:	61fb      	str	r3, [r7, #28]
}
 800510e:	bf00      	nop
 8005110:	e7fe      	b.n	8005110 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005112:	235c      	movs	r3, #92	; 0x5c
 8005114:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	2b5c      	cmp	r3, #92	; 0x5c
 800511a:	d00a      	beq.n	8005132 <xTaskCreateStatic+0x66>
	__asm volatile
 800511c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005120:	f383 8811 	msr	BASEPRI, r3
 8005124:	f3bf 8f6f 	isb	sy
 8005128:	f3bf 8f4f 	dsb	sy
 800512c:	61bb      	str	r3, [r7, #24]
}
 800512e:	bf00      	nop
 8005130:	e7fe      	b.n	8005130 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005132:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005136:	2b00      	cmp	r3, #0
 8005138:	d01e      	beq.n	8005178 <xTaskCreateStatic+0xac>
 800513a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800513c:	2b00      	cmp	r3, #0
 800513e:	d01b      	beq.n	8005178 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005142:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005146:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005148:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800514a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514c:	2202      	movs	r2, #2
 800514e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005152:	2300      	movs	r3, #0
 8005154:	9303      	str	r3, [sp, #12]
 8005156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005158:	9302      	str	r3, [sp, #8]
 800515a:	f107 0314 	add.w	r3, r7, #20
 800515e:	9301      	str	r3, [sp, #4]
 8005160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005162:	9300      	str	r3, [sp, #0]
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	68b9      	ldr	r1, [r7, #8]
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f000 f850 	bl	8005210 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005170:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005172:	f000 f8dd 	bl	8005330 <prvAddNewTaskToReadyList>
 8005176:	e001      	b.n	800517c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005178:	2300      	movs	r3, #0
 800517a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800517c:	697b      	ldr	r3, [r7, #20]
	}
 800517e:	4618      	mov	r0, r3
 8005180:	3728      	adds	r7, #40	; 0x28
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005186:	b580      	push	{r7, lr}
 8005188:	b08c      	sub	sp, #48	; 0x30
 800518a:	af04      	add	r7, sp, #16
 800518c:	60f8      	str	r0, [r7, #12]
 800518e:	60b9      	str	r1, [r7, #8]
 8005190:	603b      	str	r3, [r7, #0]
 8005192:	4613      	mov	r3, r2
 8005194:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005196:	88fb      	ldrh	r3, [r7, #6]
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	4618      	mov	r0, r3
 800519c:	f001 fc34 	bl	8006a08 <pvPortMalloc>
 80051a0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00e      	beq.n	80051c6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051a8:	205c      	movs	r0, #92	; 0x5c
 80051aa:	f001 fc2d 	bl	8006a08 <pvPortMalloc>
 80051ae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	631a      	str	r2, [r3, #48]	; 0x30
 80051bc:	e005      	b.n	80051ca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051be:	6978      	ldr	r0, [r7, #20]
 80051c0:	f001 fcee 	bl	8006ba0 <vPortFree>
 80051c4:	e001      	b.n	80051ca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051c6:	2300      	movs	r3, #0
 80051c8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d017      	beq.n	8005200 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80051d8:	88fa      	ldrh	r2, [r7, #6]
 80051da:	2300      	movs	r3, #0
 80051dc:	9303      	str	r3, [sp, #12]
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	9302      	str	r3, [sp, #8]
 80051e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e4:	9301      	str	r3, [sp, #4]
 80051e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e8:	9300      	str	r3, [sp, #0]
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	68b9      	ldr	r1, [r7, #8]
 80051ee:	68f8      	ldr	r0, [r7, #12]
 80051f0:	f000 f80e 	bl	8005210 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051f4:	69f8      	ldr	r0, [r7, #28]
 80051f6:	f000 f89b 	bl	8005330 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80051fa:	2301      	movs	r3, #1
 80051fc:	61bb      	str	r3, [r7, #24]
 80051fe:	e002      	b.n	8005206 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005200:	f04f 33ff 	mov.w	r3, #4294967295
 8005204:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005206:	69bb      	ldr	r3, [r7, #24]
	}
 8005208:	4618      	mov	r0, r3
 800520a:	3720      	adds	r7, #32
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b088      	sub	sp, #32
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
 800521c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800521e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005220:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	461a      	mov	r2, r3
 8005228:	21a5      	movs	r1, #165	; 0xa5
 800522a:	f001 fe0f 	bl	8006e4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800522e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005230:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005238:	3b01      	subs	r3, #1
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4413      	add	r3, r2
 800523e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	f023 0307 	bic.w	r3, r3, #7
 8005246:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00a      	beq.n	8005268 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005256:	f383 8811 	msr	BASEPRI, r3
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	f3bf 8f4f 	dsb	sy
 8005262:	617b      	str	r3, [r7, #20]
}
 8005264:	bf00      	nop
 8005266:	e7fe      	b.n	8005266 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d01f      	beq.n	80052ae <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800526e:	2300      	movs	r3, #0
 8005270:	61fb      	str	r3, [r7, #28]
 8005272:	e012      	b.n	800529a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005274:	68ba      	ldr	r2, [r7, #8]
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	4413      	add	r3, r2
 800527a:	7819      	ldrb	r1, [r3, #0]
 800527c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	4413      	add	r3, r2
 8005282:	3334      	adds	r3, #52	; 0x34
 8005284:	460a      	mov	r2, r1
 8005286:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	4413      	add	r3, r2
 800528e:	781b      	ldrb	r3, [r3, #0]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d006      	beq.n	80052a2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	3301      	adds	r3, #1
 8005298:	61fb      	str	r3, [r7, #28]
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	2b0f      	cmp	r3, #15
 800529e:	d9e9      	bls.n	8005274 <prvInitialiseNewTask+0x64>
 80052a0:	e000      	b.n	80052a4 <prvInitialiseNewTask+0x94>
			{
				break;
 80052a2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052ac:	e003      	b.n	80052b6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b8:	2b37      	cmp	r3, #55	; 0x37
 80052ba:	d901      	bls.n	80052c0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052bc:	2337      	movs	r3, #55	; 0x37
 80052be:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052c4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052ca:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80052cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ce:	2200      	movs	r2, #0
 80052d0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d4:	3304      	adds	r3, #4
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7ff f978 	bl	80045cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052de:	3318      	adds	r3, #24
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7ff f973 	bl	80045cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80052e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052ea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ee:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80052f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80052f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052fa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80052fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fe:	2200      	movs	r2, #0
 8005300:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800530a:	683a      	ldr	r2, [r7, #0]
 800530c:	68f9      	ldr	r1, [r7, #12]
 800530e:	69b8      	ldr	r0, [r7, #24]
 8005310:	f001 f928 	bl	8006564 <pxPortInitialiseStack>
 8005314:	4602      	mov	r2, r0
 8005316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005318:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800531a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800531c:	2b00      	cmp	r3, #0
 800531e:	d002      	beq.n	8005326 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005322:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005324:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005326:	bf00      	nop
 8005328:	3720      	adds	r7, #32
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
	...

08005330 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b082      	sub	sp, #8
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005338:	f001 fa44 	bl	80067c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800533c:	4b2d      	ldr	r3, [pc, #180]	; (80053f4 <prvAddNewTaskToReadyList+0xc4>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	3301      	adds	r3, #1
 8005342:	4a2c      	ldr	r2, [pc, #176]	; (80053f4 <prvAddNewTaskToReadyList+0xc4>)
 8005344:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005346:	4b2c      	ldr	r3, [pc, #176]	; (80053f8 <prvAddNewTaskToReadyList+0xc8>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d109      	bne.n	8005362 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800534e:	4a2a      	ldr	r2, [pc, #168]	; (80053f8 <prvAddNewTaskToReadyList+0xc8>)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005354:	4b27      	ldr	r3, [pc, #156]	; (80053f4 <prvAddNewTaskToReadyList+0xc4>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d110      	bne.n	800537e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800535c:	f000 fc16 	bl	8005b8c <prvInitialiseTaskLists>
 8005360:	e00d      	b.n	800537e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005362:	4b26      	ldr	r3, [pc, #152]	; (80053fc <prvAddNewTaskToReadyList+0xcc>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d109      	bne.n	800537e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800536a:	4b23      	ldr	r3, [pc, #140]	; (80053f8 <prvAddNewTaskToReadyList+0xc8>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005374:	429a      	cmp	r2, r3
 8005376:	d802      	bhi.n	800537e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005378:	4a1f      	ldr	r2, [pc, #124]	; (80053f8 <prvAddNewTaskToReadyList+0xc8>)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800537e:	4b20      	ldr	r3, [pc, #128]	; (8005400 <prvAddNewTaskToReadyList+0xd0>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	3301      	adds	r3, #1
 8005384:	4a1e      	ldr	r2, [pc, #120]	; (8005400 <prvAddNewTaskToReadyList+0xd0>)
 8005386:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005388:	4b1d      	ldr	r3, [pc, #116]	; (8005400 <prvAddNewTaskToReadyList+0xd0>)
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005394:	4b1b      	ldr	r3, [pc, #108]	; (8005404 <prvAddNewTaskToReadyList+0xd4>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	429a      	cmp	r2, r3
 800539a:	d903      	bls.n	80053a4 <prvAddNewTaskToReadyList+0x74>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a0:	4a18      	ldr	r2, [pc, #96]	; (8005404 <prvAddNewTaskToReadyList+0xd4>)
 80053a2:	6013      	str	r3, [r2, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a8:	4613      	mov	r3, r2
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	4413      	add	r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	4a15      	ldr	r2, [pc, #84]	; (8005408 <prvAddNewTaskToReadyList+0xd8>)
 80053b2:	441a      	add	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	3304      	adds	r3, #4
 80053b8:	4619      	mov	r1, r3
 80053ba:	4610      	mov	r0, r2
 80053bc:	f7ff f913 	bl	80045e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053c0:	f001 fa30 	bl	8006824 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053c4:	4b0d      	ldr	r3, [pc, #52]	; (80053fc <prvAddNewTaskToReadyList+0xcc>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00e      	beq.n	80053ea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80053cc:	4b0a      	ldr	r3, [pc, #40]	; (80053f8 <prvAddNewTaskToReadyList+0xc8>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d207      	bcs.n	80053ea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80053da:	4b0c      	ldr	r3, [pc, #48]	; (800540c <prvAddNewTaskToReadyList+0xdc>)
 80053dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053e0:	601a      	str	r2, [r3, #0]
 80053e2:	f3bf 8f4f 	dsb	sy
 80053e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053ea:	bf00      	nop
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20000d94 	.word	0x20000d94
 80053f8:	200008c0 	.word	0x200008c0
 80053fc:	20000da0 	.word	0x20000da0
 8005400:	20000db0 	.word	0x20000db0
 8005404:	20000d9c 	.word	0x20000d9c
 8005408:	200008c4 	.word	0x200008c4
 800540c:	e000ed04 	.word	0xe000ed04

08005410 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005418:	2300      	movs	r3, #0
 800541a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d017      	beq.n	8005452 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005422:	4b13      	ldr	r3, [pc, #76]	; (8005470 <vTaskDelay+0x60>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00a      	beq.n	8005440 <vTaskDelay+0x30>
	__asm volatile
 800542a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800542e:	f383 8811 	msr	BASEPRI, r3
 8005432:	f3bf 8f6f 	isb	sy
 8005436:	f3bf 8f4f 	dsb	sy
 800543a:	60bb      	str	r3, [r7, #8]
}
 800543c:	bf00      	nop
 800543e:	e7fe      	b.n	800543e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005440:	f000 f880 	bl	8005544 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005444:	2100      	movs	r1, #0
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 fcea 	bl	8005e20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800544c:	f000 f888 	bl	8005560 <xTaskResumeAll>
 8005450:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d107      	bne.n	8005468 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005458:	4b06      	ldr	r3, [pc, #24]	; (8005474 <vTaskDelay+0x64>)
 800545a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800545e:	601a      	str	r2, [r3, #0]
 8005460:	f3bf 8f4f 	dsb	sy
 8005464:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005468:	bf00      	nop
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	20000dbc 	.word	0x20000dbc
 8005474:	e000ed04 	.word	0xe000ed04

08005478 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b08a      	sub	sp, #40	; 0x28
 800547c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800547e:	2300      	movs	r3, #0
 8005480:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005482:	2300      	movs	r3, #0
 8005484:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005486:	463a      	mov	r2, r7
 8005488:	1d39      	adds	r1, r7, #4
 800548a:	f107 0308 	add.w	r3, r7, #8
 800548e:	4618      	mov	r0, r3
 8005490:	f7ff f848 	bl	8004524 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005494:	6839      	ldr	r1, [r7, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68ba      	ldr	r2, [r7, #8]
 800549a:	9202      	str	r2, [sp, #8]
 800549c:	9301      	str	r3, [sp, #4]
 800549e:	2300      	movs	r3, #0
 80054a0:	9300      	str	r3, [sp, #0]
 80054a2:	2300      	movs	r3, #0
 80054a4:	460a      	mov	r2, r1
 80054a6:	4921      	ldr	r1, [pc, #132]	; (800552c <vTaskStartScheduler+0xb4>)
 80054a8:	4821      	ldr	r0, [pc, #132]	; (8005530 <vTaskStartScheduler+0xb8>)
 80054aa:	f7ff fe0f 	bl	80050cc <xTaskCreateStatic>
 80054ae:	4603      	mov	r3, r0
 80054b0:	4a20      	ldr	r2, [pc, #128]	; (8005534 <vTaskStartScheduler+0xbc>)
 80054b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054b4:	4b1f      	ldr	r3, [pc, #124]	; (8005534 <vTaskStartScheduler+0xbc>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d002      	beq.n	80054c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80054bc:	2301      	movs	r3, #1
 80054be:	617b      	str	r3, [r7, #20]
 80054c0:	e001      	b.n	80054c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80054c2:	2300      	movs	r3, #0
 80054c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d102      	bne.n	80054d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80054cc:	f000 fcfc 	bl	8005ec8 <xTimerCreateTimerTask>
 80054d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d116      	bne.n	8005506 <vTaskStartScheduler+0x8e>
	__asm volatile
 80054d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054dc:	f383 8811 	msr	BASEPRI, r3
 80054e0:	f3bf 8f6f 	isb	sy
 80054e4:	f3bf 8f4f 	dsb	sy
 80054e8:	613b      	str	r3, [r7, #16]
}
 80054ea:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80054ec:	4b12      	ldr	r3, [pc, #72]	; (8005538 <vTaskStartScheduler+0xc0>)
 80054ee:	f04f 32ff 	mov.w	r2, #4294967295
 80054f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80054f4:	4b11      	ldr	r3, [pc, #68]	; (800553c <vTaskStartScheduler+0xc4>)
 80054f6:	2201      	movs	r2, #1
 80054f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80054fa:	4b11      	ldr	r3, [pc, #68]	; (8005540 <vTaskStartScheduler+0xc8>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005500:	f001 f8be 	bl	8006680 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005504:	e00e      	b.n	8005524 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800550c:	d10a      	bne.n	8005524 <vTaskStartScheduler+0xac>
	__asm volatile
 800550e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005512:	f383 8811 	msr	BASEPRI, r3
 8005516:	f3bf 8f6f 	isb	sy
 800551a:	f3bf 8f4f 	dsb	sy
 800551e:	60fb      	str	r3, [r7, #12]
}
 8005520:	bf00      	nop
 8005522:	e7fe      	b.n	8005522 <vTaskStartScheduler+0xaa>
}
 8005524:	bf00      	nop
 8005526:	3718      	adds	r7, #24
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	0800a424 	.word	0x0800a424
 8005530:	08005b5d 	.word	0x08005b5d
 8005534:	20000db8 	.word	0x20000db8
 8005538:	20000db4 	.word	0x20000db4
 800553c:	20000da0 	.word	0x20000da0
 8005540:	20000d98 	.word	0x20000d98

08005544 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005544:	b480      	push	{r7}
 8005546:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005548:	4b04      	ldr	r3, [pc, #16]	; (800555c <vTaskSuspendAll+0x18>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3301      	adds	r3, #1
 800554e:	4a03      	ldr	r2, [pc, #12]	; (800555c <vTaskSuspendAll+0x18>)
 8005550:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005552:	bf00      	nop
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	20000dbc 	.word	0x20000dbc

08005560 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005566:	2300      	movs	r3, #0
 8005568:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800556a:	2300      	movs	r3, #0
 800556c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800556e:	4b42      	ldr	r3, [pc, #264]	; (8005678 <xTaskResumeAll+0x118>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10a      	bne.n	800558c <xTaskResumeAll+0x2c>
	__asm volatile
 8005576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800557a:	f383 8811 	msr	BASEPRI, r3
 800557e:	f3bf 8f6f 	isb	sy
 8005582:	f3bf 8f4f 	dsb	sy
 8005586:	603b      	str	r3, [r7, #0]
}
 8005588:	bf00      	nop
 800558a:	e7fe      	b.n	800558a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800558c:	f001 f91a 	bl	80067c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005590:	4b39      	ldr	r3, [pc, #228]	; (8005678 <xTaskResumeAll+0x118>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	3b01      	subs	r3, #1
 8005596:	4a38      	ldr	r2, [pc, #224]	; (8005678 <xTaskResumeAll+0x118>)
 8005598:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800559a:	4b37      	ldr	r3, [pc, #220]	; (8005678 <xTaskResumeAll+0x118>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d162      	bne.n	8005668 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055a2:	4b36      	ldr	r3, [pc, #216]	; (800567c <xTaskResumeAll+0x11c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d05e      	beq.n	8005668 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055aa:	e02f      	b.n	800560c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055ac:	4b34      	ldr	r3, [pc, #208]	; (8005680 <xTaskResumeAll+0x120>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	3318      	adds	r3, #24
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff f871 	bl	80046a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	3304      	adds	r3, #4
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7ff f86c 	bl	80046a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055cc:	4b2d      	ldr	r3, [pc, #180]	; (8005684 <xTaskResumeAll+0x124>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d903      	bls.n	80055dc <xTaskResumeAll+0x7c>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d8:	4a2a      	ldr	r2, [pc, #168]	; (8005684 <xTaskResumeAll+0x124>)
 80055da:	6013      	str	r3, [r2, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055e0:	4613      	mov	r3, r2
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	4413      	add	r3, r2
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	4a27      	ldr	r2, [pc, #156]	; (8005688 <xTaskResumeAll+0x128>)
 80055ea:	441a      	add	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	3304      	adds	r3, #4
 80055f0:	4619      	mov	r1, r3
 80055f2:	4610      	mov	r0, r2
 80055f4:	f7fe fff7 	bl	80045e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055fc:	4b23      	ldr	r3, [pc, #140]	; (800568c <xTaskResumeAll+0x12c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005602:	429a      	cmp	r2, r3
 8005604:	d302      	bcc.n	800560c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005606:	4b22      	ldr	r3, [pc, #136]	; (8005690 <xTaskResumeAll+0x130>)
 8005608:	2201      	movs	r2, #1
 800560a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800560c:	4b1c      	ldr	r3, [pc, #112]	; (8005680 <xTaskResumeAll+0x120>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1cb      	bne.n	80055ac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d001      	beq.n	800561e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800561a:	f000 fb55 	bl	8005cc8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800561e:	4b1d      	ldr	r3, [pc, #116]	; (8005694 <xTaskResumeAll+0x134>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d010      	beq.n	800564c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800562a:	f000 f847 	bl	80056bc <xTaskIncrementTick>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d002      	beq.n	800563a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005634:	4b16      	ldr	r3, [pc, #88]	; (8005690 <xTaskResumeAll+0x130>)
 8005636:	2201      	movs	r2, #1
 8005638:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	3b01      	subs	r3, #1
 800563e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1f1      	bne.n	800562a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005646:	4b13      	ldr	r3, [pc, #76]	; (8005694 <xTaskResumeAll+0x134>)
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800564c:	4b10      	ldr	r3, [pc, #64]	; (8005690 <xTaskResumeAll+0x130>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d009      	beq.n	8005668 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005654:	2301      	movs	r3, #1
 8005656:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005658:	4b0f      	ldr	r3, [pc, #60]	; (8005698 <xTaskResumeAll+0x138>)
 800565a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800565e:	601a      	str	r2, [r3, #0]
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005668:	f001 f8dc 	bl	8006824 <vPortExitCritical>

	return xAlreadyYielded;
 800566c:	68bb      	ldr	r3, [r7, #8]
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	20000dbc 	.word	0x20000dbc
 800567c:	20000d94 	.word	0x20000d94
 8005680:	20000d54 	.word	0x20000d54
 8005684:	20000d9c 	.word	0x20000d9c
 8005688:	200008c4 	.word	0x200008c4
 800568c:	200008c0 	.word	0x200008c0
 8005690:	20000da8 	.word	0x20000da8
 8005694:	20000da4 	.word	0x20000da4
 8005698:	e000ed04 	.word	0xe000ed04

0800569c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80056a2:	4b05      	ldr	r3, [pc, #20]	; (80056b8 <xTaskGetTickCount+0x1c>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80056a8:	687b      	ldr	r3, [r7, #4]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	370c      	adds	r7, #12
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	20000d98 	.word	0x20000d98

080056bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80056c2:	2300      	movs	r3, #0
 80056c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056c6:	4b4f      	ldr	r3, [pc, #316]	; (8005804 <xTaskIncrementTick+0x148>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f040 808f 	bne.w	80057ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80056d0:	4b4d      	ldr	r3, [pc, #308]	; (8005808 <xTaskIncrementTick+0x14c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	3301      	adds	r3, #1
 80056d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80056d8:	4a4b      	ldr	r2, [pc, #300]	; (8005808 <xTaskIncrementTick+0x14c>)
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d120      	bne.n	8005726 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80056e4:	4b49      	ldr	r3, [pc, #292]	; (800580c <xTaskIncrementTick+0x150>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00a      	beq.n	8005704 <xTaskIncrementTick+0x48>
	__asm volatile
 80056ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	603b      	str	r3, [r7, #0]
}
 8005700:	bf00      	nop
 8005702:	e7fe      	b.n	8005702 <xTaskIncrementTick+0x46>
 8005704:	4b41      	ldr	r3, [pc, #260]	; (800580c <xTaskIncrementTick+0x150>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	60fb      	str	r3, [r7, #12]
 800570a:	4b41      	ldr	r3, [pc, #260]	; (8005810 <xTaskIncrementTick+0x154>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a3f      	ldr	r2, [pc, #252]	; (800580c <xTaskIncrementTick+0x150>)
 8005710:	6013      	str	r3, [r2, #0]
 8005712:	4a3f      	ldr	r2, [pc, #252]	; (8005810 <xTaskIncrementTick+0x154>)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6013      	str	r3, [r2, #0]
 8005718:	4b3e      	ldr	r3, [pc, #248]	; (8005814 <xTaskIncrementTick+0x158>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	3301      	adds	r3, #1
 800571e:	4a3d      	ldr	r2, [pc, #244]	; (8005814 <xTaskIncrementTick+0x158>)
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	f000 fad1 	bl	8005cc8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005726:	4b3c      	ldr	r3, [pc, #240]	; (8005818 <xTaskIncrementTick+0x15c>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	429a      	cmp	r2, r3
 800572e:	d349      	bcc.n	80057c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005730:	4b36      	ldr	r3, [pc, #216]	; (800580c <xTaskIncrementTick+0x150>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d104      	bne.n	8005744 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800573a:	4b37      	ldr	r3, [pc, #220]	; (8005818 <xTaskIncrementTick+0x15c>)
 800573c:	f04f 32ff 	mov.w	r2, #4294967295
 8005740:	601a      	str	r2, [r3, #0]
					break;
 8005742:	e03f      	b.n	80057c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005744:	4b31      	ldr	r3, [pc, #196]	; (800580c <xTaskIncrementTick+0x150>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	429a      	cmp	r2, r3
 800575a:	d203      	bcs.n	8005764 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800575c:	4a2e      	ldr	r2, [pc, #184]	; (8005818 <xTaskIncrementTick+0x15c>)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005762:	e02f      	b.n	80057c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	3304      	adds	r3, #4
 8005768:	4618      	mov	r0, r3
 800576a:	f7fe ff99 	bl	80046a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005772:	2b00      	cmp	r3, #0
 8005774:	d004      	beq.n	8005780 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	3318      	adds	r3, #24
 800577a:	4618      	mov	r0, r3
 800577c:	f7fe ff90 	bl	80046a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005784:	4b25      	ldr	r3, [pc, #148]	; (800581c <xTaskIncrementTick+0x160>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	429a      	cmp	r2, r3
 800578a:	d903      	bls.n	8005794 <xTaskIncrementTick+0xd8>
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005790:	4a22      	ldr	r2, [pc, #136]	; (800581c <xTaskIncrementTick+0x160>)
 8005792:	6013      	str	r3, [r2, #0]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005798:	4613      	mov	r3, r2
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	4413      	add	r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	4a1f      	ldr	r2, [pc, #124]	; (8005820 <xTaskIncrementTick+0x164>)
 80057a2:	441a      	add	r2, r3
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	3304      	adds	r3, #4
 80057a8:	4619      	mov	r1, r3
 80057aa:	4610      	mov	r0, r2
 80057ac:	f7fe ff1b 	bl	80045e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057b4:	4b1b      	ldr	r3, [pc, #108]	; (8005824 <xTaskIncrementTick+0x168>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d3b8      	bcc.n	8005730 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80057be:	2301      	movs	r3, #1
 80057c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057c2:	e7b5      	b.n	8005730 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80057c4:	4b17      	ldr	r3, [pc, #92]	; (8005824 <xTaskIncrementTick+0x168>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057ca:	4915      	ldr	r1, [pc, #84]	; (8005820 <xTaskIncrementTick+0x164>)
 80057cc:	4613      	mov	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	4413      	add	r3, r2
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	440b      	add	r3, r1
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d901      	bls.n	80057e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80057dc:	2301      	movs	r3, #1
 80057de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80057e0:	4b11      	ldr	r3, [pc, #68]	; (8005828 <xTaskIncrementTick+0x16c>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d007      	beq.n	80057f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80057e8:	2301      	movs	r3, #1
 80057ea:	617b      	str	r3, [r7, #20]
 80057ec:	e004      	b.n	80057f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80057ee:	4b0f      	ldr	r3, [pc, #60]	; (800582c <xTaskIncrementTick+0x170>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	3301      	adds	r3, #1
 80057f4:	4a0d      	ldr	r2, [pc, #52]	; (800582c <xTaskIncrementTick+0x170>)
 80057f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80057f8:	697b      	ldr	r3, [r7, #20]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3718      	adds	r7, #24
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	20000dbc 	.word	0x20000dbc
 8005808:	20000d98 	.word	0x20000d98
 800580c:	20000d4c 	.word	0x20000d4c
 8005810:	20000d50 	.word	0x20000d50
 8005814:	20000dac 	.word	0x20000dac
 8005818:	20000db4 	.word	0x20000db4
 800581c:	20000d9c 	.word	0x20000d9c
 8005820:	200008c4 	.word	0x200008c4
 8005824:	200008c0 	.word	0x200008c0
 8005828:	20000da8 	.word	0x20000da8
 800582c:	20000da4 	.word	0x20000da4

08005830 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005836:	4b28      	ldr	r3, [pc, #160]	; (80058d8 <vTaskSwitchContext+0xa8>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d003      	beq.n	8005846 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800583e:	4b27      	ldr	r3, [pc, #156]	; (80058dc <vTaskSwitchContext+0xac>)
 8005840:	2201      	movs	r2, #1
 8005842:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005844:	e041      	b.n	80058ca <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8005846:	4b25      	ldr	r3, [pc, #148]	; (80058dc <vTaskSwitchContext+0xac>)
 8005848:	2200      	movs	r2, #0
 800584a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800584c:	4b24      	ldr	r3, [pc, #144]	; (80058e0 <vTaskSwitchContext+0xb0>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	60fb      	str	r3, [r7, #12]
 8005852:	e010      	b.n	8005876 <vTaskSwitchContext+0x46>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10a      	bne.n	8005870 <vTaskSwitchContext+0x40>
	__asm volatile
 800585a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585e:	f383 8811 	msr	BASEPRI, r3
 8005862:	f3bf 8f6f 	isb	sy
 8005866:	f3bf 8f4f 	dsb	sy
 800586a:	607b      	str	r3, [r7, #4]
}
 800586c:	bf00      	nop
 800586e:	e7fe      	b.n	800586e <vTaskSwitchContext+0x3e>
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	3b01      	subs	r3, #1
 8005874:	60fb      	str	r3, [r7, #12]
 8005876:	491b      	ldr	r1, [pc, #108]	; (80058e4 <vTaskSwitchContext+0xb4>)
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	4613      	mov	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	4413      	add	r3, r2
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	440b      	add	r3, r1
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d0e4      	beq.n	8005854 <vTaskSwitchContext+0x24>
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	4613      	mov	r3, r2
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	4413      	add	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4a13      	ldr	r2, [pc, #76]	; (80058e4 <vTaskSwitchContext+0xb4>)
 8005896:	4413      	add	r3, r2
 8005898:	60bb      	str	r3, [r7, #8]
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	605a      	str	r2, [r3, #4]
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	3308      	adds	r3, #8
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d104      	bne.n	80058ba <vTaskSwitchContext+0x8a>
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	605a      	str	r2, [r3, #4]
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	4a09      	ldr	r2, [pc, #36]	; (80058e8 <vTaskSwitchContext+0xb8>)
 80058c2:	6013      	str	r3, [r2, #0]
 80058c4:	4a06      	ldr	r2, [pc, #24]	; (80058e0 <vTaskSwitchContext+0xb0>)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6013      	str	r3, [r2, #0]
}
 80058ca:	bf00      	nop
 80058cc:	3714      	adds	r7, #20
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	20000dbc 	.word	0x20000dbc
 80058dc:	20000da8 	.word	0x20000da8
 80058e0:	20000d9c 	.word	0x20000d9c
 80058e4:	200008c4 	.word	0x200008c4
 80058e8:	200008c0 	.word	0x200008c0

080058ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d10a      	bne.n	8005912 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80058fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005900:	f383 8811 	msr	BASEPRI, r3
 8005904:	f3bf 8f6f 	isb	sy
 8005908:	f3bf 8f4f 	dsb	sy
 800590c:	60fb      	str	r3, [r7, #12]
}
 800590e:	bf00      	nop
 8005910:	e7fe      	b.n	8005910 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005912:	4b07      	ldr	r3, [pc, #28]	; (8005930 <vTaskPlaceOnEventList+0x44>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	3318      	adds	r3, #24
 8005918:	4619      	mov	r1, r3
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7fe fe87 	bl	800462e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005920:	2101      	movs	r1, #1
 8005922:	6838      	ldr	r0, [r7, #0]
 8005924:	f000 fa7c 	bl	8005e20 <prvAddCurrentTaskToDelayedList>
}
 8005928:	bf00      	nop
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	200008c0 	.word	0x200008c0

08005934 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10a      	bne.n	800595c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800594a:	f383 8811 	msr	BASEPRI, r3
 800594e:	f3bf 8f6f 	isb	sy
 8005952:	f3bf 8f4f 	dsb	sy
 8005956:	617b      	str	r3, [r7, #20]
}
 8005958:	bf00      	nop
 800595a:	e7fe      	b.n	800595a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800595c:	4b0a      	ldr	r3, [pc, #40]	; (8005988 <vTaskPlaceOnEventListRestricted+0x54>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	3318      	adds	r3, #24
 8005962:	4619      	mov	r1, r3
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f7fe fe3e 	bl	80045e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d002      	beq.n	8005976 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005970:	f04f 33ff 	mov.w	r3, #4294967295
 8005974:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005976:	6879      	ldr	r1, [r7, #4]
 8005978:	68b8      	ldr	r0, [r7, #8]
 800597a:	f000 fa51 	bl	8005e20 <prvAddCurrentTaskToDelayedList>
	}
 800597e:	bf00      	nop
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	200008c0 	.word	0x200008c0

0800598c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b086      	sub	sp, #24
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10a      	bne.n	80059b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80059a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a6:	f383 8811 	msr	BASEPRI, r3
 80059aa:	f3bf 8f6f 	isb	sy
 80059ae:	f3bf 8f4f 	dsb	sy
 80059b2:	60fb      	str	r3, [r7, #12]
}
 80059b4:	bf00      	nop
 80059b6:	e7fe      	b.n	80059b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	3318      	adds	r3, #24
 80059bc:	4618      	mov	r0, r3
 80059be:	f7fe fe6f 	bl	80046a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059c2:	4b1e      	ldr	r3, [pc, #120]	; (8005a3c <xTaskRemoveFromEventList+0xb0>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d11d      	bne.n	8005a06 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	3304      	adds	r3, #4
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7fe fe66 	bl	80046a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059d8:	4b19      	ldr	r3, [pc, #100]	; (8005a40 <xTaskRemoveFromEventList+0xb4>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d903      	bls.n	80059e8 <xTaskRemoveFromEventList+0x5c>
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e4:	4a16      	ldr	r2, [pc, #88]	; (8005a40 <xTaskRemoveFromEventList+0xb4>)
 80059e6:	6013      	str	r3, [r2, #0]
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ec:	4613      	mov	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4413      	add	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	4a13      	ldr	r2, [pc, #76]	; (8005a44 <xTaskRemoveFromEventList+0xb8>)
 80059f6:	441a      	add	r2, r3
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	3304      	adds	r3, #4
 80059fc:	4619      	mov	r1, r3
 80059fe:	4610      	mov	r0, r2
 8005a00:	f7fe fdf1 	bl	80045e6 <vListInsertEnd>
 8005a04:	e005      	b.n	8005a12 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	3318      	adds	r3, #24
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	480e      	ldr	r0, [pc, #56]	; (8005a48 <xTaskRemoveFromEventList+0xbc>)
 8005a0e:	f7fe fdea 	bl	80045e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a16:	4b0d      	ldr	r3, [pc, #52]	; (8005a4c <xTaskRemoveFromEventList+0xc0>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d905      	bls.n	8005a2c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a20:	2301      	movs	r3, #1
 8005a22:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a24:	4b0a      	ldr	r3, [pc, #40]	; (8005a50 <xTaskRemoveFromEventList+0xc4>)
 8005a26:	2201      	movs	r2, #1
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	e001      	b.n	8005a30 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005a30:	697b      	ldr	r3, [r7, #20]
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3718      	adds	r7, #24
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	20000dbc 	.word	0x20000dbc
 8005a40:	20000d9c 	.word	0x20000d9c
 8005a44:	200008c4 	.word	0x200008c4
 8005a48:	20000d54 	.word	0x20000d54
 8005a4c:	200008c0 	.word	0x200008c0
 8005a50:	20000da8 	.word	0x20000da8

08005a54 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a5c:	4b06      	ldr	r3, [pc, #24]	; (8005a78 <vTaskInternalSetTimeOutState+0x24>)
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a64:	4b05      	ldr	r3, [pc, #20]	; (8005a7c <vTaskInternalSetTimeOutState+0x28>)
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	605a      	str	r2, [r3, #4]
}
 8005a6c:	bf00      	nop
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr
 8005a78:	20000dac 	.word	0x20000dac
 8005a7c:	20000d98 	.word	0x20000d98

08005a80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b088      	sub	sp, #32
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10a      	bne.n	8005aa6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a94:	f383 8811 	msr	BASEPRI, r3
 8005a98:	f3bf 8f6f 	isb	sy
 8005a9c:	f3bf 8f4f 	dsb	sy
 8005aa0:	613b      	str	r3, [r7, #16]
}
 8005aa2:	bf00      	nop
 8005aa4:	e7fe      	b.n	8005aa4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10a      	bne.n	8005ac2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab0:	f383 8811 	msr	BASEPRI, r3
 8005ab4:	f3bf 8f6f 	isb	sy
 8005ab8:	f3bf 8f4f 	dsb	sy
 8005abc:	60fb      	str	r3, [r7, #12]
}
 8005abe:	bf00      	nop
 8005ac0:	e7fe      	b.n	8005ac0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005ac2:	f000 fe7f 	bl	80067c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005ac6:	4b1d      	ldr	r3, [pc, #116]	; (8005b3c <xTaskCheckForTimeOut+0xbc>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ade:	d102      	bne.n	8005ae6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	61fb      	str	r3, [r7, #28]
 8005ae4:	e023      	b.n	8005b2e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	4b15      	ldr	r3, [pc, #84]	; (8005b40 <xTaskCheckForTimeOut+0xc0>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d007      	beq.n	8005b02 <xTaskCheckForTimeOut+0x82>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	69ba      	ldr	r2, [r7, #24]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d302      	bcc.n	8005b02 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005afc:	2301      	movs	r3, #1
 8005afe:	61fb      	str	r3, [r7, #28]
 8005b00:	e015      	b.n	8005b2e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d20b      	bcs.n	8005b24 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	1ad2      	subs	r2, r2, r3
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f7ff ff9b 	bl	8005a54 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	61fb      	str	r3, [r7, #28]
 8005b22:	e004      	b.n	8005b2e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	2200      	movs	r2, #0
 8005b28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b2e:	f000 fe79 	bl	8006824 <vPortExitCritical>

	return xReturn;
 8005b32:	69fb      	ldr	r3, [r7, #28]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3720      	adds	r7, #32
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	20000d98 	.word	0x20000d98
 8005b40:	20000dac 	.word	0x20000dac

08005b44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b44:	b480      	push	{r7}
 8005b46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b48:	4b03      	ldr	r3, [pc, #12]	; (8005b58 <vTaskMissedYield+0x14>)
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	601a      	str	r2, [r3, #0]
}
 8005b4e:	bf00      	nop
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	20000da8 	.word	0x20000da8

08005b5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b64:	f000 f852 	bl	8005c0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b68:	4b06      	ldr	r3, [pc, #24]	; (8005b84 <prvIdleTask+0x28>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d9f9      	bls.n	8005b64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b70:	4b05      	ldr	r3, [pc, #20]	; (8005b88 <prvIdleTask+0x2c>)
 8005b72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b76:	601a      	str	r2, [r3, #0]
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b80:	e7f0      	b.n	8005b64 <prvIdleTask+0x8>
 8005b82:	bf00      	nop
 8005b84:	200008c4 	.word	0x200008c4
 8005b88:	e000ed04 	.word	0xe000ed04

08005b8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b92:	2300      	movs	r3, #0
 8005b94:	607b      	str	r3, [r7, #4]
 8005b96:	e00c      	b.n	8005bb2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	4413      	add	r3, r2
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	4a12      	ldr	r2, [pc, #72]	; (8005bec <prvInitialiseTaskLists+0x60>)
 8005ba4:	4413      	add	r3, r2
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fe fcf0 	bl	800458c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	3301      	adds	r3, #1
 8005bb0:	607b      	str	r3, [r7, #4]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2b37      	cmp	r3, #55	; 0x37
 8005bb6:	d9ef      	bls.n	8005b98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005bb8:	480d      	ldr	r0, [pc, #52]	; (8005bf0 <prvInitialiseTaskLists+0x64>)
 8005bba:	f7fe fce7 	bl	800458c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005bbe:	480d      	ldr	r0, [pc, #52]	; (8005bf4 <prvInitialiseTaskLists+0x68>)
 8005bc0:	f7fe fce4 	bl	800458c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005bc4:	480c      	ldr	r0, [pc, #48]	; (8005bf8 <prvInitialiseTaskLists+0x6c>)
 8005bc6:	f7fe fce1 	bl	800458c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005bca:	480c      	ldr	r0, [pc, #48]	; (8005bfc <prvInitialiseTaskLists+0x70>)
 8005bcc:	f7fe fcde 	bl	800458c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005bd0:	480b      	ldr	r0, [pc, #44]	; (8005c00 <prvInitialiseTaskLists+0x74>)
 8005bd2:	f7fe fcdb 	bl	800458c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005bd6:	4b0b      	ldr	r3, [pc, #44]	; (8005c04 <prvInitialiseTaskLists+0x78>)
 8005bd8:	4a05      	ldr	r2, [pc, #20]	; (8005bf0 <prvInitialiseTaskLists+0x64>)
 8005bda:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005bdc:	4b0a      	ldr	r3, [pc, #40]	; (8005c08 <prvInitialiseTaskLists+0x7c>)
 8005bde:	4a05      	ldr	r2, [pc, #20]	; (8005bf4 <prvInitialiseTaskLists+0x68>)
 8005be0:	601a      	str	r2, [r3, #0]
}
 8005be2:	bf00      	nop
 8005be4:	3708      	adds	r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	200008c4 	.word	0x200008c4
 8005bf0:	20000d24 	.word	0x20000d24
 8005bf4:	20000d38 	.word	0x20000d38
 8005bf8:	20000d54 	.word	0x20000d54
 8005bfc:	20000d68 	.word	0x20000d68
 8005c00:	20000d80 	.word	0x20000d80
 8005c04:	20000d4c 	.word	0x20000d4c
 8005c08:	20000d50 	.word	0x20000d50

08005c0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c12:	e019      	b.n	8005c48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005c14:	f000 fdd6 	bl	80067c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c18:	4b10      	ldr	r3, [pc, #64]	; (8005c5c <prvCheckTasksWaitingTermination+0x50>)
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	3304      	adds	r3, #4
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7fe fd3b 	bl	80046a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c2a:	4b0d      	ldr	r3, [pc, #52]	; (8005c60 <prvCheckTasksWaitingTermination+0x54>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	4a0b      	ldr	r2, [pc, #44]	; (8005c60 <prvCheckTasksWaitingTermination+0x54>)
 8005c32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c34:	4b0b      	ldr	r3, [pc, #44]	; (8005c64 <prvCheckTasksWaitingTermination+0x58>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	3b01      	subs	r3, #1
 8005c3a:	4a0a      	ldr	r2, [pc, #40]	; (8005c64 <prvCheckTasksWaitingTermination+0x58>)
 8005c3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005c3e:	f000 fdf1 	bl	8006824 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 f810 	bl	8005c68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c48:	4b06      	ldr	r3, [pc, #24]	; (8005c64 <prvCheckTasksWaitingTermination+0x58>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d1e1      	bne.n	8005c14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c50:	bf00      	nop
 8005c52:	bf00      	nop
 8005c54:	3708      	adds	r7, #8
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	20000d68 	.word	0x20000d68
 8005c60:	20000d94 	.word	0x20000d94
 8005c64:	20000d7c 	.word	0x20000d7c

08005c68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d108      	bne.n	8005c8c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 ff8e 	bl	8006ba0 <vPortFree>
				vPortFree( pxTCB );
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 ff8b 	bl	8006ba0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c8a:	e018      	b.n	8005cbe <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d103      	bne.n	8005c9e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 ff82 	bl	8006ba0 <vPortFree>
	}
 8005c9c:	e00f      	b.n	8005cbe <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d00a      	beq.n	8005cbe <prvDeleteTCB+0x56>
	__asm volatile
 8005ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cac:	f383 8811 	msr	BASEPRI, r3
 8005cb0:	f3bf 8f6f 	isb	sy
 8005cb4:	f3bf 8f4f 	dsb	sy
 8005cb8:	60fb      	str	r3, [r7, #12]
}
 8005cba:	bf00      	nop
 8005cbc:	e7fe      	b.n	8005cbc <prvDeleteTCB+0x54>
	}
 8005cbe:	bf00      	nop
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
	...

08005cc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cce:	4b0c      	ldr	r3, [pc, #48]	; (8005d00 <prvResetNextTaskUnblockTime+0x38>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d104      	bne.n	8005ce2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005cd8:	4b0a      	ldr	r3, [pc, #40]	; (8005d04 <prvResetNextTaskUnblockTime+0x3c>)
 8005cda:	f04f 32ff 	mov.w	r2, #4294967295
 8005cde:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ce0:	e008      	b.n	8005cf4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ce2:	4b07      	ldr	r3, [pc, #28]	; (8005d00 <prvResetNextTaskUnblockTime+0x38>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	4a04      	ldr	r2, [pc, #16]	; (8005d04 <prvResetNextTaskUnblockTime+0x3c>)
 8005cf2:	6013      	str	r3, [r2, #0]
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr
 8005d00:	20000d4c 	.word	0x20000d4c
 8005d04:	20000db4 	.word	0x20000db4

08005d08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005d0e:	4b0b      	ldr	r3, [pc, #44]	; (8005d3c <xTaskGetSchedulerState+0x34>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d102      	bne.n	8005d1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005d16:	2301      	movs	r3, #1
 8005d18:	607b      	str	r3, [r7, #4]
 8005d1a:	e008      	b.n	8005d2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d1c:	4b08      	ldr	r3, [pc, #32]	; (8005d40 <xTaskGetSchedulerState+0x38>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d102      	bne.n	8005d2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005d24:	2302      	movs	r3, #2
 8005d26:	607b      	str	r3, [r7, #4]
 8005d28:	e001      	b.n	8005d2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d2e:	687b      	ldr	r3, [r7, #4]
	}
 8005d30:	4618      	mov	r0, r3
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr
 8005d3c:	20000da0 	.word	0x20000da0
 8005d40:	20000dbc 	.word	0x20000dbc

08005d44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b086      	sub	sp, #24
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d50:	2300      	movs	r3, #0
 8005d52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d056      	beq.n	8005e08 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d5a:	4b2e      	ldr	r3, [pc, #184]	; (8005e14 <xTaskPriorityDisinherit+0xd0>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d00a      	beq.n	8005d7a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d68:	f383 8811 	msr	BASEPRI, r3
 8005d6c:	f3bf 8f6f 	isb	sy
 8005d70:	f3bf 8f4f 	dsb	sy
 8005d74:	60fb      	str	r3, [r7, #12]
}
 8005d76:	bf00      	nop
 8005d78:	e7fe      	b.n	8005d78 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10a      	bne.n	8005d98 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	60bb      	str	r3, [r7, #8]
}
 8005d94:	bf00      	nop
 8005d96:	e7fe      	b.n	8005d96 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d9c:	1e5a      	subs	r2, r3, #1
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d02c      	beq.n	8005e08 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d128      	bne.n	8005e08 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	3304      	adds	r3, #4
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7fe fc70 	bl	80046a0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dcc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dd8:	4b0f      	ldr	r3, [pc, #60]	; (8005e18 <xTaskPriorityDisinherit+0xd4>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d903      	bls.n	8005de8 <xTaskPriorityDisinherit+0xa4>
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de4:	4a0c      	ldr	r2, [pc, #48]	; (8005e18 <xTaskPriorityDisinherit+0xd4>)
 8005de6:	6013      	str	r3, [r2, #0]
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dec:	4613      	mov	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	4a09      	ldr	r2, [pc, #36]	; (8005e1c <xTaskPriorityDisinherit+0xd8>)
 8005df6:	441a      	add	r2, r3
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	3304      	adds	r3, #4
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	4610      	mov	r0, r2
 8005e00:	f7fe fbf1 	bl	80045e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005e04:	2301      	movs	r3, #1
 8005e06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e08:	697b      	ldr	r3, [r7, #20]
	}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3718      	adds	r7, #24
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	200008c0 	.word	0x200008c0
 8005e18:	20000d9c 	.word	0x20000d9c
 8005e1c:	200008c4 	.word	0x200008c4

08005e20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e2a:	4b21      	ldr	r3, [pc, #132]	; (8005eb0 <prvAddCurrentTaskToDelayedList+0x90>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e30:	4b20      	ldr	r3, [pc, #128]	; (8005eb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	3304      	adds	r3, #4
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7fe fc32 	bl	80046a0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e42:	d10a      	bne.n	8005e5a <prvAddCurrentTaskToDelayedList+0x3a>
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d007      	beq.n	8005e5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e4a:	4b1a      	ldr	r3, [pc, #104]	; (8005eb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	3304      	adds	r3, #4
 8005e50:	4619      	mov	r1, r3
 8005e52:	4819      	ldr	r0, [pc, #100]	; (8005eb8 <prvAddCurrentTaskToDelayedList+0x98>)
 8005e54:	f7fe fbc7 	bl	80045e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e58:	e026      	b.n	8005ea8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4413      	add	r3, r2
 8005e60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e62:	4b14      	ldr	r3, [pc, #80]	; (8005eb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d209      	bcs.n	8005e86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e72:	4b12      	ldr	r3, [pc, #72]	; (8005ebc <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	4b0f      	ldr	r3, [pc, #60]	; (8005eb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3304      	adds	r3, #4
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	4610      	mov	r0, r2
 8005e80:	f7fe fbd5 	bl	800462e <vListInsert>
}
 8005e84:	e010      	b.n	8005ea8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e86:	4b0e      	ldr	r3, [pc, #56]	; (8005ec0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	4b0a      	ldr	r3, [pc, #40]	; (8005eb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	3304      	adds	r3, #4
 8005e90:	4619      	mov	r1, r3
 8005e92:	4610      	mov	r0, r2
 8005e94:	f7fe fbcb 	bl	800462e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e98:	4b0a      	ldr	r3, [pc, #40]	; (8005ec4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68ba      	ldr	r2, [r7, #8]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d202      	bcs.n	8005ea8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005ea2:	4a08      	ldr	r2, [pc, #32]	; (8005ec4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	6013      	str	r3, [r2, #0]
}
 8005ea8:	bf00      	nop
 8005eaa:	3710      	adds	r7, #16
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	20000d98 	.word	0x20000d98
 8005eb4:	200008c0 	.word	0x200008c0
 8005eb8:	20000d80 	.word	0x20000d80
 8005ebc:	20000d50 	.word	0x20000d50
 8005ec0:	20000d4c 	.word	0x20000d4c
 8005ec4:	20000db4 	.word	0x20000db4

08005ec8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b08a      	sub	sp, #40	; 0x28
 8005ecc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005ed2:	f000 fb07 	bl	80064e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005ed6:	4b1c      	ldr	r3, [pc, #112]	; (8005f48 <xTimerCreateTimerTask+0x80>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d021      	beq.n	8005f22 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005ee6:	1d3a      	adds	r2, r7, #4
 8005ee8:	f107 0108 	add.w	r1, r7, #8
 8005eec:	f107 030c 	add.w	r3, r7, #12
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f7fe fb31 	bl	8004558 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005ef6:	6879      	ldr	r1, [r7, #4]
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	9202      	str	r2, [sp, #8]
 8005efe:	9301      	str	r3, [sp, #4]
 8005f00:	2302      	movs	r3, #2
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	2300      	movs	r3, #0
 8005f06:	460a      	mov	r2, r1
 8005f08:	4910      	ldr	r1, [pc, #64]	; (8005f4c <xTimerCreateTimerTask+0x84>)
 8005f0a:	4811      	ldr	r0, [pc, #68]	; (8005f50 <xTimerCreateTimerTask+0x88>)
 8005f0c:	f7ff f8de 	bl	80050cc <xTaskCreateStatic>
 8005f10:	4603      	mov	r3, r0
 8005f12:	4a10      	ldr	r2, [pc, #64]	; (8005f54 <xTimerCreateTimerTask+0x8c>)
 8005f14:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005f16:	4b0f      	ldr	r3, [pc, #60]	; (8005f54 <xTimerCreateTimerTask+0x8c>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d10a      	bne.n	8005f3e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f2c:	f383 8811 	msr	BASEPRI, r3
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	613b      	str	r3, [r7, #16]
}
 8005f3a:	bf00      	nop
 8005f3c:	e7fe      	b.n	8005f3c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005f3e:	697b      	ldr	r3, [r7, #20]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3718      	adds	r7, #24
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	20000df0 	.word	0x20000df0
 8005f4c:	0800a42c 	.word	0x0800a42c
 8005f50:	0800608d 	.word	0x0800608d
 8005f54:	20000df4 	.word	0x20000df4

08005f58 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b08a      	sub	sp, #40	; 0x28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
 8005f64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005f66:	2300      	movs	r3, #0
 8005f68:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10a      	bne.n	8005f86 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	623b      	str	r3, [r7, #32]
}
 8005f82:	bf00      	nop
 8005f84:	e7fe      	b.n	8005f84 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f86:	4b1a      	ldr	r3, [pc, #104]	; (8005ff0 <xTimerGenericCommand+0x98>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d02a      	beq.n	8005fe4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	2b05      	cmp	r3, #5
 8005f9e:	dc18      	bgt.n	8005fd2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005fa0:	f7ff feb2 	bl	8005d08 <xTaskGetSchedulerState>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d109      	bne.n	8005fbe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005faa:	4b11      	ldr	r3, [pc, #68]	; (8005ff0 <xTimerGenericCommand+0x98>)
 8005fac:	6818      	ldr	r0, [r3, #0]
 8005fae:	f107 0110 	add.w	r1, r7, #16
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fb6:	f7fe fca1 	bl	80048fc <xQueueGenericSend>
 8005fba:	6278      	str	r0, [r7, #36]	; 0x24
 8005fbc:	e012      	b.n	8005fe4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005fbe:	4b0c      	ldr	r3, [pc, #48]	; (8005ff0 <xTimerGenericCommand+0x98>)
 8005fc0:	6818      	ldr	r0, [r3, #0]
 8005fc2:	f107 0110 	add.w	r1, r7, #16
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f7fe fc97 	bl	80048fc <xQueueGenericSend>
 8005fce:	6278      	str	r0, [r7, #36]	; 0x24
 8005fd0:	e008      	b.n	8005fe4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005fd2:	4b07      	ldr	r3, [pc, #28]	; (8005ff0 <xTimerGenericCommand+0x98>)
 8005fd4:	6818      	ldr	r0, [r3, #0]
 8005fd6:	f107 0110 	add.w	r1, r7, #16
 8005fda:	2300      	movs	r3, #0
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	f7fe fd8b 	bl	8004af8 <xQueueGenericSendFromISR>
 8005fe2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3728      	adds	r7, #40	; 0x28
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	20000df0 	.word	0x20000df0

08005ff4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b088      	sub	sp, #32
 8005ff8:	af02      	add	r7, sp, #8
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ffe:	4b22      	ldr	r3, [pc, #136]	; (8006088 <prvProcessExpiredTimer+0x94>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	3304      	adds	r3, #4
 800600c:	4618      	mov	r0, r3
 800600e:	f7fe fb47 	bl	80046a0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006018:	f003 0304 	and.w	r3, r3, #4
 800601c:	2b00      	cmp	r3, #0
 800601e:	d022      	beq.n	8006066 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	699a      	ldr	r2, [r3, #24]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	18d1      	adds	r1, r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	683a      	ldr	r2, [r7, #0]
 800602c:	6978      	ldr	r0, [r7, #20]
 800602e:	f000 f8d1 	bl	80061d4 <prvInsertTimerInActiveList>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d01f      	beq.n	8006078 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006038:	2300      	movs	r3, #0
 800603a:	9300      	str	r3, [sp, #0]
 800603c:	2300      	movs	r3, #0
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	2100      	movs	r1, #0
 8006042:	6978      	ldr	r0, [r7, #20]
 8006044:	f7ff ff88 	bl	8005f58 <xTimerGenericCommand>
 8006048:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d113      	bne.n	8006078 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006054:	f383 8811 	msr	BASEPRI, r3
 8006058:	f3bf 8f6f 	isb	sy
 800605c:	f3bf 8f4f 	dsb	sy
 8006060:	60fb      	str	r3, [r7, #12]
}
 8006062:	bf00      	nop
 8006064:	e7fe      	b.n	8006064 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800606c:	f023 0301 	bic.w	r3, r3, #1
 8006070:	b2da      	uxtb	r2, r3
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	6a1b      	ldr	r3, [r3, #32]
 800607c:	6978      	ldr	r0, [r7, #20]
 800607e:	4798      	blx	r3
}
 8006080:	bf00      	nop
 8006082:	3718      	adds	r7, #24
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	20000de8 	.word	0x20000de8

0800608c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006094:	f107 0308 	add.w	r3, r7, #8
 8006098:	4618      	mov	r0, r3
 800609a:	f000 f857 	bl	800614c <prvGetNextExpireTime>
 800609e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	4619      	mov	r1, r3
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f803 	bl	80060b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80060aa:	f000 f8d5 	bl	8006258 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80060ae:	e7f1      	b.n	8006094 <prvTimerTask+0x8>

080060b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80060ba:	f7ff fa43 	bl	8005544 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060be:	f107 0308 	add.w	r3, r7, #8
 80060c2:	4618      	mov	r0, r3
 80060c4:	f000 f866 	bl	8006194 <prvSampleTimeNow>
 80060c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d130      	bne.n	8006132 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10a      	bne.n	80060ec <prvProcessTimerOrBlockTask+0x3c>
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d806      	bhi.n	80060ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80060de:	f7ff fa3f 	bl	8005560 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80060e2:	68f9      	ldr	r1, [r7, #12]
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f7ff ff85 	bl	8005ff4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80060ea:	e024      	b.n	8006136 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d008      	beq.n	8006104 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80060f2:	4b13      	ldr	r3, [pc, #76]	; (8006140 <prvProcessTimerOrBlockTask+0x90>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d101      	bne.n	8006100 <prvProcessTimerOrBlockTask+0x50>
 80060fc:	2301      	movs	r3, #1
 80060fe:	e000      	b.n	8006102 <prvProcessTimerOrBlockTask+0x52>
 8006100:	2300      	movs	r3, #0
 8006102:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006104:	4b0f      	ldr	r3, [pc, #60]	; (8006144 <prvProcessTimerOrBlockTask+0x94>)
 8006106:	6818      	ldr	r0, [r3, #0]
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	4619      	mov	r1, r3
 8006112:	f7fe ffa7 	bl	8005064 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006116:	f7ff fa23 	bl	8005560 <xTaskResumeAll>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d10a      	bne.n	8006136 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006120:	4b09      	ldr	r3, [pc, #36]	; (8006148 <prvProcessTimerOrBlockTask+0x98>)
 8006122:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	f3bf 8f4f 	dsb	sy
 800612c:	f3bf 8f6f 	isb	sy
}
 8006130:	e001      	b.n	8006136 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006132:	f7ff fa15 	bl	8005560 <xTaskResumeAll>
}
 8006136:	bf00      	nop
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	20000dec 	.word	0x20000dec
 8006144:	20000df0 	.word	0x20000df0
 8006148:	e000ed04 	.word	0xe000ed04

0800614c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006154:	4b0e      	ldr	r3, [pc, #56]	; (8006190 <prvGetNextExpireTime+0x44>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <prvGetNextExpireTime+0x16>
 800615e:	2201      	movs	r2, #1
 8006160:	e000      	b.n	8006164 <prvGetNextExpireTime+0x18>
 8006162:	2200      	movs	r2, #0
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d105      	bne.n	800617c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006170:	4b07      	ldr	r3, [pc, #28]	; (8006190 <prvGetNextExpireTime+0x44>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	60fb      	str	r3, [r7, #12]
 800617a:	e001      	b.n	8006180 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800617c:	2300      	movs	r3, #0
 800617e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006180:	68fb      	ldr	r3, [r7, #12]
}
 8006182:	4618      	mov	r0, r3
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	20000de8 	.word	0x20000de8

08006194 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800619c:	f7ff fa7e 	bl	800569c <xTaskGetTickCount>
 80061a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80061a2:	4b0b      	ldr	r3, [pc, #44]	; (80061d0 <prvSampleTimeNow+0x3c>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d205      	bcs.n	80061b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80061ac:	f000 f936 	bl	800641c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	601a      	str	r2, [r3, #0]
 80061b6:	e002      	b.n	80061be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80061be:	4a04      	ldr	r2, [pc, #16]	; (80061d0 <prvSampleTimeNow+0x3c>)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80061c4:	68fb      	ldr	r3, [r7, #12]
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	20000df8 	.word	0x20000df8

080061d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b086      	sub	sp, #24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
 80061e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80061e2:	2300      	movs	r3, #0
 80061e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80061f2:	68ba      	ldr	r2, [r7, #8]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d812      	bhi.n	8006220 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	1ad2      	subs	r2, r2, r3
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	429a      	cmp	r2, r3
 8006206:	d302      	bcc.n	800620e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006208:	2301      	movs	r3, #1
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	e01b      	b.n	8006246 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800620e:	4b10      	ldr	r3, [pc, #64]	; (8006250 <prvInsertTimerInActiveList+0x7c>)
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	3304      	adds	r3, #4
 8006216:	4619      	mov	r1, r3
 8006218:	4610      	mov	r0, r2
 800621a:	f7fe fa08 	bl	800462e <vListInsert>
 800621e:	e012      	b.n	8006246 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	429a      	cmp	r2, r3
 8006226:	d206      	bcs.n	8006236 <prvInsertTimerInActiveList+0x62>
 8006228:	68ba      	ldr	r2, [r7, #8]
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	429a      	cmp	r2, r3
 800622e:	d302      	bcc.n	8006236 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006230:	2301      	movs	r3, #1
 8006232:	617b      	str	r3, [r7, #20]
 8006234:	e007      	b.n	8006246 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006236:	4b07      	ldr	r3, [pc, #28]	; (8006254 <prvInsertTimerInActiveList+0x80>)
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	3304      	adds	r3, #4
 800623e:	4619      	mov	r1, r3
 8006240:	4610      	mov	r0, r2
 8006242:	f7fe f9f4 	bl	800462e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006246:	697b      	ldr	r3, [r7, #20]
}
 8006248:	4618      	mov	r0, r3
 800624a:	3718      	adds	r7, #24
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}
 8006250:	20000dec 	.word	0x20000dec
 8006254:	20000de8 	.word	0x20000de8

08006258 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b08e      	sub	sp, #56	; 0x38
 800625c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800625e:	e0ca      	b.n	80063f6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	da18      	bge.n	8006298 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006266:	1d3b      	adds	r3, r7, #4
 8006268:	3304      	adds	r3, #4
 800626a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800626c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626e:	2b00      	cmp	r3, #0
 8006270:	d10a      	bne.n	8006288 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006276:	f383 8811 	msr	BASEPRI, r3
 800627a:	f3bf 8f6f 	isb	sy
 800627e:	f3bf 8f4f 	dsb	sy
 8006282:	61fb      	str	r3, [r7, #28]
}
 8006284:	bf00      	nop
 8006286:	e7fe      	b.n	8006286 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800628e:	6850      	ldr	r0, [r2, #4]
 8006290:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006292:	6892      	ldr	r2, [r2, #8]
 8006294:	4611      	mov	r1, r2
 8006296:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2b00      	cmp	r3, #0
 800629c:	f2c0 80aa 	blt.w	80063f4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80062a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a6:	695b      	ldr	r3, [r3, #20]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d004      	beq.n	80062b6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ae:	3304      	adds	r3, #4
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7fe f9f5 	bl	80046a0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80062b6:	463b      	mov	r3, r7
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7ff ff6b 	bl	8006194 <prvSampleTimeNow>
 80062be:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b09      	cmp	r3, #9
 80062c4:	f200 8097 	bhi.w	80063f6 <prvProcessReceivedCommands+0x19e>
 80062c8:	a201      	add	r2, pc, #4	; (adr r2, 80062d0 <prvProcessReceivedCommands+0x78>)
 80062ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ce:	bf00      	nop
 80062d0:	080062f9 	.word	0x080062f9
 80062d4:	080062f9 	.word	0x080062f9
 80062d8:	080062f9 	.word	0x080062f9
 80062dc:	0800636d 	.word	0x0800636d
 80062e0:	08006381 	.word	0x08006381
 80062e4:	080063cb 	.word	0x080063cb
 80062e8:	080062f9 	.word	0x080062f9
 80062ec:	080062f9 	.word	0x080062f9
 80062f0:	0800636d 	.word	0x0800636d
 80062f4:	08006381 	.word	0x08006381
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062fe:	f043 0301 	orr.w	r3, r3, #1
 8006302:	b2da      	uxtb	r2, r3
 8006304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006306:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	18d1      	adds	r1, r2, r3
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006316:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006318:	f7ff ff5c 	bl	80061d4 <prvInsertTimerInActiveList>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d069      	beq.n	80063f6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006328:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800632a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800632c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006330:	f003 0304 	and.w	r3, r3, #4
 8006334:	2b00      	cmp	r3, #0
 8006336:	d05e      	beq.n	80063f6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	441a      	add	r2, r3
 8006340:	2300      	movs	r3, #0
 8006342:	9300      	str	r3, [sp, #0]
 8006344:	2300      	movs	r3, #0
 8006346:	2100      	movs	r1, #0
 8006348:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800634a:	f7ff fe05 	bl	8005f58 <xTimerGenericCommand>
 800634e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006350:	6a3b      	ldr	r3, [r7, #32]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d14f      	bne.n	80063f6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800635a:	f383 8811 	msr	BASEPRI, r3
 800635e:	f3bf 8f6f 	isb	sy
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	61bb      	str	r3, [r7, #24]
}
 8006368:	bf00      	nop
 800636a:	e7fe      	b.n	800636a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800636c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006372:	f023 0301 	bic.w	r3, r3, #1
 8006376:	b2da      	uxtb	r2, r3
 8006378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800637e:	e03a      	b.n	80063f6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006382:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006386:	f043 0301 	orr.w	r3, r3, #1
 800638a:	b2da      	uxtb	r2, r3
 800638c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800638e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006392:	68ba      	ldr	r2, [r7, #8]
 8006394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006396:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d10a      	bne.n	80063b6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80063a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a4:	f383 8811 	msr	BASEPRI, r3
 80063a8:	f3bf 8f6f 	isb	sy
 80063ac:	f3bf 8f4f 	dsb	sy
 80063b0:	617b      	str	r3, [r7, #20]
}
 80063b2:	bf00      	nop
 80063b4:	e7fe      	b.n	80063b4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80063b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b8:	699a      	ldr	r2, [r3, #24]
 80063ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063bc:	18d1      	adds	r1, r2, r3
 80063be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063c4:	f7ff ff06 	bl	80061d4 <prvInsertTimerInActiveList>
					break;
 80063c8:	e015      	b.n	80063f6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80063ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063d0:	f003 0302 	and.w	r3, r3, #2
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d103      	bne.n	80063e0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80063d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063da:	f000 fbe1 	bl	8006ba0 <vPortFree>
 80063de:	e00a      	b.n	80063f6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063e6:	f023 0301 	bic.w	r3, r3, #1
 80063ea:	b2da      	uxtb	r2, r3
 80063ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80063f2:	e000      	b.n	80063f6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80063f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063f6:	4b08      	ldr	r3, [pc, #32]	; (8006418 <prvProcessReceivedCommands+0x1c0>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	1d39      	adds	r1, r7, #4
 80063fc:	2200      	movs	r2, #0
 80063fe:	4618      	mov	r0, r3
 8006400:	f7fe fc16 	bl	8004c30 <xQueueReceive>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	f47f af2a 	bne.w	8006260 <prvProcessReceivedCommands+0x8>
	}
}
 800640c:	bf00      	nop
 800640e:	bf00      	nop
 8006410:	3730      	adds	r7, #48	; 0x30
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	20000df0 	.word	0x20000df0

0800641c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b088      	sub	sp, #32
 8006420:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006422:	e048      	b.n	80064b6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006424:	4b2d      	ldr	r3, [pc, #180]	; (80064dc <prvSwitchTimerLists+0xc0>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800642e:	4b2b      	ldr	r3, [pc, #172]	; (80064dc <prvSwitchTimerLists+0xc0>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	3304      	adds	r3, #4
 800643c:	4618      	mov	r0, r3
 800643e:	f7fe f92f 	bl	80046a0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006450:	f003 0304 	and.w	r3, r3, #4
 8006454:	2b00      	cmp	r3, #0
 8006456:	d02e      	beq.n	80064b6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	4413      	add	r3, r2
 8006460:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006462:	68ba      	ldr	r2, [r7, #8]
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	429a      	cmp	r2, r3
 8006468:	d90e      	bls.n	8006488 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	68ba      	ldr	r2, [r7, #8]
 800646e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006476:	4b19      	ldr	r3, [pc, #100]	; (80064dc <prvSwitchTimerLists+0xc0>)
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	3304      	adds	r3, #4
 800647e:	4619      	mov	r1, r3
 8006480:	4610      	mov	r0, r2
 8006482:	f7fe f8d4 	bl	800462e <vListInsert>
 8006486:	e016      	b.n	80064b6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006488:	2300      	movs	r3, #0
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	2300      	movs	r3, #0
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	2100      	movs	r1, #0
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f7ff fd60 	bl	8005f58 <xTimerGenericCommand>
 8006498:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d10a      	bne.n	80064b6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a4:	f383 8811 	msr	BASEPRI, r3
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	603b      	str	r3, [r7, #0]
}
 80064b2:	bf00      	nop
 80064b4:	e7fe      	b.n	80064b4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80064b6:	4b09      	ldr	r3, [pc, #36]	; (80064dc <prvSwitchTimerLists+0xc0>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1b1      	bne.n	8006424 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80064c0:	4b06      	ldr	r3, [pc, #24]	; (80064dc <prvSwitchTimerLists+0xc0>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80064c6:	4b06      	ldr	r3, [pc, #24]	; (80064e0 <prvSwitchTimerLists+0xc4>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a04      	ldr	r2, [pc, #16]	; (80064dc <prvSwitchTimerLists+0xc0>)
 80064cc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80064ce:	4a04      	ldr	r2, [pc, #16]	; (80064e0 <prvSwitchTimerLists+0xc4>)
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	6013      	str	r3, [r2, #0]
}
 80064d4:	bf00      	nop
 80064d6:	3718      	adds	r7, #24
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	20000de8 	.word	0x20000de8
 80064e0:	20000dec 	.word	0x20000dec

080064e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b082      	sub	sp, #8
 80064e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80064ea:	f000 f96b 	bl	80067c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80064ee:	4b15      	ldr	r3, [pc, #84]	; (8006544 <prvCheckForValidListAndQueue+0x60>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d120      	bne.n	8006538 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80064f6:	4814      	ldr	r0, [pc, #80]	; (8006548 <prvCheckForValidListAndQueue+0x64>)
 80064f8:	f7fe f848 	bl	800458c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80064fc:	4813      	ldr	r0, [pc, #76]	; (800654c <prvCheckForValidListAndQueue+0x68>)
 80064fe:	f7fe f845 	bl	800458c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006502:	4b13      	ldr	r3, [pc, #76]	; (8006550 <prvCheckForValidListAndQueue+0x6c>)
 8006504:	4a10      	ldr	r2, [pc, #64]	; (8006548 <prvCheckForValidListAndQueue+0x64>)
 8006506:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006508:	4b12      	ldr	r3, [pc, #72]	; (8006554 <prvCheckForValidListAndQueue+0x70>)
 800650a:	4a10      	ldr	r2, [pc, #64]	; (800654c <prvCheckForValidListAndQueue+0x68>)
 800650c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800650e:	2300      	movs	r3, #0
 8006510:	9300      	str	r3, [sp, #0]
 8006512:	4b11      	ldr	r3, [pc, #68]	; (8006558 <prvCheckForValidListAndQueue+0x74>)
 8006514:	4a11      	ldr	r2, [pc, #68]	; (800655c <prvCheckForValidListAndQueue+0x78>)
 8006516:	2110      	movs	r1, #16
 8006518:	200a      	movs	r0, #10
 800651a:	f7fe f953 	bl	80047c4 <xQueueGenericCreateStatic>
 800651e:	4603      	mov	r3, r0
 8006520:	4a08      	ldr	r2, [pc, #32]	; (8006544 <prvCheckForValidListAndQueue+0x60>)
 8006522:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006524:	4b07      	ldr	r3, [pc, #28]	; (8006544 <prvCheckForValidListAndQueue+0x60>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d005      	beq.n	8006538 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800652c:	4b05      	ldr	r3, [pc, #20]	; (8006544 <prvCheckForValidListAndQueue+0x60>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	490b      	ldr	r1, [pc, #44]	; (8006560 <prvCheckForValidListAndQueue+0x7c>)
 8006532:	4618      	mov	r0, r3
 8006534:	f7fe fd6c 	bl	8005010 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006538:	f000 f974 	bl	8006824 <vPortExitCritical>
}
 800653c:	bf00      	nop
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	20000df0 	.word	0x20000df0
 8006548:	20000dc0 	.word	0x20000dc0
 800654c:	20000dd4 	.word	0x20000dd4
 8006550:	20000de8 	.word	0x20000de8
 8006554:	20000dec 	.word	0x20000dec
 8006558:	20000e9c 	.word	0x20000e9c
 800655c:	20000dfc 	.word	0x20000dfc
 8006560:	0800a434 	.word	0x0800a434

08006564 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	3b04      	subs	r3, #4
 8006574:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800657c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	3b04      	subs	r3, #4
 8006582:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	f023 0201 	bic.w	r2, r3, #1
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	3b04      	subs	r3, #4
 8006592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006594:	4a0c      	ldr	r2, [pc, #48]	; (80065c8 <pxPortInitialiseStack+0x64>)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	3b14      	subs	r3, #20
 800659e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	3b04      	subs	r3, #4
 80065aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f06f 0202 	mvn.w	r2, #2
 80065b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	3b20      	subs	r3, #32
 80065b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80065ba:	68fb      	ldr	r3, [r7, #12]
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3714      	adds	r7, #20
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr
 80065c8:	080065cd 	.word	0x080065cd

080065cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80065d2:	2300      	movs	r3, #0
 80065d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80065d6:	4b12      	ldr	r3, [pc, #72]	; (8006620 <prvTaskExitError+0x54>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065de:	d00a      	beq.n	80065f6 <prvTaskExitError+0x2a>
	__asm volatile
 80065e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e4:	f383 8811 	msr	BASEPRI, r3
 80065e8:	f3bf 8f6f 	isb	sy
 80065ec:	f3bf 8f4f 	dsb	sy
 80065f0:	60fb      	str	r3, [r7, #12]
}
 80065f2:	bf00      	nop
 80065f4:	e7fe      	b.n	80065f4 <prvTaskExitError+0x28>
	__asm volatile
 80065f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065fa:	f383 8811 	msr	BASEPRI, r3
 80065fe:	f3bf 8f6f 	isb	sy
 8006602:	f3bf 8f4f 	dsb	sy
 8006606:	60bb      	str	r3, [r7, #8]
}
 8006608:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800660a:	bf00      	nop
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d0fc      	beq.n	800660c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006612:	bf00      	nop
 8006614:	bf00      	nop
 8006616:	3714      	adds	r7, #20
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr
 8006620:	2000000c 	.word	0x2000000c
	...

08006630 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006630:	4b07      	ldr	r3, [pc, #28]	; (8006650 <pxCurrentTCBConst2>)
 8006632:	6819      	ldr	r1, [r3, #0]
 8006634:	6808      	ldr	r0, [r1, #0]
 8006636:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663a:	f380 8809 	msr	PSP, r0
 800663e:	f3bf 8f6f 	isb	sy
 8006642:	f04f 0000 	mov.w	r0, #0
 8006646:	f380 8811 	msr	BASEPRI, r0
 800664a:	4770      	bx	lr
 800664c:	f3af 8000 	nop.w

08006650 <pxCurrentTCBConst2>:
 8006650:	200008c0 	.word	0x200008c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006654:	bf00      	nop
 8006656:	bf00      	nop

08006658 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006658:	4808      	ldr	r0, [pc, #32]	; (800667c <prvPortStartFirstTask+0x24>)
 800665a:	6800      	ldr	r0, [r0, #0]
 800665c:	6800      	ldr	r0, [r0, #0]
 800665e:	f380 8808 	msr	MSP, r0
 8006662:	f04f 0000 	mov.w	r0, #0
 8006666:	f380 8814 	msr	CONTROL, r0
 800666a:	b662      	cpsie	i
 800666c:	b661      	cpsie	f
 800666e:	f3bf 8f4f 	dsb	sy
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	df00      	svc	0
 8006678:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800667a:	bf00      	nop
 800667c:	e000ed08 	.word	0xe000ed08

08006680 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b086      	sub	sp, #24
 8006684:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006686:	4b46      	ldr	r3, [pc, #280]	; (80067a0 <xPortStartScheduler+0x120>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a46      	ldr	r2, [pc, #280]	; (80067a4 <xPortStartScheduler+0x124>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d10a      	bne.n	80066a6 <xPortStartScheduler+0x26>
	__asm volatile
 8006690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	613b      	str	r3, [r7, #16]
}
 80066a2:	bf00      	nop
 80066a4:	e7fe      	b.n	80066a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80066a6:	4b3e      	ldr	r3, [pc, #248]	; (80067a0 <xPortStartScheduler+0x120>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a3f      	ldr	r2, [pc, #252]	; (80067a8 <xPortStartScheduler+0x128>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d10a      	bne.n	80066c6 <xPortStartScheduler+0x46>
	__asm volatile
 80066b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b4:	f383 8811 	msr	BASEPRI, r3
 80066b8:	f3bf 8f6f 	isb	sy
 80066bc:	f3bf 8f4f 	dsb	sy
 80066c0:	60fb      	str	r3, [r7, #12]
}
 80066c2:	bf00      	nop
 80066c4:	e7fe      	b.n	80066c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80066c6:	4b39      	ldr	r3, [pc, #228]	; (80067ac <xPortStartScheduler+0x12c>)
 80066c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	22ff      	movs	r2, #255	; 0xff
 80066d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80066e0:	78fb      	ldrb	r3, [r7, #3]
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80066e8:	b2da      	uxtb	r2, r3
 80066ea:	4b31      	ldr	r3, [pc, #196]	; (80067b0 <xPortStartScheduler+0x130>)
 80066ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80066ee:	4b31      	ldr	r3, [pc, #196]	; (80067b4 <xPortStartScheduler+0x134>)
 80066f0:	2207      	movs	r2, #7
 80066f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066f4:	e009      	b.n	800670a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80066f6:	4b2f      	ldr	r3, [pc, #188]	; (80067b4 <xPortStartScheduler+0x134>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	3b01      	subs	r3, #1
 80066fc:	4a2d      	ldr	r2, [pc, #180]	; (80067b4 <xPortStartScheduler+0x134>)
 80066fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006700:	78fb      	ldrb	r3, [r7, #3]
 8006702:	b2db      	uxtb	r3, r3
 8006704:	005b      	lsls	r3, r3, #1
 8006706:	b2db      	uxtb	r3, r3
 8006708:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800670a:	78fb      	ldrb	r3, [r7, #3]
 800670c:	b2db      	uxtb	r3, r3
 800670e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006712:	2b80      	cmp	r3, #128	; 0x80
 8006714:	d0ef      	beq.n	80066f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006716:	4b27      	ldr	r3, [pc, #156]	; (80067b4 <xPortStartScheduler+0x134>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f1c3 0307 	rsb	r3, r3, #7
 800671e:	2b04      	cmp	r3, #4
 8006720:	d00a      	beq.n	8006738 <xPortStartScheduler+0xb8>
	__asm volatile
 8006722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	60bb      	str	r3, [r7, #8]
}
 8006734:	bf00      	nop
 8006736:	e7fe      	b.n	8006736 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006738:	4b1e      	ldr	r3, [pc, #120]	; (80067b4 <xPortStartScheduler+0x134>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	021b      	lsls	r3, r3, #8
 800673e:	4a1d      	ldr	r2, [pc, #116]	; (80067b4 <xPortStartScheduler+0x134>)
 8006740:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006742:	4b1c      	ldr	r3, [pc, #112]	; (80067b4 <xPortStartScheduler+0x134>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800674a:	4a1a      	ldr	r2, [pc, #104]	; (80067b4 <xPortStartScheduler+0x134>)
 800674c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	b2da      	uxtb	r2, r3
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006756:	4b18      	ldr	r3, [pc, #96]	; (80067b8 <xPortStartScheduler+0x138>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a17      	ldr	r2, [pc, #92]	; (80067b8 <xPortStartScheduler+0x138>)
 800675c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006760:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006762:	4b15      	ldr	r3, [pc, #84]	; (80067b8 <xPortStartScheduler+0x138>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a14      	ldr	r2, [pc, #80]	; (80067b8 <xPortStartScheduler+0x138>)
 8006768:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800676c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800676e:	f000 f8dd 	bl	800692c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006772:	4b12      	ldr	r3, [pc, #72]	; (80067bc <xPortStartScheduler+0x13c>)
 8006774:	2200      	movs	r2, #0
 8006776:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006778:	f000 f8fc 	bl	8006974 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800677c:	4b10      	ldr	r3, [pc, #64]	; (80067c0 <xPortStartScheduler+0x140>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a0f      	ldr	r2, [pc, #60]	; (80067c0 <xPortStartScheduler+0x140>)
 8006782:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006786:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006788:	f7ff ff66 	bl	8006658 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800678c:	f7ff f850 	bl	8005830 <vTaskSwitchContext>
	prvTaskExitError();
 8006790:	f7ff ff1c 	bl	80065cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3718      	adds	r7, #24
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	e000ed00 	.word	0xe000ed00
 80067a4:	410fc271 	.word	0x410fc271
 80067a8:	410fc270 	.word	0x410fc270
 80067ac:	e000e400 	.word	0xe000e400
 80067b0:	20000eec 	.word	0x20000eec
 80067b4:	20000ef0 	.word	0x20000ef0
 80067b8:	e000ed20 	.word	0xe000ed20
 80067bc:	2000000c 	.word	0x2000000c
 80067c0:	e000ef34 	.word	0xe000ef34

080067c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
	__asm volatile
 80067ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ce:	f383 8811 	msr	BASEPRI, r3
 80067d2:	f3bf 8f6f 	isb	sy
 80067d6:	f3bf 8f4f 	dsb	sy
 80067da:	607b      	str	r3, [r7, #4]
}
 80067dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80067de:	4b0f      	ldr	r3, [pc, #60]	; (800681c <vPortEnterCritical+0x58>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	3301      	adds	r3, #1
 80067e4:	4a0d      	ldr	r2, [pc, #52]	; (800681c <vPortEnterCritical+0x58>)
 80067e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80067e8:	4b0c      	ldr	r3, [pc, #48]	; (800681c <vPortEnterCritical+0x58>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d10f      	bne.n	8006810 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80067f0:	4b0b      	ldr	r3, [pc, #44]	; (8006820 <vPortEnterCritical+0x5c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d00a      	beq.n	8006810 <vPortEnterCritical+0x4c>
	__asm volatile
 80067fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067fe:	f383 8811 	msr	BASEPRI, r3
 8006802:	f3bf 8f6f 	isb	sy
 8006806:	f3bf 8f4f 	dsb	sy
 800680a:	603b      	str	r3, [r7, #0]
}
 800680c:	bf00      	nop
 800680e:	e7fe      	b.n	800680e <vPortEnterCritical+0x4a>
	}
}
 8006810:	bf00      	nop
 8006812:	370c      	adds	r7, #12
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr
 800681c:	2000000c 	.word	0x2000000c
 8006820:	e000ed04 	.word	0xe000ed04

08006824 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800682a:	4b12      	ldr	r3, [pc, #72]	; (8006874 <vPortExitCritical+0x50>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d10a      	bne.n	8006848 <vPortExitCritical+0x24>
	__asm volatile
 8006832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006836:	f383 8811 	msr	BASEPRI, r3
 800683a:	f3bf 8f6f 	isb	sy
 800683e:	f3bf 8f4f 	dsb	sy
 8006842:	607b      	str	r3, [r7, #4]
}
 8006844:	bf00      	nop
 8006846:	e7fe      	b.n	8006846 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006848:	4b0a      	ldr	r3, [pc, #40]	; (8006874 <vPortExitCritical+0x50>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	3b01      	subs	r3, #1
 800684e:	4a09      	ldr	r2, [pc, #36]	; (8006874 <vPortExitCritical+0x50>)
 8006850:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006852:	4b08      	ldr	r3, [pc, #32]	; (8006874 <vPortExitCritical+0x50>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d105      	bne.n	8006866 <vPortExitCritical+0x42>
 800685a:	2300      	movs	r3, #0
 800685c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	f383 8811 	msr	BASEPRI, r3
}
 8006864:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006866:	bf00      	nop
 8006868:	370c      	adds	r7, #12
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	2000000c 	.word	0x2000000c
	...

08006880 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006880:	f3ef 8009 	mrs	r0, PSP
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	4b15      	ldr	r3, [pc, #84]	; (80068e0 <pxCurrentTCBConst>)
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	f01e 0f10 	tst.w	lr, #16
 8006890:	bf08      	it	eq
 8006892:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006896:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800689a:	6010      	str	r0, [r2, #0]
 800689c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80068a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80068a4:	f380 8811 	msr	BASEPRI, r0
 80068a8:	f3bf 8f4f 	dsb	sy
 80068ac:	f3bf 8f6f 	isb	sy
 80068b0:	f7fe ffbe 	bl	8005830 <vTaskSwitchContext>
 80068b4:	f04f 0000 	mov.w	r0, #0
 80068b8:	f380 8811 	msr	BASEPRI, r0
 80068bc:	bc09      	pop	{r0, r3}
 80068be:	6819      	ldr	r1, [r3, #0]
 80068c0:	6808      	ldr	r0, [r1, #0]
 80068c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c6:	f01e 0f10 	tst.w	lr, #16
 80068ca:	bf08      	it	eq
 80068cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80068d0:	f380 8809 	msr	PSP, r0
 80068d4:	f3bf 8f6f 	isb	sy
 80068d8:	4770      	bx	lr
 80068da:	bf00      	nop
 80068dc:	f3af 8000 	nop.w

080068e0 <pxCurrentTCBConst>:
 80068e0:	200008c0 	.word	0x200008c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80068e4:	bf00      	nop
 80068e6:	bf00      	nop

080068e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
	__asm volatile
 80068ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f2:	f383 8811 	msr	BASEPRI, r3
 80068f6:	f3bf 8f6f 	isb	sy
 80068fa:	f3bf 8f4f 	dsb	sy
 80068fe:	607b      	str	r3, [r7, #4]
}
 8006900:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006902:	f7fe fedb 	bl	80056bc <xTaskIncrementTick>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d003      	beq.n	8006914 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800690c:	4b06      	ldr	r3, [pc, #24]	; (8006928 <xPortSysTickHandler+0x40>)
 800690e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006912:	601a      	str	r2, [r3, #0]
 8006914:	2300      	movs	r3, #0
 8006916:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	f383 8811 	msr	BASEPRI, r3
}
 800691e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006920:	bf00      	nop
 8006922:	3708      	adds	r7, #8
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	e000ed04 	.word	0xe000ed04

0800692c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800692c:	b480      	push	{r7}
 800692e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006930:	4b0b      	ldr	r3, [pc, #44]	; (8006960 <vPortSetupTimerInterrupt+0x34>)
 8006932:	2200      	movs	r2, #0
 8006934:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006936:	4b0b      	ldr	r3, [pc, #44]	; (8006964 <vPortSetupTimerInterrupt+0x38>)
 8006938:	2200      	movs	r2, #0
 800693a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800693c:	4b0a      	ldr	r3, [pc, #40]	; (8006968 <vPortSetupTimerInterrupt+0x3c>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a0a      	ldr	r2, [pc, #40]	; (800696c <vPortSetupTimerInterrupt+0x40>)
 8006942:	fba2 2303 	umull	r2, r3, r2, r3
 8006946:	099b      	lsrs	r3, r3, #6
 8006948:	4a09      	ldr	r2, [pc, #36]	; (8006970 <vPortSetupTimerInterrupt+0x44>)
 800694a:	3b01      	subs	r3, #1
 800694c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800694e:	4b04      	ldr	r3, [pc, #16]	; (8006960 <vPortSetupTimerInterrupt+0x34>)
 8006950:	2207      	movs	r2, #7
 8006952:	601a      	str	r2, [r3, #0]
}
 8006954:	bf00      	nop
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	e000e010 	.word	0xe000e010
 8006964:	e000e018 	.word	0xe000e018
 8006968:	20000000 	.word	0x20000000
 800696c:	10624dd3 	.word	0x10624dd3
 8006970:	e000e014 	.word	0xe000e014

08006974 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006974:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006984 <vPortEnableVFP+0x10>
 8006978:	6801      	ldr	r1, [r0, #0]
 800697a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800697e:	6001      	str	r1, [r0, #0]
 8006980:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006982:	bf00      	nop
 8006984:	e000ed88 	.word	0xe000ed88

08006988 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006988:	b480      	push	{r7}
 800698a:	b085      	sub	sp, #20
 800698c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800698e:	f3ef 8305 	mrs	r3, IPSR
 8006992:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2b0f      	cmp	r3, #15
 8006998:	d914      	bls.n	80069c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800699a:	4a17      	ldr	r2, [pc, #92]	; (80069f8 <vPortValidateInterruptPriority+0x70>)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	4413      	add	r3, r2
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80069a4:	4b15      	ldr	r3, [pc, #84]	; (80069fc <vPortValidateInterruptPriority+0x74>)
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	7afa      	ldrb	r2, [r7, #11]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d20a      	bcs.n	80069c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80069ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b2:	f383 8811 	msr	BASEPRI, r3
 80069b6:	f3bf 8f6f 	isb	sy
 80069ba:	f3bf 8f4f 	dsb	sy
 80069be:	607b      	str	r3, [r7, #4]
}
 80069c0:	bf00      	nop
 80069c2:	e7fe      	b.n	80069c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80069c4:	4b0e      	ldr	r3, [pc, #56]	; (8006a00 <vPortValidateInterruptPriority+0x78>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80069cc:	4b0d      	ldr	r3, [pc, #52]	; (8006a04 <vPortValidateInterruptPriority+0x7c>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d90a      	bls.n	80069ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80069d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d8:	f383 8811 	msr	BASEPRI, r3
 80069dc:	f3bf 8f6f 	isb	sy
 80069e0:	f3bf 8f4f 	dsb	sy
 80069e4:	603b      	str	r3, [r7, #0]
}
 80069e6:	bf00      	nop
 80069e8:	e7fe      	b.n	80069e8 <vPortValidateInterruptPriority+0x60>
	}
 80069ea:	bf00      	nop
 80069ec:	3714      	adds	r7, #20
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	e000e3f0 	.word	0xe000e3f0
 80069fc:	20000eec 	.word	0x20000eec
 8006a00:	e000ed0c 	.word	0xe000ed0c
 8006a04:	20000ef0 	.word	0x20000ef0

08006a08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b08a      	sub	sp, #40	; 0x28
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a10:	2300      	movs	r3, #0
 8006a12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a14:	f7fe fd96 	bl	8005544 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a18:	4b5b      	ldr	r3, [pc, #364]	; (8006b88 <pvPortMalloc+0x180>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a20:	f000 f920 	bl	8006c64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a24:	4b59      	ldr	r3, [pc, #356]	; (8006b8c <pvPortMalloc+0x184>)
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	f040 8093 	bne.w	8006b58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d01d      	beq.n	8006a74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006a38:	2208      	movs	r2, #8
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f003 0307 	and.w	r3, r3, #7
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d014      	beq.n	8006a74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f023 0307 	bic.w	r3, r3, #7
 8006a50:	3308      	adds	r3, #8
 8006a52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f003 0307 	and.w	r3, r3, #7
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00a      	beq.n	8006a74 <pvPortMalloc+0x6c>
	__asm volatile
 8006a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	617b      	str	r3, [r7, #20]
}
 8006a70:	bf00      	nop
 8006a72:	e7fe      	b.n	8006a72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d06e      	beq.n	8006b58 <pvPortMalloc+0x150>
 8006a7a:	4b45      	ldr	r3, [pc, #276]	; (8006b90 <pvPortMalloc+0x188>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d869      	bhi.n	8006b58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a84:	4b43      	ldr	r3, [pc, #268]	; (8006b94 <pvPortMalloc+0x18c>)
 8006a86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006a88:	4b42      	ldr	r3, [pc, #264]	; (8006b94 <pvPortMalloc+0x18c>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a8e:	e004      	b.n	8006a9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d903      	bls.n	8006aac <pvPortMalloc+0xa4>
 8006aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1f1      	bne.n	8006a90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006aac:	4b36      	ldr	r3, [pc, #216]	; (8006b88 <pvPortMalloc+0x180>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d050      	beq.n	8006b58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2208      	movs	r2, #8
 8006abc:	4413      	add	r3, r2
 8006abe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	6a3b      	ldr	r3, [r7, #32]
 8006ac6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aca:	685a      	ldr	r2, [r3, #4]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	1ad2      	subs	r2, r2, r3
 8006ad0:	2308      	movs	r3, #8
 8006ad2:	005b      	lsls	r3, r3, #1
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d91f      	bls.n	8006b18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	4413      	add	r3, r2
 8006ade:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	f003 0307 	and.w	r3, r3, #7
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00a      	beq.n	8006b00 <pvPortMalloc+0xf8>
	__asm volatile
 8006aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aee:	f383 8811 	msr	BASEPRI, r3
 8006af2:	f3bf 8f6f 	isb	sy
 8006af6:	f3bf 8f4f 	dsb	sy
 8006afa:	613b      	str	r3, [r7, #16]
}
 8006afc:	bf00      	nop
 8006afe:	e7fe      	b.n	8006afe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b02:	685a      	ldr	r2, [r3, #4]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	1ad2      	subs	r2, r2, r3
 8006b08:	69bb      	ldr	r3, [r7, #24]
 8006b0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b12:	69b8      	ldr	r0, [r7, #24]
 8006b14:	f000 f908 	bl	8006d28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b18:	4b1d      	ldr	r3, [pc, #116]	; (8006b90 <pvPortMalloc+0x188>)
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	4a1b      	ldr	r2, [pc, #108]	; (8006b90 <pvPortMalloc+0x188>)
 8006b24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b26:	4b1a      	ldr	r3, [pc, #104]	; (8006b90 <pvPortMalloc+0x188>)
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	4b1b      	ldr	r3, [pc, #108]	; (8006b98 <pvPortMalloc+0x190>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d203      	bcs.n	8006b3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b32:	4b17      	ldr	r3, [pc, #92]	; (8006b90 <pvPortMalloc+0x188>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a18      	ldr	r2, [pc, #96]	; (8006b98 <pvPortMalloc+0x190>)
 8006b38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3c:	685a      	ldr	r2, [r3, #4]
 8006b3e:	4b13      	ldr	r3, [pc, #76]	; (8006b8c <pvPortMalloc+0x184>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	431a      	orrs	r2, r3
 8006b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006b4e:	4b13      	ldr	r3, [pc, #76]	; (8006b9c <pvPortMalloc+0x194>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	3301      	adds	r3, #1
 8006b54:	4a11      	ldr	r2, [pc, #68]	; (8006b9c <pvPortMalloc+0x194>)
 8006b56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006b58:	f7fe fd02 	bl	8005560 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b5c:	69fb      	ldr	r3, [r7, #28]
 8006b5e:	f003 0307 	and.w	r3, r3, #7
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00a      	beq.n	8006b7c <pvPortMalloc+0x174>
	__asm volatile
 8006b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b6a:	f383 8811 	msr	BASEPRI, r3
 8006b6e:	f3bf 8f6f 	isb	sy
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	60fb      	str	r3, [r7, #12]
}
 8006b78:	bf00      	nop
 8006b7a:	e7fe      	b.n	8006b7a <pvPortMalloc+0x172>
	return pvReturn;
 8006b7c:	69fb      	ldr	r3, [r7, #28]
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3728      	adds	r7, #40	; 0x28
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	20001ab4 	.word	0x20001ab4
 8006b8c:	20001ac8 	.word	0x20001ac8
 8006b90:	20001ab8 	.word	0x20001ab8
 8006b94:	20001aac 	.word	0x20001aac
 8006b98:	20001abc 	.word	0x20001abc
 8006b9c:	20001ac0 	.word	0x20001ac0

08006ba0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b086      	sub	sp, #24
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d04d      	beq.n	8006c4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006bb2:	2308      	movs	r3, #8
 8006bb4:	425b      	negs	r3, r3
 8006bb6:	697a      	ldr	r2, [r7, #20]
 8006bb8:	4413      	add	r3, r2
 8006bba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	4b24      	ldr	r3, [pc, #144]	; (8006c58 <vPortFree+0xb8>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4013      	ands	r3, r2
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d10a      	bne.n	8006be4 <vPortFree+0x44>
	__asm volatile
 8006bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd2:	f383 8811 	msr	BASEPRI, r3
 8006bd6:	f3bf 8f6f 	isb	sy
 8006bda:	f3bf 8f4f 	dsb	sy
 8006bde:	60fb      	str	r3, [r7, #12]
}
 8006be0:	bf00      	nop
 8006be2:	e7fe      	b.n	8006be2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00a      	beq.n	8006c02 <vPortFree+0x62>
	__asm volatile
 8006bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf0:	f383 8811 	msr	BASEPRI, r3
 8006bf4:	f3bf 8f6f 	isb	sy
 8006bf8:	f3bf 8f4f 	dsb	sy
 8006bfc:	60bb      	str	r3, [r7, #8]
}
 8006bfe:	bf00      	nop
 8006c00:	e7fe      	b.n	8006c00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	4b14      	ldr	r3, [pc, #80]	; (8006c58 <vPortFree+0xb8>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d01e      	beq.n	8006c4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d11a      	bne.n	8006c4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	685a      	ldr	r2, [r3, #4]
 8006c1c:	4b0e      	ldr	r3, [pc, #56]	; (8006c58 <vPortFree+0xb8>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	43db      	mvns	r3, r3
 8006c22:	401a      	ands	r2, r3
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c28:	f7fe fc8c 	bl	8005544 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	685a      	ldr	r2, [r3, #4]
 8006c30:	4b0a      	ldr	r3, [pc, #40]	; (8006c5c <vPortFree+0xbc>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4413      	add	r3, r2
 8006c36:	4a09      	ldr	r2, [pc, #36]	; (8006c5c <vPortFree+0xbc>)
 8006c38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c3a:	6938      	ldr	r0, [r7, #16]
 8006c3c:	f000 f874 	bl	8006d28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006c40:	4b07      	ldr	r3, [pc, #28]	; (8006c60 <vPortFree+0xc0>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3301      	adds	r3, #1
 8006c46:	4a06      	ldr	r2, [pc, #24]	; (8006c60 <vPortFree+0xc0>)
 8006c48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006c4a:	f7fe fc89 	bl	8005560 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006c4e:	bf00      	nop
 8006c50:	3718      	adds	r7, #24
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	20001ac8 	.word	0x20001ac8
 8006c5c:	20001ab8 	.word	0x20001ab8
 8006c60:	20001ac4 	.word	0x20001ac4

08006c64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006c64:	b480      	push	{r7}
 8006c66:	b085      	sub	sp, #20
 8006c68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006c6a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8006c6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006c70:	4b27      	ldr	r3, [pc, #156]	; (8006d10 <prvHeapInit+0xac>)
 8006c72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f003 0307 	and.w	r3, r3, #7
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00c      	beq.n	8006c98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	3307      	adds	r3, #7
 8006c82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0307 	bic.w	r3, r3, #7
 8006c8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	4a1f      	ldr	r2, [pc, #124]	; (8006d10 <prvHeapInit+0xac>)
 8006c94:	4413      	add	r3, r2
 8006c96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006c9c:	4a1d      	ldr	r2, [pc, #116]	; (8006d14 <prvHeapInit+0xb0>)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006ca2:	4b1c      	ldr	r3, [pc, #112]	; (8006d14 <prvHeapInit+0xb0>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	68ba      	ldr	r2, [r7, #8]
 8006cac:	4413      	add	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006cb0:	2208      	movs	r2, #8
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	1a9b      	subs	r3, r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f023 0307 	bic.w	r3, r3, #7
 8006cbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	4a15      	ldr	r2, [pc, #84]	; (8006d18 <prvHeapInit+0xb4>)
 8006cc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006cc6:	4b14      	ldr	r3, [pc, #80]	; (8006d18 <prvHeapInit+0xb4>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006cce:	4b12      	ldr	r3, [pc, #72]	; (8006d18 <prvHeapInit+0xb4>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	1ad2      	subs	r2, r2, r3
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ce4:	4b0c      	ldr	r3, [pc, #48]	; (8006d18 <prvHeapInit+0xb4>)
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	4a0a      	ldr	r2, [pc, #40]	; (8006d1c <prvHeapInit+0xb8>)
 8006cf2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	4a09      	ldr	r2, [pc, #36]	; (8006d20 <prvHeapInit+0xbc>)
 8006cfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006cfc:	4b09      	ldr	r3, [pc, #36]	; (8006d24 <prvHeapInit+0xc0>)
 8006cfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006d02:	601a      	str	r2, [r3, #0]
}
 8006d04:	bf00      	nop
 8006d06:	3714      	adds	r7, #20
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr
 8006d10:	20000ef4 	.word	0x20000ef4
 8006d14:	20001aac 	.word	0x20001aac
 8006d18:	20001ab4 	.word	0x20001ab4
 8006d1c:	20001abc 	.word	0x20001abc
 8006d20:	20001ab8 	.word	0x20001ab8
 8006d24:	20001ac8 	.word	0x20001ac8

08006d28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b085      	sub	sp, #20
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d30:	4b28      	ldr	r3, [pc, #160]	; (8006dd4 <prvInsertBlockIntoFreeList+0xac>)
 8006d32:	60fb      	str	r3, [r7, #12]
 8006d34:	e002      	b.n	8006d3c <prvInsertBlockIntoFreeList+0x14>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d8f7      	bhi.n	8006d36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	4413      	add	r3, r2
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d108      	bne.n	8006d6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	685a      	ldr	r2, [r3, #4]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	441a      	add	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	68ba      	ldr	r2, [r7, #8]
 8006d74:	441a      	add	r2, r3
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d118      	bne.n	8006db0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	4b15      	ldr	r3, [pc, #84]	; (8006dd8 <prvInsertBlockIntoFreeList+0xb0>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d00d      	beq.n	8006da6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	685a      	ldr	r2, [r3, #4]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	441a      	add	r2, r3
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	601a      	str	r2, [r3, #0]
 8006da4:	e008      	b.n	8006db8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006da6:	4b0c      	ldr	r3, [pc, #48]	; (8006dd8 <prvInsertBlockIntoFreeList+0xb0>)
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	601a      	str	r2, [r3, #0]
 8006dae:	e003      	b.n	8006db8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d002      	beq.n	8006dc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006dc6:	bf00      	nop
 8006dc8:	3714      	adds	r7, #20
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
 8006dd2:	bf00      	nop
 8006dd4:	20001aac 	.word	0x20001aac
 8006dd8:	20001ab4 	.word	0x20001ab4

08006ddc <__errno>:
 8006ddc:	4b01      	ldr	r3, [pc, #4]	; (8006de4 <__errno+0x8>)
 8006dde:	6818      	ldr	r0, [r3, #0]
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop
 8006de4:	20000010 	.word	0x20000010

08006de8 <__libc_init_array>:
 8006de8:	b570      	push	{r4, r5, r6, lr}
 8006dea:	4d0d      	ldr	r5, [pc, #52]	; (8006e20 <__libc_init_array+0x38>)
 8006dec:	4c0d      	ldr	r4, [pc, #52]	; (8006e24 <__libc_init_array+0x3c>)
 8006dee:	1b64      	subs	r4, r4, r5
 8006df0:	10a4      	asrs	r4, r4, #2
 8006df2:	2600      	movs	r6, #0
 8006df4:	42a6      	cmp	r6, r4
 8006df6:	d109      	bne.n	8006e0c <__libc_init_array+0x24>
 8006df8:	4d0b      	ldr	r5, [pc, #44]	; (8006e28 <__libc_init_array+0x40>)
 8006dfa:	4c0c      	ldr	r4, [pc, #48]	; (8006e2c <__libc_init_array+0x44>)
 8006dfc:	f003 faf0 	bl	800a3e0 <_init>
 8006e00:	1b64      	subs	r4, r4, r5
 8006e02:	10a4      	asrs	r4, r4, #2
 8006e04:	2600      	movs	r6, #0
 8006e06:	42a6      	cmp	r6, r4
 8006e08:	d105      	bne.n	8006e16 <__libc_init_array+0x2e>
 8006e0a:	bd70      	pop	{r4, r5, r6, pc}
 8006e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e10:	4798      	blx	r3
 8006e12:	3601      	adds	r6, #1
 8006e14:	e7ee      	b.n	8006df4 <__libc_init_array+0xc>
 8006e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e1a:	4798      	blx	r3
 8006e1c:	3601      	adds	r6, #1
 8006e1e:	e7f2      	b.n	8006e06 <__libc_init_array+0x1e>
 8006e20:	0800a914 	.word	0x0800a914
 8006e24:	0800a914 	.word	0x0800a914
 8006e28:	0800a914 	.word	0x0800a914
 8006e2c:	0800a918 	.word	0x0800a918

08006e30 <memcpy>:
 8006e30:	440a      	add	r2, r1
 8006e32:	4291      	cmp	r1, r2
 8006e34:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e38:	d100      	bne.n	8006e3c <memcpy+0xc>
 8006e3a:	4770      	bx	lr
 8006e3c:	b510      	push	{r4, lr}
 8006e3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e46:	4291      	cmp	r1, r2
 8006e48:	d1f9      	bne.n	8006e3e <memcpy+0xe>
 8006e4a:	bd10      	pop	{r4, pc}

08006e4c <memset>:
 8006e4c:	4402      	add	r2, r0
 8006e4e:	4603      	mov	r3, r0
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d100      	bne.n	8006e56 <memset+0xa>
 8006e54:	4770      	bx	lr
 8006e56:	f803 1b01 	strb.w	r1, [r3], #1
 8006e5a:	e7f9      	b.n	8006e50 <memset+0x4>

08006e5c <_scanf_float>:
 8006e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e60:	b087      	sub	sp, #28
 8006e62:	4617      	mov	r7, r2
 8006e64:	9303      	str	r3, [sp, #12]
 8006e66:	688b      	ldr	r3, [r1, #8]
 8006e68:	1e5a      	subs	r2, r3, #1
 8006e6a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006e6e:	bf83      	ittte	hi
 8006e70:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006e74:	195b      	addhi	r3, r3, r5
 8006e76:	9302      	strhi	r3, [sp, #8]
 8006e78:	2300      	movls	r3, #0
 8006e7a:	bf86      	itte	hi
 8006e7c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006e80:	608b      	strhi	r3, [r1, #8]
 8006e82:	9302      	strls	r3, [sp, #8]
 8006e84:	680b      	ldr	r3, [r1, #0]
 8006e86:	468b      	mov	fp, r1
 8006e88:	2500      	movs	r5, #0
 8006e8a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006e8e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006e92:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006e96:	4680      	mov	r8, r0
 8006e98:	460c      	mov	r4, r1
 8006e9a:	465e      	mov	r6, fp
 8006e9c:	46aa      	mov	sl, r5
 8006e9e:	46a9      	mov	r9, r5
 8006ea0:	9501      	str	r5, [sp, #4]
 8006ea2:	68a2      	ldr	r2, [r4, #8]
 8006ea4:	b152      	cbz	r2, 8006ebc <_scanf_float+0x60>
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	2b4e      	cmp	r3, #78	; 0x4e
 8006eac:	d864      	bhi.n	8006f78 <_scanf_float+0x11c>
 8006eae:	2b40      	cmp	r3, #64	; 0x40
 8006eb0:	d83c      	bhi.n	8006f2c <_scanf_float+0xd0>
 8006eb2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006eb6:	b2c8      	uxtb	r0, r1
 8006eb8:	280e      	cmp	r0, #14
 8006eba:	d93a      	bls.n	8006f32 <_scanf_float+0xd6>
 8006ebc:	f1b9 0f00 	cmp.w	r9, #0
 8006ec0:	d003      	beq.n	8006eca <_scanf_float+0x6e>
 8006ec2:	6823      	ldr	r3, [r4, #0]
 8006ec4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ec8:	6023      	str	r3, [r4, #0]
 8006eca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ece:	f1ba 0f01 	cmp.w	sl, #1
 8006ed2:	f200 8113 	bhi.w	80070fc <_scanf_float+0x2a0>
 8006ed6:	455e      	cmp	r6, fp
 8006ed8:	f200 8105 	bhi.w	80070e6 <_scanf_float+0x28a>
 8006edc:	2501      	movs	r5, #1
 8006ede:	4628      	mov	r0, r5
 8006ee0:	b007      	add	sp, #28
 8006ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ee6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006eea:	2a0d      	cmp	r2, #13
 8006eec:	d8e6      	bhi.n	8006ebc <_scanf_float+0x60>
 8006eee:	a101      	add	r1, pc, #4	; (adr r1, 8006ef4 <_scanf_float+0x98>)
 8006ef0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006ef4:	08007033 	.word	0x08007033
 8006ef8:	08006ebd 	.word	0x08006ebd
 8006efc:	08006ebd 	.word	0x08006ebd
 8006f00:	08006ebd 	.word	0x08006ebd
 8006f04:	08007093 	.word	0x08007093
 8006f08:	0800706b 	.word	0x0800706b
 8006f0c:	08006ebd 	.word	0x08006ebd
 8006f10:	08006ebd 	.word	0x08006ebd
 8006f14:	08007041 	.word	0x08007041
 8006f18:	08006ebd 	.word	0x08006ebd
 8006f1c:	08006ebd 	.word	0x08006ebd
 8006f20:	08006ebd 	.word	0x08006ebd
 8006f24:	08006ebd 	.word	0x08006ebd
 8006f28:	08006ff9 	.word	0x08006ff9
 8006f2c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006f30:	e7db      	b.n	8006eea <_scanf_float+0x8e>
 8006f32:	290e      	cmp	r1, #14
 8006f34:	d8c2      	bhi.n	8006ebc <_scanf_float+0x60>
 8006f36:	a001      	add	r0, pc, #4	; (adr r0, 8006f3c <_scanf_float+0xe0>)
 8006f38:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006f3c:	08006feb 	.word	0x08006feb
 8006f40:	08006ebd 	.word	0x08006ebd
 8006f44:	08006feb 	.word	0x08006feb
 8006f48:	0800707f 	.word	0x0800707f
 8006f4c:	08006ebd 	.word	0x08006ebd
 8006f50:	08006f99 	.word	0x08006f99
 8006f54:	08006fd5 	.word	0x08006fd5
 8006f58:	08006fd5 	.word	0x08006fd5
 8006f5c:	08006fd5 	.word	0x08006fd5
 8006f60:	08006fd5 	.word	0x08006fd5
 8006f64:	08006fd5 	.word	0x08006fd5
 8006f68:	08006fd5 	.word	0x08006fd5
 8006f6c:	08006fd5 	.word	0x08006fd5
 8006f70:	08006fd5 	.word	0x08006fd5
 8006f74:	08006fd5 	.word	0x08006fd5
 8006f78:	2b6e      	cmp	r3, #110	; 0x6e
 8006f7a:	d809      	bhi.n	8006f90 <_scanf_float+0x134>
 8006f7c:	2b60      	cmp	r3, #96	; 0x60
 8006f7e:	d8b2      	bhi.n	8006ee6 <_scanf_float+0x8a>
 8006f80:	2b54      	cmp	r3, #84	; 0x54
 8006f82:	d077      	beq.n	8007074 <_scanf_float+0x218>
 8006f84:	2b59      	cmp	r3, #89	; 0x59
 8006f86:	d199      	bne.n	8006ebc <_scanf_float+0x60>
 8006f88:	2d07      	cmp	r5, #7
 8006f8a:	d197      	bne.n	8006ebc <_scanf_float+0x60>
 8006f8c:	2508      	movs	r5, #8
 8006f8e:	e029      	b.n	8006fe4 <_scanf_float+0x188>
 8006f90:	2b74      	cmp	r3, #116	; 0x74
 8006f92:	d06f      	beq.n	8007074 <_scanf_float+0x218>
 8006f94:	2b79      	cmp	r3, #121	; 0x79
 8006f96:	e7f6      	b.n	8006f86 <_scanf_float+0x12a>
 8006f98:	6821      	ldr	r1, [r4, #0]
 8006f9a:	05c8      	lsls	r0, r1, #23
 8006f9c:	d51a      	bpl.n	8006fd4 <_scanf_float+0x178>
 8006f9e:	9b02      	ldr	r3, [sp, #8]
 8006fa0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006fa4:	6021      	str	r1, [r4, #0]
 8006fa6:	f109 0901 	add.w	r9, r9, #1
 8006faa:	b11b      	cbz	r3, 8006fb4 <_scanf_float+0x158>
 8006fac:	3b01      	subs	r3, #1
 8006fae:	3201      	adds	r2, #1
 8006fb0:	9302      	str	r3, [sp, #8]
 8006fb2:	60a2      	str	r2, [r4, #8]
 8006fb4:	68a3      	ldr	r3, [r4, #8]
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	60a3      	str	r3, [r4, #8]
 8006fba:	6923      	ldr	r3, [r4, #16]
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	6123      	str	r3, [r4, #16]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	607b      	str	r3, [r7, #4]
 8006fc8:	f340 8084 	ble.w	80070d4 <_scanf_float+0x278>
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	3301      	adds	r3, #1
 8006fd0:	603b      	str	r3, [r7, #0]
 8006fd2:	e766      	b.n	8006ea2 <_scanf_float+0x46>
 8006fd4:	eb1a 0f05 	cmn.w	sl, r5
 8006fd8:	f47f af70 	bne.w	8006ebc <_scanf_float+0x60>
 8006fdc:	6822      	ldr	r2, [r4, #0]
 8006fde:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006fe2:	6022      	str	r2, [r4, #0]
 8006fe4:	f806 3b01 	strb.w	r3, [r6], #1
 8006fe8:	e7e4      	b.n	8006fb4 <_scanf_float+0x158>
 8006fea:	6822      	ldr	r2, [r4, #0]
 8006fec:	0610      	lsls	r0, r2, #24
 8006fee:	f57f af65 	bpl.w	8006ebc <_scanf_float+0x60>
 8006ff2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ff6:	e7f4      	b.n	8006fe2 <_scanf_float+0x186>
 8006ff8:	f1ba 0f00 	cmp.w	sl, #0
 8006ffc:	d10e      	bne.n	800701c <_scanf_float+0x1c0>
 8006ffe:	f1b9 0f00 	cmp.w	r9, #0
 8007002:	d10e      	bne.n	8007022 <_scanf_float+0x1c6>
 8007004:	6822      	ldr	r2, [r4, #0]
 8007006:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800700a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800700e:	d108      	bne.n	8007022 <_scanf_float+0x1c6>
 8007010:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007014:	6022      	str	r2, [r4, #0]
 8007016:	f04f 0a01 	mov.w	sl, #1
 800701a:	e7e3      	b.n	8006fe4 <_scanf_float+0x188>
 800701c:	f1ba 0f02 	cmp.w	sl, #2
 8007020:	d055      	beq.n	80070ce <_scanf_float+0x272>
 8007022:	2d01      	cmp	r5, #1
 8007024:	d002      	beq.n	800702c <_scanf_float+0x1d0>
 8007026:	2d04      	cmp	r5, #4
 8007028:	f47f af48 	bne.w	8006ebc <_scanf_float+0x60>
 800702c:	3501      	adds	r5, #1
 800702e:	b2ed      	uxtb	r5, r5
 8007030:	e7d8      	b.n	8006fe4 <_scanf_float+0x188>
 8007032:	f1ba 0f01 	cmp.w	sl, #1
 8007036:	f47f af41 	bne.w	8006ebc <_scanf_float+0x60>
 800703a:	f04f 0a02 	mov.w	sl, #2
 800703e:	e7d1      	b.n	8006fe4 <_scanf_float+0x188>
 8007040:	b97d      	cbnz	r5, 8007062 <_scanf_float+0x206>
 8007042:	f1b9 0f00 	cmp.w	r9, #0
 8007046:	f47f af3c 	bne.w	8006ec2 <_scanf_float+0x66>
 800704a:	6822      	ldr	r2, [r4, #0]
 800704c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007050:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007054:	f47f af39 	bne.w	8006eca <_scanf_float+0x6e>
 8007058:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800705c:	6022      	str	r2, [r4, #0]
 800705e:	2501      	movs	r5, #1
 8007060:	e7c0      	b.n	8006fe4 <_scanf_float+0x188>
 8007062:	2d03      	cmp	r5, #3
 8007064:	d0e2      	beq.n	800702c <_scanf_float+0x1d0>
 8007066:	2d05      	cmp	r5, #5
 8007068:	e7de      	b.n	8007028 <_scanf_float+0x1cc>
 800706a:	2d02      	cmp	r5, #2
 800706c:	f47f af26 	bne.w	8006ebc <_scanf_float+0x60>
 8007070:	2503      	movs	r5, #3
 8007072:	e7b7      	b.n	8006fe4 <_scanf_float+0x188>
 8007074:	2d06      	cmp	r5, #6
 8007076:	f47f af21 	bne.w	8006ebc <_scanf_float+0x60>
 800707a:	2507      	movs	r5, #7
 800707c:	e7b2      	b.n	8006fe4 <_scanf_float+0x188>
 800707e:	6822      	ldr	r2, [r4, #0]
 8007080:	0591      	lsls	r1, r2, #22
 8007082:	f57f af1b 	bpl.w	8006ebc <_scanf_float+0x60>
 8007086:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800708a:	6022      	str	r2, [r4, #0]
 800708c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007090:	e7a8      	b.n	8006fe4 <_scanf_float+0x188>
 8007092:	6822      	ldr	r2, [r4, #0]
 8007094:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007098:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800709c:	d006      	beq.n	80070ac <_scanf_float+0x250>
 800709e:	0550      	lsls	r0, r2, #21
 80070a0:	f57f af0c 	bpl.w	8006ebc <_scanf_float+0x60>
 80070a4:	f1b9 0f00 	cmp.w	r9, #0
 80070a8:	f43f af0f 	beq.w	8006eca <_scanf_float+0x6e>
 80070ac:	0591      	lsls	r1, r2, #22
 80070ae:	bf58      	it	pl
 80070b0:	9901      	ldrpl	r1, [sp, #4]
 80070b2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80070b6:	bf58      	it	pl
 80070b8:	eba9 0101 	subpl.w	r1, r9, r1
 80070bc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80070c0:	bf58      	it	pl
 80070c2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80070c6:	6022      	str	r2, [r4, #0]
 80070c8:	f04f 0900 	mov.w	r9, #0
 80070cc:	e78a      	b.n	8006fe4 <_scanf_float+0x188>
 80070ce:	f04f 0a03 	mov.w	sl, #3
 80070d2:	e787      	b.n	8006fe4 <_scanf_float+0x188>
 80070d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80070d8:	4639      	mov	r1, r7
 80070da:	4640      	mov	r0, r8
 80070dc:	4798      	blx	r3
 80070de:	2800      	cmp	r0, #0
 80070e0:	f43f aedf 	beq.w	8006ea2 <_scanf_float+0x46>
 80070e4:	e6ea      	b.n	8006ebc <_scanf_float+0x60>
 80070e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80070ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80070ee:	463a      	mov	r2, r7
 80070f0:	4640      	mov	r0, r8
 80070f2:	4798      	blx	r3
 80070f4:	6923      	ldr	r3, [r4, #16]
 80070f6:	3b01      	subs	r3, #1
 80070f8:	6123      	str	r3, [r4, #16]
 80070fa:	e6ec      	b.n	8006ed6 <_scanf_float+0x7a>
 80070fc:	1e6b      	subs	r3, r5, #1
 80070fe:	2b06      	cmp	r3, #6
 8007100:	d825      	bhi.n	800714e <_scanf_float+0x2f2>
 8007102:	2d02      	cmp	r5, #2
 8007104:	d836      	bhi.n	8007174 <_scanf_float+0x318>
 8007106:	455e      	cmp	r6, fp
 8007108:	f67f aee8 	bls.w	8006edc <_scanf_float+0x80>
 800710c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007110:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007114:	463a      	mov	r2, r7
 8007116:	4640      	mov	r0, r8
 8007118:	4798      	blx	r3
 800711a:	6923      	ldr	r3, [r4, #16]
 800711c:	3b01      	subs	r3, #1
 800711e:	6123      	str	r3, [r4, #16]
 8007120:	e7f1      	b.n	8007106 <_scanf_float+0x2aa>
 8007122:	9802      	ldr	r0, [sp, #8]
 8007124:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007128:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800712c:	9002      	str	r0, [sp, #8]
 800712e:	463a      	mov	r2, r7
 8007130:	4640      	mov	r0, r8
 8007132:	4798      	blx	r3
 8007134:	6923      	ldr	r3, [r4, #16]
 8007136:	3b01      	subs	r3, #1
 8007138:	6123      	str	r3, [r4, #16]
 800713a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800713e:	fa5f fa8a 	uxtb.w	sl, sl
 8007142:	f1ba 0f02 	cmp.w	sl, #2
 8007146:	d1ec      	bne.n	8007122 <_scanf_float+0x2c6>
 8007148:	3d03      	subs	r5, #3
 800714a:	b2ed      	uxtb	r5, r5
 800714c:	1b76      	subs	r6, r6, r5
 800714e:	6823      	ldr	r3, [r4, #0]
 8007150:	05da      	lsls	r2, r3, #23
 8007152:	d52f      	bpl.n	80071b4 <_scanf_float+0x358>
 8007154:	055b      	lsls	r3, r3, #21
 8007156:	d510      	bpl.n	800717a <_scanf_float+0x31e>
 8007158:	455e      	cmp	r6, fp
 800715a:	f67f aebf 	bls.w	8006edc <_scanf_float+0x80>
 800715e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007162:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007166:	463a      	mov	r2, r7
 8007168:	4640      	mov	r0, r8
 800716a:	4798      	blx	r3
 800716c:	6923      	ldr	r3, [r4, #16]
 800716e:	3b01      	subs	r3, #1
 8007170:	6123      	str	r3, [r4, #16]
 8007172:	e7f1      	b.n	8007158 <_scanf_float+0x2fc>
 8007174:	46aa      	mov	sl, r5
 8007176:	9602      	str	r6, [sp, #8]
 8007178:	e7df      	b.n	800713a <_scanf_float+0x2de>
 800717a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800717e:	6923      	ldr	r3, [r4, #16]
 8007180:	2965      	cmp	r1, #101	; 0x65
 8007182:	f103 33ff 	add.w	r3, r3, #4294967295
 8007186:	f106 35ff 	add.w	r5, r6, #4294967295
 800718a:	6123      	str	r3, [r4, #16]
 800718c:	d00c      	beq.n	80071a8 <_scanf_float+0x34c>
 800718e:	2945      	cmp	r1, #69	; 0x45
 8007190:	d00a      	beq.n	80071a8 <_scanf_float+0x34c>
 8007192:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007196:	463a      	mov	r2, r7
 8007198:	4640      	mov	r0, r8
 800719a:	4798      	blx	r3
 800719c:	6923      	ldr	r3, [r4, #16]
 800719e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80071a2:	3b01      	subs	r3, #1
 80071a4:	1eb5      	subs	r5, r6, #2
 80071a6:	6123      	str	r3, [r4, #16]
 80071a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80071ac:	463a      	mov	r2, r7
 80071ae:	4640      	mov	r0, r8
 80071b0:	4798      	blx	r3
 80071b2:	462e      	mov	r6, r5
 80071b4:	6825      	ldr	r5, [r4, #0]
 80071b6:	f015 0510 	ands.w	r5, r5, #16
 80071ba:	d158      	bne.n	800726e <_scanf_float+0x412>
 80071bc:	7035      	strb	r5, [r6, #0]
 80071be:	6823      	ldr	r3, [r4, #0]
 80071c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80071c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071c8:	d11c      	bne.n	8007204 <_scanf_float+0x3a8>
 80071ca:	9b01      	ldr	r3, [sp, #4]
 80071cc:	454b      	cmp	r3, r9
 80071ce:	eba3 0209 	sub.w	r2, r3, r9
 80071d2:	d124      	bne.n	800721e <_scanf_float+0x3c2>
 80071d4:	2200      	movs	r2, #0
 80071d6:	4659      	mov	r1, fp
 80071d8:	4640      	mov	r0, r8
 80071da:	f000 fe9b 	bl	8007f14 <_strtod_r>
 80071de:	9b03      	ldr	r3, [sp, #12]
 80071e0:	6821      	ldr	r1, [r4, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f011 0f02 	tst.w	r1, #2
 80071e8:	ec57 6b10 	vmov	r6, r7, d0
 80071ec:	f103 0204 	add.w	r2, r3, #4
 80071f0:	d020      	beq.n	8007234 <_scanf_float+0x3d8>
 80071f2:	9903      	ldr	r1, [sp, #12]
 80071f4:	600a      	str	r2, [r1, #0]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	e9c3 6700 	strd	r6, r7, [r3]
 80071fc:	68e3      	ldr	r3, [r4, #12]
 80071fe:	3301      	adds	r3, #1
 8007200:	60e3      	str	r3, [r4, #12]
 8007202:	e66c      	b.n	8006ede <_scanf_float+0x82>
 8007204:	9b04      	ldr	r3, [sp, #16]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d0e4      	beq.n	80071d4 <_scanf_float+0x378>
 800720a:	9905      	ldr	r1, [sp, #20]
 800720c:	230a      	movs	r3, #10
 800720e:	462a      	mov	r2, r5
 8007210:	3101      	adds	r1, #1
 8007212:	4640      	mov	r0, r8
 8007214:	f000 ff08 	bl	8008028 <_strtol_r>
 8007218:	9b04      	ldr	r3, [sp, #16]
 800721a:	9e05      	ldr	r6, [sp, #20]
 800721c:	1ac2      	subs	r2, r0, r3
 800721e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007222:	429e      	cmp	r6, r3
 8007224:	bf28      	it	cs
 8007226:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800722a:	4912      	ldr	r1, [pc, #72]	; (8007274 <_scanf_float+0x418>)
 800722c:	4630      	mov	r0, r6
 800722e:	f000 f82b 	bl	8007288 <siprintf>
 8007232:	e7cf      	b.n	80071d4 <_scanf_float+0x378>
 8007234:	f011 0f04 	tst.w	r1, #4
 8007238:	9903      	ldr	r1, [sp, #12]
 800723a:	600a      	str	r2, [r1, #0]
 800723c:	d1db      	bne.n	80071f6 <_scanf_float+0x39a>
 800723e:	f8d3 8000 	ldr.w	r8, [r3]
 8007242:	ee10 2a10 	vmov	r2, s0
 8007246:	ee10 0a10 	vmov	r0, s0
 800724a:	463b      	mov	r3, r7
 800724c:	4639      	mov	r1, r7
 800724e:	f7f9 fc6d 	bl	8000b2c <__aeabi_dcmpun>
 8007252:	b128      	cbz	r0, 8007260 <_scanf_float+0x404>
 8007254:	4808      	ldr	r0, [pc, #32]	; (8007278 <_scanf_float+0x41c>)
 8007256:	f000 f811 	bl	800727c <nanf>
 800725a:	ed88 0a00 	vstr	s0, [r8]
 800725e:	e7cd      	b.n	80071fc <_scanf_float+0x3a0>
 8007260:	4630      	mov	r0, r6
 8007262:	4639      	mov	r1, r7
 8007264:	f7f9 fc98 	bl	8000b98 <__aeabi_d2f>
 8007268:	f8c8 0000 	str.w	r0, [r8]
 800726c:	e7c6      	b.n	80071fc <_scanf_float+0x3a0>
 800726e:	2500      	movs	r5, #0
 8007270:	e635      	b.n	8006ede <_scanf_float+0x82>
 8007272:	bf00      	nop
 8007274:	0800a4d0 	.word	0x0800a4d0
 8007278:	0800a8aa 	.word	0x0800a8aa

0800727c <nanf>:
 800727c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007284 <nanf+0x8>
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	7fc00000 	.word	0x7fc00000

08007288 <siprintf>:
 8007288:	b40e      	push	{r1, r2, r3}
 800728a:	b500      	push	{lr}
 800728c:	b09c      	sub	sp, #112	; 0x70
 800728e:	ab1d      	add	r3, sp, #116	; 0x74
 8007290:	9002      	str	r0, [sp, #8]
 8007292:	9006      	str	r0, [sp, #24]
 8007294:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007298:	4809      	ldr	r0, [pc, #36]	; (80072c0 <siprintf+0x38>)
 800729a:	9107      	str	r1, [sp, #28]
 800729c:	9104      	str	r1, [sp, #16]
 800729e:	4909      	ldr	r1, [pc, #36]	; (80072c4 <siprintf+0x3c>)
 80072a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80072a4:	9105      	str	r1, [sp, #20]
 80072a6:	6800      	ldr	r0, [r0, #0]
 80072a8:	9301      	str	r3, [sp, #4]
 80072aa:	a902      	add	r1, sp, #8
 80072ac:	f001 ffc0 	bl	8009230 <_svfiprintf_r>
 80072b0:	9b02      	ldr	r3, [sp, #8]
 80072b2:	2200      	movs	r2, #0
 80072b4:	701a      	strb	r2, [r3, #0]
 80072b6:	b01c      	add	sp, #112	; 0x70
 80072b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80072bc:	b003      	add	sp, #12
 80072be:	4770      	bx	lr
 80072c0:	20000010 	.word	0x20000010
 80072c4:	ffff0208 	.word	0xffff0208

080072c8 <sulp>:
 80072c8:	b570      	push	{r4, r5, r6, lr}
 80072ca:	4604      	mov	r4, r0
 80072cc:	460d      	mov	r5, r1
 80072ce:	ec45 4b10 	vmov	d0, r4, r5
 80072d2:	4616      	mov	r6, r2
 80072d4:	f001 fd98 	bl	8008e08 <__ulp>
 80072d8:	ec51 0b10 	vmov	r0, r1, d0
 80072dc:	b17e      	cbz	r6, 80072fe <sulp+0x36>
 80072de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80072e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	dd09      	ble.n	80072fe <sulp+0x36>
 80072ea:	051b      	lsls	r3, r3, #20
 80072ec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80072f0:	2400      	movs	r4, #0
 80072f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80072f6:	4622      	mov	r2, r4
 80072f8:	462b      	mov	r3, r5
 80072fa:	f7f9 f97d 	bl	80005f8 <__aeabi_dmul>
 80072fe:	bd70      	pop	{r4, r5, r6, pc}

08007300 <_strtod_l>:
 8007300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007304:	b0a3      	sub	sp, #140	; 0x8c
 8007306:	461f      	mov	r7, r3
 8007308:	2300      	movs	r3, #0
 800730a:	931e      	str	r3, [sp, #120]	; 0x78
 800730c:	4ba4      	ldr	r3, [pc, #656]	; (80075a0 <_strtod_l+0x2a0>)
 800730e:	9219      	str	r2, [sp, #100]	; 0x64
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	9307      	str	r3, [sp, #28]
 8007314:	4604      	mov	r4, r0
 8007316:	4618      	mov	r0, r3
 8007318:	4688      	mov	r8, r1
 800731a:	f7f8 ff59 	bl	80001d0 <strlen>
 800731e:	f04f 0a00 	mov.w	sl, #0
 8007322:	4605      	mov	r5, r0
 8007324:	f04f 0b00 	mov.w	fp, #0
 8007328:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800732c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800732e:	781a      	ldrb	r2, [r3, #0]
 8007330:	2a2b      	cmp	r2, #43	; 0x2b
 8007332:	d04c      	beq.n	80073ce <_strtod_l+0xce>
 8007334:	d839      	bhi.n	80073aa <_strtod_l+0xaa>
 8007336:	2a0d      	cmp	r2, #13
 8007338:	d832      	bhi.n	80073a0 <_strtod_l+0xa0>
 800733a:	2a08      	cmp	r2, #8
 800733c:	d832      	bhi.n	80073a4 <_strtod_l+0xa4>
 800733e:	2a00      	cmp	r2, #0
 8007340:	d03c      	beq.n	80073bc <_strtod_l+0xbc>
 8007342:	2300      	movs	r3, #0
 8007344:	930e      	str	r3, [sp, #56]	; 0x38
 8007346:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007348:	7833      	ldrb	r3, [r6, #0]
 800734a:	2b30      	cmp	r3, #48	; 0x30
 800734c:	f040 80b4 	bne.w	80074b8 <_strtod_l+0x1b8>
 8007350:	7873      	ldrb	r3, [r6, #1]
 8007352:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007356:	2b58      	cmp	r3, #88	; 0x58
 8007358:	d16c      	bne.n	8007434 <_strtod_l+0x134>
 800735a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800735c:	9301      	str	r3, [sp, #4]
 800735e:	ab1e      	add	r3, sp, #120	; 0x78
 8007360:	9702      	str	r7, [sp, #8]
 8007362:	9300      	str	r3, [sp, #0]
 8007364:	4a8f      	ldr	r2, [pc, #572]	; (80075a4 <_strtod_l+0x2a4>)
 8007366:	ab1f      	add	r3, sp, #124	; 0x7c
 8007368:	a91d      	add	r1, sp, #116	; 0x74
 800736a:	4620      	mov	r0, r4
 800736c:	f000 fec6 	bl	80080fc <__gethex>
 8007370:	f010 0707 	ands.w	r7, r0, #7
 8007374:	4605      	mov	r5, r0
 8007376:	d005      	beq.n	8007384 <_strtod_l+0x84>
 8007378:	2f06      	cmp	r7, #6
 800737a:	d12a      	bne.n	80073d2 <_strtod_l+0xd2>
 800737c:	3601      	adds	r6, #1
 800737e:	2300      	movs	r3, #0
 8007380:	961d      	str	r6, [sp, #116]	; 0x74
 8007382:	930e      	str	r3, [sp, #56]	; 0x38
 8007384:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007386:	2b00      	cmp	r3, #0
 8007388:	f040 8596 	bne.w	8007eb8 <_strtod_l+0xbb8>
 800738c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800738e:	b1db      	cbz	r3, 80073c8 <_strtod_l+0xc8>
 8007390:	4652      	mov	r2, sl
 8007392:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007396:	ec43 2b10 	vmov	d0, r2, r3
 800739a:	b023      	add	sp, #140	; 0x8c
 800739c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a0:	2a20      	cmp	r2, #32
 80073a2:	d1ce      	bne.n	8007342 <_strtod_l+0x42>
 80073a4:	3301      	adds	r3, #1
 80073a6:	931d      	str	r3, [sp, #116]	; 0x74
 80073a8:	e7c0      	b.n	800732c <_strtod_l+0x2c>
 80073aa:	2a2d      	cmp	r2, #45	; 0x2d
 80073ac:	d1c9      	bne.n	8007342 <_strtod_l+0x42>
 80073ae:	2201      	movs	r2, #1
 80073b0:	920e      	str	r2, [sp, #56]	; 0x38
 80073b2:	1c5a      	adds	r2, r3, #1
 80073b4:	921d      	str	r2, [sp, #116]	; 0x74
 80073b6:	785b      	ldrb	r3, [r3, #1]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d1c4      	bne.n	8007346 <_strtod_l+0x46>
 80073bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80073be:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	f040 8576 	bne.w	8007eb4 <_strtod_l+0xbb4>
 80073c8:	4652      	mov	r2, sl
 80073ca:	465b      	mov	r3, fp
 80073cc:	e7e3      	b.n	8007396 <_strtod_l+0x96>
 80073ce:	2200      	movs	r2, #0
 80073d0:	e7ee      	b.n	80073b0 <_strtod_l+0xb0>
 80073d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80073d4:	b13a      	cbz	r2, 80073e6 <_strtod_l+0xe6>
 80073d6:	2135      	movs	r1, #53	; 0x35
 80073d8:	a820      	add	r0, sp, #128	; 0x80
 80073da:	f001 fe20 	bl	800901e <__copybits>
 80073de:	991e      	ldr	r1, [sp, #120]	; 0x78
 80073e0:	4620      	mov	r0, r4
 80073e2:	f001 f9e5 	bl	80087b0 <_Bfree>
 80073e6:	3f01      	subs	r7, #1
 80073e8:	2f05      	cmp	r7, #5
 80073ea:	d807      	bhi.n	80073fc <_strtod_l+0xfc>
 80073ec:	e8df f007 	tbb	[pc, r7]
 80073f0:	1d180b0e 	.word	0x1d180b0e
 80073f4:	030e      	.short	0x030e
 80073f6:	f04f 0b00 	mov.w	fp, #0
 80073fa:	46da      	mov	sl, fp
 80073fc:	0728      	lsls	r0, r5, #28
 80073fe:	d5c1      	bpl.n	8007384 <_strtod_l+0x84>
 8007400:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007404:	e7be      	b.n	8007384 <_strtod_l+0x84>
 8007406:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800740a:	e7f7      	b.n	80073fc <_strtod_l+0xfc>
 800740c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8007410:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007412:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007416:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800741a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800741e:	e7ed      	b.n	80073fc <_strtod_l+0xfc>
 8007420:	f8df b184 	ldr.w	fp, [pc, #388]	; 80075a8 <_strtod_l+0x2a8>
 8007424:	f04f 0a00 	mov.w	sl, #0
 8007428:	e7e8      	b.n	80073fc <_strtod_l+0xfc>
 800742a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800742e:	f04f 3aff 	mov.w	sl, #4294967295
 8007432:	e7e3      	b.n	80073fc <_strtod_l+0xfc>
 8007434:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007436:	1c5a      	adds	r2, r3, #1
 8007438:	921d      	str	r2, [sp, #116]	; 0x74
 800743a:	785b      	ldrb	r3, [r3, #1]
 800743c:	2b30      	cmp	r3, #48	; 0x30
 800743e:	d0f9      	beq.n	8007434 <_strtod_l+0x134>
 8007440:	2b00      	cmp	r3, #0
 8007442:	d09f      	beq.n	8007384 <_strtod_l+0x84>
 8007444:	2301      	movs	r3, #1
 8007446:	f04f 0900 	mov.w	r9, #0
 800744a:	9304      	str	r3, [sp, #16]
 800744c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800744e:	930a      	str	r3, [sp, #40]	; 0x28
 8007450:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007454:	464f      	mov	r7, r9
 8007456:	220a      	movs	r2, #10
 8007458:	981d      	ldr	r0, [sp, #116]	; 0x74
 800745a:	7806      	ldrb	r6, [r0, #0]
 800745c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007460:	b2d9      	uxtb	r1, r3
 8007462:	2909      	cmp	r1, #9
 8007464:	d92a      	bls.n	80074bc <_strtod_l+0x1bc>
 8007466:	9907      	ldr	r1, [sp, #28]
 8007468:	462a      	mov	r2, r5
 800746a:	f002 f98d 	bl	8009788 <strncmp>
 800746e:	b398      	cbz	r0, 80074d8 <_strtod_l+0x1d8>
 8007470:	2000      	movs	r0, #0
 8007472:	4633      	mov	r3, r6
 8007474:	463d      	mov	r5, r7
 8007476:	9007      	str	r0, [sp, #28]
 8007478:	4602      	mov	r2, r0
 800747a:	2b65      	cmp	r3, #101	; 0x65
 800747c:	d001      	beq.n	8007482 <_strtod_l+0x182>
 800747e:	2b45      	cmp	r3, #69	; 0x45
 8007480:	d118      	bne.n	80074b4 <_strtod_l+0x1b4>
 8007482:	b91d      	cbnz	r5, 800748c <_strtod_l+0x18c>
 8007484:	9b04      	ldr	r3, [sp, #16]
 8007486:	4303      	orrs	r3, r0
 8007488:	d098      	beq.n	80073bc <_strtod_l+0xbc>
 800748a:	2500      	movs	r5, #0
 800748c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8007490:	f108 0301 	add.w	r3, r8, #1
 8007494:	931d      	str	r3, [sp, #116]	; 0x74
 8007496:	f898 3001 	ldrb.w	r3, [r8, #1]
 800749a:	2b2b      	cmp	r3, #43	; 0x2b
 800749c:	d075      	beq.n	800758a <_strtod_l+0x28a>
 800749e:	2b2d      	cmp	r3, #45	; 0x2d
 80074a0:	d07b      	beq.n	800759a <_strtod_l+0x29a>
 80074a2:	f04f 0c00 	mov.w	ip, #0
 80074a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80074aa:	2909      	cmp	r1, #9
 80074ac:	f240 8082 	bls.w	80075b4 <_strtod_l+0x2b4>
 80074b0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80074b4:	2600      	movs	r6, #0
 80074b6:	e09d      	b.n	80075f4 <_strtod_l+0x2f4>
 80074b8:	2300      	movs	r3, #0
 80074ba:	e7c4      	b.n	8007446 <_strtod_l+0x146>
 80074bc:	2f08      	cmp	r7, #8
 80074be:	bfd8      	it	le
 80074c0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80074c2:	f100 0001 	add.w	r0, r0, #1
 80074c6:	bfda      	itte	le
 80074c8:	fb02 3301 	mlale	r3, r2, r1, r3
 80074cc:	9309      	strle	r3, [sp, #36]	; 0x24
 80074ce:	fb02 3909 	mlagt	r9, r2, r9, r3
 80074d2:	3701      	adds	r7, #1
 80074d4:	901d      	str	r0, [sp, #116]	; 0x74
 80074d6:	e7bf      	b.n	8007458 <_strtod_l+0x158>
 80074d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80074da:	195a      	adds	r2, r3, r5
 80074dc:	921d      	str	r2, [sp, #116]	; 0x74
 80074de:	5d5b      	ldrb	r3, [r3, r5]
 80074e0:	2f00      	cmp	r7, #0
 80074e2:	d037      	beq.n	8007554 <_strtod_l+0x254>
 80074e4:	9007      	str	r0, [sp, #28]
 80074e6:	463d      	mov	r5, r7
 80074e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80074ec:	2a09      	cmp	r2, #9
 80074ee:	d912      	bls.n	8007516 <_strtod_l+0x216>
 80074f0:	2201      	movs	r2, #1
 80074f2:	e7c2      	b.n	800747a <_strtod_l+0x17a>
 80074f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80074f6:	1c5a      	adds	r2, r3, #1
 80074f8:	921d      	str	r2, [sp, #116]	; 0x74
 80074fa:	785b      	ldrb	r3, [r3, #1]
 80074fc:	3001      	adds	r0, #1
 80074fe:	2b30      	cmp	r3, #48	; 0x30
 8007500:	d0f8      	beq.n	80074f4 <_strtod_l+0x1f4>
 8007502:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007506:	2a08      	cmp	r2, #8
 8007508:	f200 84db 	bhi.w	8007ec2 <_strtod_l+0xbc2>
 800750c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800750e:	9007      	str	r0, [sp, #28]
 8007510:	2000      	movs	r0, #0
 8007512:	920a      	str	r2, [sp, #40]	; 0x28
 8007514:	4605      	mov	r5, r0
 8007516:	3b30      	subs	r3, #48	; 0x30
 8007518:	f100 0201 	add.w	r2, r0, #1
 800751c:	d014      	beq.n	8007548 <_strtod_l+0x248>
 800751e:	9907      	ldr	r1, [sp, #28]
 8007520:	4411      	add	r1, r2
 8007522:	9107      	str	r1, [sp, #28]
 8007524:	462a      	mov	r2, r5
 8007526:	eb00 0e05 	add.w	lr, r0, r5
 800752a:	210a      	movs	r1, #10
 800752c:	4572      	cmp	r2, lr
 800752e:	d113      	bne.n	8007558 <_strtod_l+0x258>
 8007530:	182a      	adds	r2, r5, r0
 8007532:	2a08      	cmp	r2, #8
 8007534:	f105 0501 	add.w	r5, r5, #1
 8007538:	4405      	add	r5, r0
 800753a:	dc1c      	bgt.n	8007576 <_strtod_l+0x276>
 800753c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800753e:	220a      	movs	r2, #10
 8007540:	fb02 3301 	mla	r3, r2, r1, r3
 8007544:	9309      	str	r3, [sp, #36]	; 0x24
 8007546:	2200      	movs	r2, #0
 8007548:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800754a:	1c59      	adds	r1, r3, #1
 800754c:	911d      	str	r1, [sp, #116]	; 0x74
 800754e:	785b      	ldrb	r3, [r3, #1]
 8007550:	4610      	mov	r0, r2
 8007552:	e7c9      	b.n	80074e8 <_strtod_l+0x1e8>
 8007554:	4638      	mov	r0, r7
 8007556:	e7d2      	b.n	80074fe <_strtod_l+0x1fe>
 8007558:	2a08      	cmp	r2, #8
 800755a:	dc04      	bgt.n	8007566 <_strtod_l+0x266>
 800755c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800755e:	434e      	muls	r6, r1
 8007560:	9609      	str	r6, [sp, #36]	; 0x24
 8007562:	3201      	adds	r2, #1
 8007564:	e7e2      	b.n	800752c <_strtod_l+0x22c>
 8007566:	f102 0c01 	add.w	ip, r2, #1
 800756a:	f1bc 0f10 	cmp.w	ip, #16
 800756e:	bfd8      	it	le
 8007570:	fb01 f909 	mulle.w	r9, r1, r9
 8007574:	e7f5      	b.n	8007562 <_strtod_l+0x262>
 8007576:	2d10      	cmp	r5, #16
 8007578:	bfdc      	itt	le
 800757a:	220a      	movle	r2, #10
 800757c:	fb02 3909 	mlale	r9, r2, r9, r3
 8007580:	e7e1      	b.n	8007546 <_strtod_l+0x246>
 8007582:	2300      	movs	r3, #0
 8007584:	9307      	str	r3, [sp, #28]
 8007586:	2201      	movs	r2, #1
 8007588:	e77c      	b.n	8007484 <_strtod_l+0x184>
 800758a:	f04f 0c00 	mov.w	ip, #0
 800758e:	f108 0302 	add.w	r3, r8, #2
 8007592:	931d      	str	r3, [sp, #116]	; 0x74
 8007594:	f898 3002 	ldrb.w	r3, [r8, #2]
 8007598:	e785      	b.n	80074a6 <_strtod_l+0x1a6>
 800759a:	f04f 0c01 	mov.w	ip, #1
 800759e:	e7f6      	b.n	800758e <_strtod_l+0x28e>
 80075a0:	0800a6b4 	.word	0x0800a6b4
 80075a4:	0800a4e4 	.word	0x0800a4e4
 80075a8:	7ff00000 	.word	0x7ff00000
 80075ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80075ae:	1c59      	adds	r1, r3, #1
 80075b0:	911d      	str	r1, [sp, #116]	; 0x74
 80075b2:	785b      	ldrb	r3, [r3, #1]
 80075b4:	2b30      	cmp	r3, #48	; 0x30
 80075b6:	d0f9      	beq.n	80075ac <_strtod_l+0x2ac>
 80075b8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80075bc:	2908      	cmp	r1, #8
 80075be:	f63f af79 	bhi.w	80074b4 <_strtod_l+0x1b4>
 80075c2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80075c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80075c8:	9308      	str	r3, [sp, #32]
 80075ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80075cc:	1c59      	adds	r1, r3, #1
 80075ce:	911d      	str	r1, [sp, #116]	; 0x74
 80075d0:	785b      	ldrb	r3, [r3, #1]
 80075d2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80075d6:	2e09      	cmp	r6, #9
 80075d8:	d937      	bls.n	800764a <_strtod_l+0x34a>
 80075da:	9e08      	ldr	r6, [sp, #32]
 80075dc:	1b89      	subs	r1, r1, r6
 80075de:	2908      	cmp	r1, #8
 80075e0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80075e4:	dc02      	bgt.n	80075ec <_strtod_l+0x2ec>
 80075e6:	4576      	cmp	r6, lr
 80075e8:	bfa8      	it	ge
 80075ea:	4676      	movge	r6, lr
 80075ec:	f1bc 0f00 	cmp.w	ip, #0
 80075f0:	d000      	beq.n	80075f4 <_strtod_l+0x2f4>
 80075f2:	4276      	negs	r6, r6
 80075f4:	2d00      	cmp	r5, #0
 80075f6:	d14f      	bne.n	8007698 <_strtod_l+0x398>
 80075f8:	9904      	ldr	r1, [sp, #16]
 80075fa:	4301      	orrs	r1, r0
 80075fc:	f47f aec2 	bne.w	8007384 <_strtod_l+0x84>
 8007600:	2a00      	cmp	r2, #0
 8007602:	f47f aedb 	bne.w	80073bc <_strtod_l+0xbc>
 8007606:	2b69      	cmp	r3, #105	; 0x69
 8007608:	d027      	beq.n	800765a <_strtod_l+0x35a>
 800760a:	dc24      	bgt.n	8007656 <_strtod_l+0x356>
 800760c:	2b49      	cmp	r3, #73	; 0x49
 800760e:	d024      	beq.n	800765a <_strtod_l+0x35a>
 8007610:	2b4e      	cmp	r3, #78	; 0x4e
 8007612:	f47f aed3 	bne.w	80073bc <_strtod_l+0xbc>
 8007616:	499e      	ldr	r1, [pc, #632]	; (8007890 <_strtod_l+0x590>)
 8007618:	a81d      	add	r0, sp, #116	; 0x74
 800761a:	f000 ffc7 	bl	80085ac <__match>
 800761e:	2800      	cmp	r0, #0
 8007620:	f43f aecc 	beq.w	80073bc <_strtod_l+0xbc>
 8007624:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	2b28      	cmp	r3, #40	; 0x28
 800762a:	d12d      	bne.n	8007688 <_strtod_l+0x388>
 800762c:	4999      	ldr	r1, [pc, #612]	; (8007894 <_strtod_l+0x594>)
 800762e:	aa20      	add	r2, sp, #128	; 0x80
 8007630:	a81d      	add	r0, sp, #116	; 0x74
 8007632:	f000 ffcf 	bl	80085d4 <__hexnan>
 8007636:	2805      	cmp	r0, #5
 8007638:	d126      	bne.n	8007688 <_strtod_l+0x388>
 800763a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800763c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007640:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007644:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007648:	e69c      	b.n	8007384 <_strtod_l+0x84>
 800764a:	210a      	movs	r1, #10
 800764c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007650:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007654:	e7b9      	b.n	80075ca <_strtod_l+0x2ca>
 8007656:	2b6e      	cmp	r3, #110	; 0x6e
 8007658:	e7db      	b.n	8007612 <_strtod_l+0x312>
 800765a:	498f      	ldr	r1, [pc, #572]	; (8007898 <_strtod_l+0x598>)
 800765c:	a81d      	add	r0, sp, #116	; 0x74
 800765e:	f000 ffa5 	bl	80085ac <__match>
 8007662:	2800      	cmp	r0, #0
 8007664:	f43f aeaa 	beq.w	80073bc <_strtod_l+0xbc>
 8007668:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800766a:	498c      	ldr	r1, [pc, #560]	; (800789c <_strtod_l+0x59c>)
 800766c:	3b01      	subs	r3, #1
 800766e:	a81d      	add	r0, sp, #116	; 0x74
 8007670:	931d      	str	r3, [sp, #116]	; 0x74
 8007672:	f000 ff9b 	bl	80085ac <__match>
 8007676:	b910      	cbnz	r0, 800767e <_strtod_l+0x37e>
 8007678:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800767a:	3301      	adds	r3, #1
 800767c:	931d      	str	r3, [sp, #116]	; 0x74
 800767e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80078ac <_strtod_l+0x5ac>
 8007682:	f04f 0a00 	mov.w	sl, #0
 8007686:	e67d      	b.n	8007384 <_strtod_l+0x84>
 8007688:	4885      	ldr	r0, [pc, #532]	; (80078a0 <_strtod_l+0x5a0>)
 800768a:	f002 f865 	bl	8009758 <nan>
 800768e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007692:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007696:	e675      	b.n	8007384 <_strtod_l+0x84>
 8007698:	9b07      	ldr	r3, [sp, #28]
 800769a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800769c:	1af3      	subs	r3, r6, r3
 800769e:	2f00      	cmp	r7, #0
 80076a0:	bf08      	it	eq
 80076a2:	462f      	moveq	r7, r5
 80076a4:	2d10      	cmp	r5, #16
 80076a6:	9308      	str	r3, [sp, #32]
 80076a8:	46a8      	mov	r8, r5
 80076aa:	bfa8      	it	ge
 80076ac:	f04f 0810 	movge.w	r8, #16
 80076b0:	f7f8 ff28 	bl	8000504 <__aeabi_ui2d>
 80076b4:	2d09      	cmp	r5, #9
 80076b6:	4682      	mov	sl, r0
 80076b8:	468b      	mov	fp, r1
 80076ba:	dd13      	ble.n	80076e4 <_strtod_l+0x3e4>
 80076bc:	4b79      	ldr	r3, [pc, #484]	; (80078a4 <_strtod_l+0x5a4>)
 80076be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80076c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80076c6:	f7f8 ff97 	bl	80005f8 <__aeabi_dmul>
 80076ca:	4682      	mov	sl, r0
 80076cc:	4648      	mov	r0, r9
 80076ce:	468b      	mov	fp, r1
 80076d0:	f7f8 ff18 	bl	8000504 <__aeabi_ui2d>
 80076d4:	4602      	mov	r2, r0
 80076d6:	460b      	mov	r3, r1
 80076d8:	4650      	mov	r0, sl
 80076da:	4659      	mov	r1, fp
 80076dc:	f7f8 fdd6 	bl	800028c <__adddf3>
 80076e0:	4682      	mov	sl, r0
 80076e2:	468b      	mov	fp, r1
 80076e4:	2d0f      	cmp	r5, #15
 80076e6:	dc38      	bgt.n	800775a <_strtod_l+0x45a>
 80076e8:	9b08      	ldr	r3, [sp, #32]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	f43f ae4a 	beq.w	8007384 <_strtod_l+0x84>
 80076f0:	dd24      	ble.n	800773c <_strtod_l+0x43c>
 80076f2:	2b16      	cmp	r3, #22
 80076f4:	dc0b      	bgt.n	800770e <_strtod_l+0x40e>
 80076f6:	4d6b      	ldr	r5, [pc, #428]	; (80078a4 <_strtod_l+0x5a4>)
 80076f8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80076fc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007700:	4652      	mov	r2, sl
 8007702:	465b      	mov	r3, fp
 8007704:	f7f8 ff78 	bl	80005f8 <__aeabi_dmul>
 8007708:	4682      	mov	sl, r0
 800770a:	468b      	mov	fp, r1
 800770c:	e63a      	b.n	8007384 <_strtod_l+0x84>
 800770e:	9a08      	ldr	r2, [sp, #32]
 8007710:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007714:	4293      	cmp	r3, r2
 8007716:	db20      	blt.n	800775a <_strtod_l+0x45a>
 8007718:	4c62      	ldr	r4, [pc, #392]	; (80078a4 <_strtod_l+0x5a4>)
 800771a:	f1c5 050f 	rsb	r5, r5, #15
 800771e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007722:	4652      	mov	r2, sl
 8007724:	465b      	mov	r3, fp
 8007726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800772a:	f7f8 ff65 	bl	80005f8 <__aeabi_dmul>
 800772e:	9b08      	ldr	r3, [sp, #32]
 8007730:	1b5d      	subs	r5, r3, r5
 8007732:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007736:	e9d4 2300 	ldrd	r2, r3, [r4]
 800773a:	e7e3      	b.n	8007704 <_strtod_l+0x404>
 800773c:	9b08      	ldr	r3, [sp, #32]
 800773e:	3316      	adds	r3, #22
 8007740:	db0b      	blt.n	800775a <_strtod_l+0x45a>
 8007742:	9b07      	ldr	r3, [sp, #28]
 8007744:	4a57      	ldr	r2, [pc, #348]	; (80078a4 <_strtod_l+0x5a4>)
 8007746:	1b9e      	subs	r6, r3, r6
 8007748:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800774c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007750:	4650      	mov	r0, sl
 8007752:	4659      	mov	r1, fp
 8007754:	f7f9 f87a 	bl	800084c <__aeabi_ddiv>
 8007758:	e7d6      	b.n	8007708 <_strtod_l+0x408>
 800775a:	9b08      	ldr	r3, [sp, #32]
 800775c:	eba5 0808 	sub.w	r8, r5, r8
 8007760:	4498      	add	r8, r3
 8007762:	f1b8 0f00 	cmp.w	r8, #0
 8007766:	dd71      	ble.n	800784c <_strtod_l+0x54c>
 8007768:	f018 030f 	ands.w	r3, r8, #15
 800776c:	d00a      	beq.n	8007784 <_strtod_l+0x484>
 800776e:	494d      	ldr	r1, [pc, #308]	; (80078a4 <_strtod_l+0x5a4>)
 8007770:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007774:	4652      	mov	r2, sl
 8007776:	465b      	mov	r3, fp
 8007778:	e9d1 0100 	ldrd	r0, r1, [r1]
 800777c:	f7f8 ff3c 	bl	80005f8 <__aeabi_dmul>
 8007780:	4682      	mov	sl, r0
 8007782:	468b      	mov	fp, r1
 8007784:	f038 080f 	bics.w	r8, r8, #15
 8007788:	d04d      	beq.n	8007826 <_strtod_l+0x526>
 800778a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800778e:	dd22      	ble.n	80077d6 <_strtod_l+0x4d6>
 8007790:	2500      	movs	r5, #0
 8007792:	462e      	mov	r6, r5
 8007794:	9509      	str	r5, [sp, #36]	; 0x24
 8007796:	9507      	str	r5, [sp, #28]
 8007798:	2322      	movs	r3, #34	; 0x22
 800779a:	f8df b110 	ldr.w	fp, [pc, #272]	; 80078ac <_strtod_l+0x5ac>
 800779e:	6023      	str	r3, [r4, #0]
 80077a0:	f04f 0a00 	mov.w	sl, #0
 80077a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f43f adec 	beq.w	8007384 <_strtod_l+0x84>
 80077ac:	991e      	ldr	r1, [sp, #120]	; 0x78
 80077ae:	4620      	mov	r0, r4
 80077b0:	f000 fffe 	bl	80087b0 <_Bfree>
 80077b4:	9907      	ldr	r1, [sp, #28]
 80077b6:	4620      	mov	r0, r4
 80077b8:	f000 fffa 	bl	80087b0 <_Bfree>
 80077bc:	4631      	mov	r1, r6
 80077be:	4620      	mov	r0, r4
 80077c0:	f000 fff6 	bl	80087b0 <_Bfree>
 80077c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80077c6:	4620      	mov	r0, r4
 80077c8:	f000 fff2 	bl	80087b0 <_Bfree>
 80077cc:	4629      	mov	r1, r5
 80077ce:	4620      	mov	r0, r4
 80077d0:	f000 ffee 	bl	80087b0 <_Bfree>
 80077d4:	e5d6      	b.n	8007384 <_strtod_l+0x84>
 80077d6:	2300      	movs	r3, #0
 80077d8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80077dc:	4650      	mov	r0, sl
 80077de:	4659      	mov	r1, fp
 80077e0:	4699      	mov	r9, r3
 80077e2:	f1b8 0f01 	cmp.w	r8, #1
 80077e6:	dc21      	bgt.n	800782c <_strtod_l+0x52c>
 80077e8:	b10b      	cbz	r3, 80077ee <_strtod_l+0x4ee>
 80077ea:	4682      	mov	sl, r0
 80077ec:	468b      	mov	fp, r1
 80077ee:	4b2e      	ldr	r3, [pc, #184]	; (80078a8 <_strtod_l+0x5a8>)
 80077f0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80077f4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80077f8:	4652      	mov	r2, sl
 80077fa:	465b      	mov	r3, fp
 80077fc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007800:	f7f8 fefa 	bl	80005f8 <__aeabi_dmul>
 8007804:	4b29      	ldr	r3, [pc, #164]	; (80078ac <_strtod_l+0x5ac>)
 8007806:	460a      	mov	r2, r1
 8007808:	400b      	ands	r3, r1
 800780a:	4929      	ldr	r1, [pc, #164]	; (80078b0 <_strtod_l+0x5b0>)
 800780c:	428b      	cmp	r3, r1
 800780e:	4682      	mov	sl, r0
 8007810:	d8be      	bhi.n	8007790 <_strtod_l+0x490>
 8007812:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007816:	428b      	cmp	r3, r1
 8007818:	bf86      	itte	hi
 800781a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80078b4 <_strtod_l+0x5b4>
 800781e:	f04f 3aff 	movhi.w	sl, #4294967295
 8007822:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007826:	2300      	movs	r3, #0
 8007828:	9304      	str	r3, [sp, #16]
 800782a:	e081      	b.n	8007930 <_strtod_l+0x630>
 800782c:	f018 0f01 	tst.w	r8, #1
 8007830:	d007      	beq.n	8007842 <_strtod_l+0x542>
 8007832:	4b1d      	ldr	r3, [pc, #116]	; (80078a8 <_strtod_l+0x5a8>)
 8007834:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783c:	f7f8 fedc 	bl	80005f8 <__aeabi_dmul>
 8007840:	2301      	movs	r3, #1
 8007842:	f109 0901 	add.w	r9, r9, #1
 8007846:	ea4f 0868 	mov.w	r8, r8, asr #1
 800784a:	e7ca      	b.n	80077e2 <_strtod_l+0x4e2>
 800784c:	d0eb      	beq.n	8007826 <_strtod_l+0x526>
 800784e:	f1c8 0800 	rsb	r8, r8, #0
 8007852:	f018 020f 	ands.w	r2, r8, #15
 8007856:	d00a      	beq.n	800786e <_strtod_l+0x56e>
 8007858:	4b12      	ldr	r3, [pc, #72]	; (80078a4 <_strtod_l+0x5a4>)
 800785a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800785e:	4650      	mov	r0, sl
 8007860:	4659      	mov	r1, fp
 8007862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007866:	f7f8 fff1 	bl	800084c <__aeabi_ddiv>
 800786a:	4682      	mov	sl, r0
 800786c:	468b      	mov	fp, r1
 800786e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007872:	d0d8      	beq.n	8007826 <_strtod_l+0x526>
 8007874:	f1b8 0f1f 	cmp.w	r8, #31
 8007878:	dd1e      	ble.n	80078b8 <_strtod_l+0x5b8>
 800787a:	2500      	movs	r5, #0
 800787c:	462e      	mov	r6, r5
 800787e:	9509      	str	r5, [sp, #36]	; 0x24
 8007880:	9507      	str	r5, [sp, #28]
 8007882:	2322      	movs	r3, #34	; 0x22
 8007884:	f04f 0a00 	mov.w	sl, #0
 8007888:	f04f 0b00 	mov.w	fp, #0
 800788c:	6023      	str	r3, [r4, #0]
 800788e:	e789      	b.n	80077a4 <_strtod_l+0x4a4>
 8007890:	0800a4de 	.word	0x0800a4de
 8007894:	0800a4f8 	.word	0x0800a4f8
 8007898:	0800a4d5 	.word	0x0800a4d5
 800789c:	0800a4d8 	.word	0x0800a4d8
 80078a0:	0800a8aa 	.word	0x0800a8aa
 80078a4:	0800a768 	.word	0x0800a768
 80078a8:	0800a740 	.word	0x0800a740
 80078ac:	7ff00000 	.word	0x7ff00000
 80078b0:	7ca00000 	.word	0x7ca00000
 80078b4:	7fefffff 	.word	0x7fefffff
 80078b8:	f018 0310 	ands.w	r3, r8, #16
 80078bc:	bf18      	it	ne
 80078be:	236a      	movne	r3, #106	; 0x6a
 80078c0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8007c78 <_strtod_l+0x978>
 80078c4:	9304      	str	r3, [sp, #16]
 80078c6:	4650      	mov	r0, sl
 80078c8:	4659      	mov	r1, fp
 80078ca:	2300      	movs	r3, #0
 80078cc:	f018 0f01 	tst.w	r8, #1
 80078d0:	d004      	beq.n	80078dc <_strtod_l+0x5dc>
 80078d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80078d6:	f7f8 fe8f 	bl	80005f8 <__aeabi_dmul>
 80078da:	2301      	movs	r3, #1
 80078dc:	ea5f 0868 	movs.w	r8, r8, asr #1
 80078e0:	f109 0908 	add.w	r9, r9, #8
 80078e4:	d1f2      	bne.n	80078cc <_strtod_l+0x5cc>
 80078e6:	b10b      	cbz	r3, 80078ec <_strtod_l+0x5ec>
 80078e8:	4682      	mov	sl, r0
 80078ea:	468b      	mov	fp, r1
 80078ec:	9b04      	ldr	r3, [sp, #16]
 80078ee:	b1bb      	cbz	r3, 8007920 <_strtod_l+0x620>
 80078f0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80078f4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	4659      	mov	r1, fp
 80078fc:	dd10      	ble.n	8007920 <_strtod_l+0x620>
 80078fe:	2b1f      	cmp	r3, #31
 8007900:	f340 8128 	ble.w	8007b54 <_strtod_l+0x854>
 8007904:	2b34      	cmp	r3, #52	; 0x34
 8007906:	bfde      	ittt	le
 8007908:	3b20      	suble	r3, #32
 800790a:	f04f 32ff 	movle.w	r2, #4294967295
 800790e:	fa02 f303 	lslle.w	r3, r2, r3
 8007912:	f04f 0a00 	mov.w	sl, #0
 8007916:	bfcc      	ite	gt
 8007918:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800791c:	ea03 0b01 	andle.w	fp, r3, r1
 8007920:	2200      	movs	r2, #0
 8007922:	2300      	movs	r3, #0
 8007924:	4650      	mov	r0, sl
 8007926:	4659      	mov	r1, fp
 8007928:	f7f9 f8ce 	bl	8000ac8 <__aeabi_dcmpeq>
 800792c:	2800      	cmp	r0, #0
 800792e:	d1a4      	bne.n	800787a <_strtod_l+0x57a>
 8007930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007932:	9300      	str	r3, [sp, #0]
 8007934:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007936:	462b      	mov	r3, r5
 8007938:	463a      	mov	r2, r7
 800793a:	4620      	mov	r0, r4
 800793c:	f000 ffa4 	bl	8008888 <__s2b>
 8007940:	9009      	str	r0, [sp, #36]	; 0x24
 8007942:	2800      	cmp	r0, #0
 8007944:	f43f af24 	beq.w	8007790 <_strtod_l+0x490>
 8007948:	9b07      	ldr	r3, [sp, #28]
 800794a:	1b9e      	subs	r6, r3, r6
 800794c:	9b08      	ldr	r3, [sp, #32]
 800794e:	2b00      	cmp	r3, #0
 8007950:	bfb4      	ite	lt
 8007952:	4633      	movlt	r3, r6
 8007954:	2300      	movge	r3, #0
 8007956:	9310      	str	r3, [sp, #64]	; 0x40
 8007958:	9b08      	ldr	r3, [sp, #32]
 800795a:	2500      	movs	r5, #0
 800795c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007960:	9318      	str	r3, [sp, #96]	; 0x60
 8007962:	462e      	mov	r6, r5
 8007964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007966:	4620      	mov	r0, r4
 8007968:	6859      	ldr	r1, [r3, #4]
 800796a:	f000 fee1 	bl	8008730 <_Balloc>
 800796e:	9007      	str	r0, [sp, #28]
 8007970:	2800      	cmp	r0, #0
 8007972:	f43f af11 	beq.w	8007798 <_strtod_l+0x498>
 8007976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007978:	691a      	ldr	r2, [r3, #16]
 800797a:	3202      	adds	r2, #2
 800797c:	f103 010c 	add.w	r1, r3, #12
 8007980:	0092      	lsls	r2, r2, #2
 8007982:	300c      	adds	r0, #12
 8007984:	f7ff fa54 	bl	8006e30 <memcpy>
 8007988:	ec4b ab10 	vmov	d0, sl, fp
 800798c:	aa20      	add	r2, sp, #128	; 0x80
 800798e:	a91f      	add	r1, sp, #124	; 0x7c
 8007990:	4620      	mov	r0, r4
 8007992:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8007996:	f001 fab3 	bl	8008f00 <__d2b>
 800799a:	901e      	str	r0, [sp, #120]	; 0x78
 800799c:	2800      	cmp	r0, #0
 800799e:	f43f aefb 	beq.w	8007798 <_strtod_l+0x498>
 80079a2:	2101      	movs	r1, #1
 80079a4:	4620      	mov	r0, r4
 80079a6:	f001 f809 	bl	80089bc <__i2b>
 80079aa:	4606      	mov	r6, r0
 80079ac:	2800      	cmp	r0, #0
 80079ae:	f43f aef3 	beq.w	8007798 <_strtod_l+0x498>
 80079b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80079b4:	9904      	ldr	r1, [sp, #16]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	bfab      	itete	ge
 80079ba:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80079bc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80079be:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80079c0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80079c4:	bfac      	ite	ge
 80079c6:	eb03 0902 	addge.w	r9, r3, r2
 80079ca:	1ad7      	sublt	r7, r2, r3
 80079cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80079ce:	eba3 0801 	sub.w	r8, r3, r1
 80079d2:	4490      	add	r8, r2
 80079d4:	4ba3      	ldr	r3, [pc, #652]	; (8007c64 <_strtod_l+0x964>)
 80079d6:	f108 38ff 	add.w	r8, r8, #4294967295
 80079da:	4598      	cmp	r8, r3
 80079dc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80079e0:	f280 80cc 	bge.w	8007b7c <_strtod_l+0x87c>
 80079e4:	eba3 0308 	sub.w	r3, r3, r8
 80079e8:	2b1f      	cmp	r3, #31
 80079ea:	eba2 0203 	sub.w	r2, r2, r3
 80079ee:	f04f 0101 	mov.w	r1, #1
 80079f2:	f300 80b6 	bgt.w	8007b62 <_strtod_l+0x862>
 80079f6:	fa01 f303 	lsl.w	r3, r1, r3
 80079fa:	9311      	str	r3, [sp, #68]	; 0x44
 80079fc:	2300      	movs	r3, #0
 80079fe:	930c      	str	r3, [sp, #48]	; 0x30
 8007a00:	eb09 0802 	add.w	r8, r9, r2
 8007a04:	9b04      	ldr	r3, [sp, #16]
 8007a06:	45c1      	cmp	r9, r8
 8007a08:	4417      	add	r7, r2
 8007a0a:	441f      	add	r7, r3
 8007a0c:	464b      	mov	r3, r9
 8007a0e:	bfa8      	it	ge
 8007a10:	4643      	movge	r3, r8
 8007a12:	42bb      	cmp	r3, r7
 8007a14:	bfa8      	it	ge
 8007a16:	463b      	movge	r3, r7
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	bfc2      	ittt	gt
 8007a1c:	eba8 0803 	subgt.w	r8, r8, r3
 8007a20:	1aff      	subgt	r7, r7, r3
 8007a22:	eba9 0903 	subgt.w	r9, r9, r3
 8007a26:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	dd17      	ble.n	8007a5c <_strtod_l+0x75c>
 8007a2c:	4631      	mov	r1, r6
 8007a2e:	461a      	mov	r2, r3
 8007a30:	4620      	mov	r0, r4
 8007a32:	f001 f87f 	bl	8008b34 <__pow5mult>
 8007a36:	4606      	mov	r6, r0
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	f43f aead 	beq.w	8007798 <_strtod_l+0x498>
 8007a3e:	4601      	mov	r1, r0
 8007a40:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007a42:	4620      	mov	r0, r4
 8007a44:	f000 ffd0 	bl	80089e8 <__multiply>
 8007a48:	900f      	str	r0, [sp, #60]	; 0x3c
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	f43f aea4 	beq.w	8007798 <_strtod_l+0x498>
 8007a50:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007a52:	4620      	mov	r0, r4
 8007a54:	f000 feac 	bl	80087b0 <_Bfree>
 8007a58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a5a:	931e      	str	r3, [sp, #120]	; 0x78
 8007a5c:	f1b8 0f00 	cmp.w	r8, #0
 8007a60:	f300 8091 	bgt.w	8007b86 <_strtod_l+0x886>
 8007a64:	9b08      	ldr	r3, [sp, #32]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	dd08      	ble.n	8007a7c <_strtod_l+0x77c>
 8007a6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007a6c:	9907      	ldr	r1, [sp, #28]
 8007a6e:	4620      	mov	r0, r4
 8007a70:	f001 f860 	bl	8008b34 <__pow5mult>
 8007a74:	9007      	str	r0, [sp, #28]
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f43f ae8e 	beq.w	8007798 <_strtod_l+0x498>
 8007a7c:	2f00      	cmp	r7, #0
 8007a7e:	dd08      	ble.n	8007a92 <_strtod_l+0x792>
 8007a80:	9907      	ldr	r1, [sp, #28]
 8007a82:	463a      	mov	r2, r7
 8007a84:	4620      	mov	r0, r4
 8007a86:	f001 f8af 	bl	8008be8 <__lshift>
 8007a8a:	9007      	str	r0, [sp, #28]
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	f43f ae83 	beq.w	8007798 <_strtod_l+0x498>
 8007a92:	f1b9 0f00 	cmp.w	r9, #0
 8007a96:	dd08      	ble.n	8007aaa <_strtod_l+0x7aa>
 8007a98:	4631      	mov	r1, r6
 8007a9a:	464a      	mov	r2, r9
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	f001 f8a3 	bl	8008be8 <__lshift>
 8007aa2:	4606      	mov	r6, r0
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	f43f ae77 	beq.w	8007798 <_strtod_l+0x498>
 8007aaa:	9a07      	ldr	r2, [sp, #28]
 8007aac:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f001 f922 	bl	8008cf8 <__mdiff>
 8007ab4:	4605      	mov	r5, r0
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f43f ae6e 	beq.w	8007798 <_strtod_l+0x498>
 8007abc:	68c3      	ldr	r3, [r0, #12]
 8007abe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	60c3      	str	r3, [r0, #12]
 8007ac4:	4631      	mov	r1, r6
 8007ac6:	f001 f8fb 	bl	8008cc0 <__mcmp>
 8007aca:	2800      	cmp	r0, #0
 8007acc:	da65      	bge.n	8007b9a <_strtod_l+0x89a>
 8007ace:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ad0:	ea53 030a 	orrs.w	r3, r3, sl
 8007ad4:	f040 8087 	bne.w	8007be6 <_strtod_l+0x8e6>
 8007ad8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f040 8082 	bne.w	8007be6 <_strtod_l+0x8e6>
 8007ae2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007ae6:	0d1b      	lsrs	r3, r3, #20
 8007ae8:	051b      	lsls	r3, r3, #20
 8007aea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007aee:	d97a      	bls.n	8007be6 <_strtod_l+0x8e6>
 8007af0:	696b      	ldr	r3, [r5, #20]
 8007af2:	b913      	cbnz	r3, 8007afa <_strtod_l+0x7fa>
 8007af4:	692b      	ldr	r3, [r5, #16]
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	dd75      	ble.n	8007be6 <_strtod_l+0x8e6>
 8007afa:	4629      	mov	r1, r5
 8007afc:	2201      	movs	r2, #1
 8007afe:	4620      	mov	r0, r4
 8007b00:	f001 f872 	bl	8008be8 <__lshift>
 8007b04:	4631      	mov	r1, r6
 8007b06:	4605      	mov	r5, r0
 8007b08:	f001 f8da 	bl	8008cc0 <__mcmp>
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	dd6a      	ble.n	8007be6 <_strtod_l+0x8e6>
 8007b10:	9904      	ldr	r1, [sp, #16]
 8007b12:	4a55      	ldr	r2, [pc, #340]	; (8007c68 <_strtod_l+0x968>)
 8007b14:	465b      	mov	r3, fp
 8007b16:	2900      	cmp	r1, #0
 8007b18:	f000 8085 	beq.w	8007c26 <_strtod_l+0x926>
 8007b1c:	ea02 010b 	and.w	r1, r2, fp
 8007b20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b24:	dc7f      	bgt.n	8007c26 <_strtod_l+0x926>
 8007b26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b2a:	f77f aeaa 	ble.w	8007882 <_strtod_l+0x582>
 8007b2e:	4a4f      	ldr	r2, [pc, #316]	; (8007c6c <_strtod_l+0x96c>)
 8007b30:	2300      	movs	r3, #0
 8007b32:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007b36:	4650      	mov	r0, sl
 8007b38:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8007b3c:	4659      	mov	r1, fp
 8007b3e:	f7f8 fd5b 	bl	80005f8 <__aeabi_dmul>
 8007b42:	460b      	mov	r3, r1
 8007b44:	4303      	orrs	r3, r0
 8007b46:	bf08      	it	eq
 8007b48:	2322      	moveq	r3, #34	; 0x22
 8007b4a:	4682      	mov	sl, r0
 8007b4c:	468b      	mov	fp, r1
 8007b4e:	bf08      	it	eq
 8007b50:	6023      	streq	r3, [r4, #0]
 8007b52:	e62b      	b.n	80077ac <_strtod_l+0x4ac>
 8007b54:	f04f 32ff 	mov.w	r2, #4294967295
 8007b58:	fa02 f303 	lsl.w	r3, r2, r3
 8007b5c:	ea03 0a0a 	and.w	sl, r3, sl
 8007b60:	e6de      	b.n	8007920 <_strtod_l+0x620>
 8007b62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007b66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007b6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007b6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007b72:	fa01 f308 	lsl.w	r3, r1, r8
 8007b76:	930c      	str	r3, [sp, #48]	; 0x30
 8007b78:	9111      	str	r1, [sp, #68]	; 0x44
 8007b7a:	e741      	b.n	8007a00 <_strtod_l+0x700>
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	930c      	str	r3, [sp, #48]	; 0x30
 8007b80:	2301      	movs	r3, #1
 8007b82:	9311      	str	r3, [sp, #68]	; 0x44
 8007b84:	e73c      	b.n	8007a00 <_strtod_l+0x700>
 8007b86:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007b88:	4642      	mov	r2, r8
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f001 f82c 	bl	8008be8 <__lshift>
 8007b90:	901e      	str	r0, [sp, #120]	; 0x78
 8007b92:	2800      	cmp	r0, #0
 8007b94:	f47f af66 	bne.w	8007a64 <_strtod_l+0x764>
 8007b98:	e5fe      	b.n	8007798 <_strtod_l+0x498>
 8007b9a:	465f      	mov	r7, fp
 8007b9c:	d16e      	bne.n	8007c7c <_strtod_l+0x97c>
 8007b9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ba0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ba4:	b342      	cbz	r2, 8007bf8 <_strtod_l+0x8f8>
 8007ba6:	4a32      	ldr	r2, [pc, #200]	; (8007c70 <_strtod_l+0x970>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d128      	bne.n	8007bfe <_strtod_l+0x8fe>
 8007bac:	9b04      	ldr	r3, [sp, #16]
 8007bae:	4650      	mov	r0, sl
 8007bb0:	b1eb      	cbz	r3, 8007bee <_strtod_l+0x8ee>
 8007bb2:	4a2d      	ldr	r2, [pc, #180]	; (8007c68 <_strtod_l+0x968>)
 8007bb4:	403a      	ands	r2, r7
 8007bb6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007bba:	f04f 31ff 	mov.w	r1, #4294967295
 8007bbe:	d819      	bhi.n	8007bf4 <_strtod_l+0x8f4>
 8007bc0:	0d12      	lsrs	r2, r2, #20
 8007bc2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bca:	4298      	cmp	r0, r3
 8007bcc:	d117      	bne.n	8007bfe <_strtod_l+0x8fe>
 8007bce:	4b29      	ldr	r3, [pc, #164]	; (8007c74 <_strtod_l+0x974>)
 8007bd0:	429f      	cmp	r7, r3
 8007bd2:	d102      	bne.n	8007bda <_strtod_l+0x8da>
 8007bd4:	3001      	adds	r0, #1
 8007bd6:	f43f addf 	beq.w	8007798 <_strtod_l+0x498>
 8007bda:	4b23      	ldr	r3, [pc, #140]	; (8007c68 <_strtod_l+0x968>)
 8007bdc:	403b      	ands	r3, r7
 8007bde:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007be2:	f04f 0a00 	mov.w	sl, #0
 8007be6:	9b04      	ldr	r3, [sp, #16]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d1a0      	bne.n	8007b2e <_strtod_l+0x82e>
 8007bec:	e5de      	b.n	80077ac <_strtod_l+0x4ac>
 8007bee:	f04f 33ff 	mov.w	r3, #4294967295
 8007bf2:	e7ea      	b.n	8007bca <_strtod_l+0x8ca>
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	e7e8      	b.n	8007bca <_strtod_l+0x8ca>
 8007bf8:	ea53 030a 	orrs.w	r3, r3, sl
 8007bfc:	d088      	beq.n	8007b10 <_strtod_l+0x810>
 8007bfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c00:	b1db      	cbz	r3, 8007c3a <_strtod_l+0x93a>
 8007c02:	423b      	tst	r3, r7
 8007c04:	d0ef      	beq.n	8007be6 <_strtod_l+0x8e6>
 8007c06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c08:	9a04      	ldr	r2, [sp, #16]
 8007c0a:	4650      	mov	r0, sl
 8007c0c:	4659      	mov	r1, fp
 8007c0e:	b1c3      	cbz	r3, 8007c42 <_strtod_l+0x942>
 8007c10:	f7ff fb5a 	bl	80072c8 <sulp>
 8007c14:	4602      	mov	r2, r0
 8007c16:	460b      	mov	r3, r1
 8007c18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c1c:	f7f8 fb36 	bl	800028c <__adddf3>
 8007c20:	4682      	mov	sl, r0
 8007c22:	468b      	mov	fp, r1
 8007c24:	e7df      	b.n	8007be6 <_strtod_l+0x8e6>
 8007c26:	4013      	ands	r3, r2
 8007c28:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c2c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007c30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007c34:	f04f 3aff 	mov.w	sl, #4294967295
 8007c38:	e7d5      	b.n	8007be6 <_strtod_l+0x8e6>
 8007c3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c3c:	ea13 0f0a 	tst.w	r3, sl
 8007c40:	e7e0      	b.n	8007c04 <_strtod_l+0x904>
 8007c42:	f7ff fb41 	bl	80072c8 <sulp>
 8007c46:	4602      	mov	r2, r0
 8007c48:	460b      	mov	r3, r1
 8007c4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c4e:	f7f8 fb1b 	bl	8000288 <__aeabi_dsub>
 8007c52:	2200      	movs	r2, #0
 8007c54:	2300      	movs	r3, #0
 8007c56:	4682      	mov	sl, r0
 8007c58:	468b      	mov	fp, r1
 8007c5a:	f7f8 ff35 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	d0c1      	beq.n	8007be6 <_strtod_l+0x8e6>
 8007c62:	e60e      	b.n	8007882 <_strtod_l+0x582>
 8007c64:	fffffc02 	.word	0xfffffc02
 8007c68:	7ff00000 	.word	0x7ff00000
 8007c6c:	39500000 	.word	0x39500000
 8007c70:	000fffff 	.word	0x000fffff
 8007c74:	7fefffff 	.word	0x7fefffff
 8007c78:	0800a510 	.word	0x0800a510
 8007c7c:	4631      	mov	r1, r6
 8007c7e:	4628      	mov	r0, r5
 8007c80:	f001 f99a 	bl	8008fb8 <__ratio>
 8007c84:	ec59 8b10 	vmov	r8, r9, d0
 8007c88:	ee10 0a10 	vmov	r0, s0
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c92:	4649      	mov	r1, r9
 8007c94:	f7f8 ff2c 	bl	8000af0 <__aeabi_dcmple>
 8007c98:	2800      	cmp	r0, #0
 8007c9a:	d07c      	beq.n	8007d96 <_strtod_l+0xa96>
 8007c9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d04c      	beq.n	8007d3c <_strtod_l+0xa3c>
 8007ca2:	4b95      	ldr	r3, [pc, #596]	; (8007ef8 <_strtod_l+0xbf8>)
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007caa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007ef8 <_strtod_l+0xbf8>
 8007cae:	f04f 0800 	mov.w	r8, #0
 8007cb2:	4b92      	ldr	r3, [pc, #584]	; (8007efc <_strtod_l+0xbfc>)
 8007cb4:	403b      	ands	r3, r7
 8007cb6:	9311      	str	r3, [sp, #68]	; 0x44
 8007cb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007cba:	4b91      	ldr	r3, [pc, #580]	; (8007f00 <_strtod_l+0xc00>)
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	f040 80b2 	bne.w	8007e26 <_strtod_l+0xb26>
 8007cc2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007cc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007cca:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007cce:	ec4b ab10 	vmov	d0, sl, fp
 8007cd2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007cd6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007cda:	f001 f895 	bl	8008e08 <__ulp>
 8007cde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ce2:	ec53 2b10 	vmov	r2, r3, d0
 8007ce6:	f7f8 fc87 	bl	80005f8 <__aeabi_dmul>
 8007cea:	4652      	mov	r2, sl
 8007cec:	465b      	mov	r3, fp
 8007cee:	f7f8 facd 	bl	800028c <__adddf3>
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	4981      	ldr	r1, [pc, #516]	; (8007efc <_strtod_l+0xbfc>)
 8007cf6:	4a83      	ldr	r2, [pc, #524]	; (8007f04 <_strtod_l+0xc04>)
 8007cf8:	4019      	ands	r1, r3
 8007cfa:	4291      	cmp	r1, r2
 8007cfc:	4682      	mov	sl, r0
 8007cfe:	d95e      	bls.n	8007dbe <_strtod_l+0xabe>
 8007d00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d02:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d103      	bne.n	8007d12 <_strtod_l+0xa12>
 8007d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	f43f ad43 	beq.w	8007798 <_strtod_l+0x498>
 8007d12:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007f10 <_strtod_l+0xc10>
 8007d16:	f04f 3aff 	mov.w	sl, #4294967295
 8007d1a:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	f000 fd47 	bl	80087b0 <_Bfree>
 8007d22:	9907      	ldr	r1, [sp, #28]
 8007d24:	4620      	mov	r0, r4
 8007d26:	f000 fd43 	bl	80087b0 <_Bfree>
 8007d2a:	4631      	mov	r1, r6
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	f000 fd3f 	bl	80087b0 <_Bfree>
 8007d32:	4629      	mov	r1, r5
 8007d34:	4620      	mov	r0, r4
 8007d36:	f000 fd3b 	bl	80087b0 <_Bfree>
 8007d3a:	e613      	b.n	8007964 <_strtod_l+0x664>
 8007d3c:	f1ba 0f00 	cmp.w	sl, #0
 8007d40:	d11b      	bne.n	8007d7a <_strtod_l+0xa7a>
 8007d42:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d46:	b9f3      	cbnz	r3, 8007d86 <_strtod_l+0xa86>
 8007d48:	4b6b      	ldr	r3, [pc, #428]	; (8007ef8 <_strtod_l+0xbf8>)
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	4640      	mov	r0, r8
 8007d4e:	4649      	mov	r1, r9
 8007d50:	f7f8 fec4 	bl	8000adc <__aeabi_dcmplt>
 8007d54:	b9d0      	cbnz	r0, 8007d8c <_strtod_l+0xa8c>
 8007d56:	4640      	mov	r0, r8
 8007d58:	4649      	mov	r1, r9
 8007d5a:	4b6b      	ldr	r3, [pc, #428]	; (8007f08 <_strtod_l+0xc08>)
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f7f8 fc4b 	bl	80005f8 <__aeabi_dmul>
 8007d62:	4680      	mov	r8, r0
 8007d64:	4689      	mov	r9, r1
 8007d66:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007d6a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8007d6e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007d70:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8007d74:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007d78:	e79b      	b.n	8007cb2 <_strtod_l+0x9b2>
 8007d7a:	f1ba 0f01 	cmp.w	sl, #1
 8007d7e:	d102      	bne.n	8007d86 <_strtod_l+0xa86>
 8007d80:	2f00      	cmp	r7, #0
 8007d82:	f43f ad7e 	beq.w	8007882 <_strtod_l+0x582>
 8007d86:	4b61      	ldr	r3, [pc, #388]	; (8007f0c <_strtod_l+0xc0c>)
 8007d88:	2200      	movs	r2, #0
 8007d8a:	e78c      	b.n	8007ca6 <_strtod_l+0x9a6>
 8007d8c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007f08 <_strtod_l+0xc08>
 8007d90:	f04f 0800 	mov.w	r8, #0
 8007d94:	e7e7      	b.n	8007d66 <_strtod_l+0xa66>
 8007d96:	4b5c      	ldr	r3, [pc, #368]	; (8007f08 <_strtod_l+0xc08>)
 8007d98:	4640      	mov	r0, r8
 8007d9a:	4649      	mov	r1, r9
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f7f8 fc2b 	bl	80005f8 <__aeabi_dmul>
 8007da2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007da4:	4680      	mov	r8, r0
 8007da6:	4689      	mov	r9, r1
 8007da8:	b933      	cbnz	r3, 8007db8 <_strtod_l+0xab8>
 8007daa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007dae:	9012      	str	r0, [sp, #72]	; 0x48
 8007db0:	9313      	str	r3, [sp, #76]	; 0x4c
 8007db2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007db6:	e7dd      	b.n	8007d74 <_strtod_l+0xa74>
 8007db8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8007dbc:	e7f9      	b.n	8007db2 <_strtod_l+0xab2>
 8007dbe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007dc2:	9b04      	ldr	r3, [sp, #16]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d1a8      	bne.n	8007d1a <_strtod_l+0xa1a>
 8007dc8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007dcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007dce:	0d1b      	lsrs	r3, r3, #20
 8007dd0:	051b      	lsls	r3, r3, #20
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d1a1      	bne.n	8007d1a <_strtod_l+0xa1a>
 8007dd6:	4640      	mov	r0, r8
 8007dd8:	4649      	mov	r1, r9
 8007dda:	f7f8 ff45 	bl	8000c68 <__aeabi_d2lz>
 8007dde:	f7f8 fbdd 	bl	800059c <__aeabi_l2d>
 8007de2:	4602      	mov	r2, r0
 8007de4:	460b      	mov	r3, r1
 8007de6:	4640      	mov	r0, r8
 8007de8:	4649      	mov	r1, r9
 8007dea:	f7f8 fa4d 	bl	8000288 <__aeabi_dsub>
 8007dee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007df0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007df4:	ea43 030a 	orr.w	r3, r3, sl
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	4680      	mov	r8, r0
 8007dfc:	4689      	mov	r9, r1
 8007dfe:	d053      	beq.n	8007ea8 <_strtod_l+0xba8>
 8007e00:	a335      	add	r3, pc, #212	; (adr r3, 8007ed8 <_strtod_l+0xbd8>)
 8007e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e06:	f7f8 fe69 	bl	8000adc <__aeabi_dcmplt>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	f47f acce 	bne.w	80077ac <_strtod_l+0x4ac>
 8007e10:	a333      	add	r3, pc, #204	; (adr r3, 8007ee0 <_strtod_l+0xbe0>)
 8007e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e16:	4640      	mov	r0, r8
 8007e18:	4649      	mov	r1, r9
 8007e1a:	f7f8 fe7d 	bl	8000b18 <__aeabi_dcmpgt>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	f43f af7b 	beq.w	8007d1a <_strtod_l+0xa1a>
 8007e24:	e4c2      	b.n	80077ac <_strtod_l+0x4ac>
 8007e26:	9b04      	ldr	r3, [sp, #16]
 8007e28:	b333      	cbz	r3, 8007e78 <_strtod_l+0xb78>
 8007e2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e2c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e30:	d822      	bhi.n	8007e78 <_strtod_l+0xb78>
 8007e32:	a32d      	add	r3, pc, #180	; (adr r3, 8007ee8 <_strtod_l+0xbe8>)
 8007e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e38:	4640      	mov	r0, r8
 8007e3a:	4649      	mov	r1, r9
 8007e3c:	f7f8 fe58 	bl	8000af0 <__aeabi_dcmple>
 8007e40:	b1a0      	cbz	r0, 8007e6c <_strtod_l+0xb6c>
 8007e42:	4649      	mov	r1, r9
 8007e44:	4640      	mov	r0, r8
 8007e46:	f7f8 fe87 	bl	8000b58 <__aeabi_d2uiz>
 8007e4a:	2801      	cmp	r0, #1
 8007e4c:	bf38      	it	cc
 8007e4e:	2001      	movcc	r0, #1
 8007e50:	f7f8 fb58 	bl	8000504 <__aeabi_ui2d>
 8007e54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e56:	4680      	mov	r8, r0
 8007e58:	4689      	mov	r9, r1
 8007e5a:	bb13      	cbnz	r3, 8007ea2 <_strtod_l+0xba2>
 8007e5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e60:	9014      	str	r0, [sp, #80]	; 0x50
 8007e62:	9315      	str	r3, [sp, #84]	; 0x54
 8007e64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007e68:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007e6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007e70:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007e74:	1a9b      	subs	r3, r3, r2
 8007e76:	930d      	str	r3, [sp, #52]	; 0x34
 8007e78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e7c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007e80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e84:	f000 ffc0 	bl	8008e08 <__ulp>
 8007e88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e8c:	ec53 2b10 	vmov	r2, r3, d0
 8007e90:	f7f8 fbb2 	bl	80005f8 <__aeabi_dmul>
 8007e94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e98:	f7f8 f9f8 	bl	800028c <__adddf3>
 8007e9c:	4682      	mov	sl, r0
 8007e9e:	468b      	mov	fp, r1
 8007ea0:	e78f      	b.n	8007dc2 <_strtod_l+0xac2>
 8007ea2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8007ea6:	e7dd      	b.n	8007e64 <_strtod_l+0xb64>
 8007ea8:	a311      	add	r3, pc, #68	; (adr r3, 8007ef0 <_strtod_l+0xbf0>)
 8007eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eae:	f7f8 fe15 	bl	8000adc <__aeabi_dcmplt>
 8007eb2:	e7b4      	b.n	8007e1e <_strtod_l+0xb1e>
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	930e      	str	r3, [sp, #56]	; 0x38
 8007eb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007eba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ebc:	6013      	str	r3, [r2, #0]
 8007ebe:	f7ff ba65 	b.w	800738c <_strtod_l+0x8c>
 8007ec2:	2b65      	cmp	r3, #101	; 0x65
 8007ec4:	f43f ab5d 	beq.w	8007582 <_strtod_l+0x282>
 8007ec8:	2b45      	cmp	r3, #69	; 0x45
 8007eca:	f43f ab5a 	beq.w	8007582 <_strtod_l+0x282>
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f7ff bb92 	b.w	80075f8 <_strtod_l+0x2f8>
 8007ed4:	f3af 8000 	nop.w
 8007ed8:	94a03595 	.word	0x94a03595
 8007edc:	3fdfffff 	.word	0x3fdfffff
 8007ee0:	35afe535 	.word	0x35afe535
 8007ee4:	3fe00000 	.word	0x3fe00000
 8007ee8:	ffc00000 	.word	0xffc00000
 8007eec:	41dfffff 	.word	0x41dfffff
 8007ef0:	94a03595 	.word	0x94a03595
 8007ef4:	3fcfffff 	.word	0x3fcfffff
 8007ef8:	3ff00000 	.word	0x3ff00000
 8007efc:	7ff00000 	.word	0x7ff00000
 8007f00:	7fe00000 	.word	0x7fe00000
 8007f04:	7c9fffff 	.word	0x7c9fffff
 8007f08:	3fe00000 	.word	0x3fe00000
 8007f0c:	bff00000 	.word	0xbff00000
 8007f10:	7fefffff 	.word	0x7fefffff

08007f14 <_strtod_r>:
 8007f14:	4b01      	ldr	r3, [pc, #4]	; (8007f1c <_strtod_r+0x8>)
 8007f16:	f7ff b9f3 	b.w	8007300 <_strtod_l>
 8007f1a:	bf00      	nop
 8007f1c:	20000078 	.word	0x20000078

08007f20 <_strtol_l.isra.0>:
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f26:	d001      	beq.n	8007f2c <_strtol_l.isra.0+0xc>
 8007f28:	2b24      	cmp	r3, #36	; 0x24
 8007f2a:	d906      	bls.n	8007f3a <_strtol_l.isra.0+0x1a>
 8007f2c:	f7fe ff56 	bl	8006ddc <__errno>
 8007f30:	2316      	movs	r3, #22
 8007f32:	6003      	str	r3, [r0, #0]
 8007f34:	2000      	movs	r0, #0
 8007f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f3a:	4f3a      	ldr	r7, [pc, #232]	; (8008024 <_strtol_l.isra.0+0x104>)
 8007f3c:	468e      	mov	lr, r1
 8007f3e:	4676      	mov	r6, lr
 8007f40:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007f44:	5de5      	ldrb	r5, [r4, r7]
 8007f46:	f015 0508 	ands.w	r5, r5, #8
 8007f4a:	d1f8      	bne.n	8007f3e <_strtol_l.isra.0+0x1e>
 8007f4c:	2c2d      	cmp	r4, #45	; 0x2d
 8007f4e:	d134      	bne.n	8007fba <_strtol_l.isra.0+0x9a>
 8007f50:	f89e 4000 	ldrb.w	r4, [lr]
 8007f54:	f04f 0801 	mov.w	r8, #1
 8007f58:	f106 0e02 	add.w	lr, r6, #2
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d05c      	beq.n	800801a <_strtol_l.isra.0+0xfa>
 8007f60:	2b10      	cmp	r3, #16
 8007f62:	d10c      	bne.n	8007f7e <_strtol_l.isra.0+0x5e>
 8007f64:	2c30      	cmp	r4, #48	; 0x30
 8007f66:	d10a      	bne.n	8007f7e <_strtol_l.isra.0+0x5e>
 8007f68:	f89e 4000 	ldrb.w	r4, [lr]
 8007f6c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007f70:	2c58      	cmp	r4, #88	; 0x58
 8007f72:	d14d      	bne.n	8008010 <_strtol_l.isra.0+0xf0>
 8007f74:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007f78:	2310      	movs	r3, #16
 8007f7a:	f10e 0e02 	add.w	lr, lr, #2
 8007f7e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007f82:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007f86:	2600      	movs	r6, #0
 8007f88:	fbbc f9f3 	udiv	r9, ip, r3
 8007f8c:	4635      	mov	r5, r6
 8007f8e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007f92:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007f96:	2f09      	cmp	r7, #9
 8007f98:	d818      	bhi.n	8007fcc <_strtol_l.isra.0+0xac>
 8007f9a:	463c      	mov	r4, r7
 8007f9c:	42a3      	cmp	r3, r4
 8007f9e:	dd24      	ble.n	8007fea <_strtol_l.isra.0+0xca>
 8007fa0:	2e00      	cmp	r6, #0
 8007fa2:	db1f      	blt.n	8007fe4 <_strtol_l.isra.0+0xc4>
 8007fa4:	45a9      	cmp	r9, r5
 8007fa6:	d31d      	bcc.n	8007fe4 <_strtol_l.isra.0+0xc4>
 8007fa8:	d101      	bne.n	8007fae <_strtol_l.isra.0+0x8e>
 8007faa:	45a2      	cmp	sl, r4
 8007fac:	db1a      	blt.n	8007fe4 <_strtol_l.isra.0+0xc4>
 8007fae:	fb05 4503 	mla	r5, r5, r3, r4
 8007fb2:	2601      	movs	r6, #1
 8007fb4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007fb8:	e7eb      	b.n	8007f92 <_strtol_l.isra.0+0x72>
 8007fba:	2c2b      	cmp	r4, #43	; 0x2b
 8007fbc:	bf08      	it	eq
 8007fbe:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007fc2:	46a8      	mov	r8, r5
 8007fc4:	bf08      	it	eq
 8007fc6:	f106 0e02 	addeq.w	lr, r6, #2
 8007fca:	e7c7      	b.n	8007f5c <_strtol_l.isra.0+0x3c>
 8007fcc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007fd0:	2f19      	cmp	r7, #25
 8007fd2:	d801      	bhi.n	8007fd8 <_strtol_l.isra.0+0xb8>
 8007fd4:	3c37      	subs	r4, #55	; 0x37
 8007fd6:	e7e1      	b.n	8007f9c <_strtol_l.isra.0+0x7c>
 8007fd8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007fdc:	2f19      	cmp	r7, #25
 8007fde:	d804      	bhi.n	8007fea <_strtol_l.isra.0+0xca>
 8007fe0:	3c57      	subs	r4, #87	; 0x57
 8007fe2:	e7db      	b.n	8007f9c <_strtol_l.isra.0+0x7c>
 8007fe4:	f04f 36ff 	mov.w	r6, #4294967295
 8007fe8:	e7e4      	b.n	8007fb4 <_strtol_l.isra.0+0x94>
 8007fea:	2e00      	cmp	r6, #0
 8007fec:	da05      	bge.n	8007ffa <_strtol_l.isra.0+0xda>
 8007fee:	2322      	movs	r3, #34	; 0x22
 8007ff0:	6003      	str	r3, [r0, #0]
 8007ff2:	4665      	mov	r5, ip
 8007ff4:	b942      	cbnz	r2, 8008008 <_strtol_l.isra.0+0xe8>
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	e79d      	b.n	8007f36 <_strtol_l.isra.0+0x16>
 8007ffa:	f1b8 0f00 	cmp.w	r8, #0
 8007ffe:	d000      	beq.n	8008002 <_strtol_l.isra.0+0xe2>
 8008000:	426d      	negs	r5, r5
 8008002:	2a00      	cmp	r2, #0
 8008004:	d0f7      	beq.n	8007ff6 <_strtol_l.isra.0+0xd6>
 8008006:	b10e      	cbz	r6, 800800c <_strtol_l.isra.0+0xec>
 8008008:	f10e 31ff 	add.w	r1, lr, #4294967295
 800800c:	6011      	str	r1, [r2, #0]
 800800e:	e7f2      	b.n	8007ff6 <_strtol_l.isra.0+0xd6>
 8008010:	2430      	movs	r4, #48	; 0x30
 8008012:	2b00      	cmp	r3, #0
 8008014:	d1b3      	bne.n	8007f7e <_strtol_l.isra.0+0x5e>
 8008016:	2308      	movs	r3, #8
 8008018:	e7b1      	b.n	8007f7e <_strtol_l.isra.0+0x5e>
 800801a:	2c30      	cmp	r4, #48	; 0x30
 800801c:	d0a4      	beq.n	8007f68 <_strtol_l.isra.0+0x48>
 800801e:	230a      	movs	r3, #10
 8008020:	e7ad      	b.n	8007f7e <_strtol_l.isra.0+0x5e>
 8008022:	bf00      	nop
 8008024:	0800a539 	.word	0x0800a539

08008028 <_strtol_r>:
 8008028:	f7ff bf7a 	b.w	8007f20 <_strtol_l.isra.0>

0800802c <rshift>:
 800802c:	6903      	ldr	r3, [r0, #16]
 800802e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008032:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008036:	ea4f 1261 	mov.w	r2, r1, asr #5
 800803a:	f100 0414 	add.w	r4, r0, #20
 800803e:	dd45      	ble.n	80080cc <rshift+0xa0>
 8008040:	f011 011f 	ands.w	r1, r1, #31
 8008044:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008048:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800804c:	d10c      	bne.n	8008068 <rshift+0x3c>
 800804e:	f100 0710 	add.w	r7, r0, #16
 8008052:	4629      	mov	r1, r5
 8008054:	42b1      	cmp	r1, r6
 8008056:	d334      	bcc.n	80080c2 <rshift+0x96>
 8008058:	1a9b      	subs	r3, r3, r2
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	1eea      	subs	r2, r5, #3
 800805e:	4296      	cmp	r6, r2
 8008060:	bf38      	it	cc
 8008062:	2300      	movcc	r3, #0
 8008064:	4423      	add	r3, r4
 8008066:	e015      	b.n	8008094 <rshift+0x68>
 8008068:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800806c:	f1c1 0820 	rsb	r8, r1, #32
 8008070:	40cf      	lsrs	r7, r1
 8008072:	f105 0e04 	add.w	lr, r5, #4
 8008076:	46a1      	mov	r9, r4
 8008078:	4576      	cmp	r6, lr
 800807a:	46f4      	mov	ip, lr
 800807c:	d815      	bhi.n	80080aa <rshift+0x7e>
 800807e:	1a9b      	subs	r3, r3, r2
 8008080:	009a      	lsls	r2, r3, #2
 8008082:	3a04      	subs	r2, #4
 8008084:	3501      	adds	r5, #1
 8008086:	42ae      	cmp	r6, r5
 8008088:	bf38      	it	cc
 800808a:	2200      	movcc	r2, #0
 800808c:	18a3      	adds	r3, r4, r2
 800808e:	50a7      	str	r7, [r4, r2]
 8008090:	b107      	cbz	r7, 8008094 <rshift+0x68>
 8008092:	3304      	adds	r3, #4
 8008094:	1b1a      	subs	r2, r3, r4
 8008096:	42a3      	cmp	r3, r4
 8008098:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800809c:	bf08      	it	eq
 800809e:	2300      	moveq	r3, #0
 80080a0:	6102      	str	r2, [r0, #16]
 80080a2:	bf08      	it	eq
 80080a4:	6143      	streq	r3, [r0, #20]
 80080a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080aa:	f8dc c000 	ldr.w	ip, [ip]
 80080ae:	fa0c fc08 	lsl.w	ip, ip, r8
 80080b2:	ea4c 0707 	orr.w	r7, ip, r7
 80080b6:	f849 7b04 	str.w	r7, [r9], #4
 80080ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80080be:	40cf      	lsrs	r7, r1
 80080c0:	e7da      	b.n	8008078 <rshift+0x4c>
 80080c2:	f851 cb04 	ldr.w	ip, [r1], #4
 80080c6:	f847 cf04 	str.w	ip, [r7, #4]!
 80080ca:	e7c3      	b.n	8008054 <rshift+0x28>
 80080cc:	4623      	mov	r3, r4
 80080ce:	e7e1      	b.n	8008094 <rshift+0x68>

080080d0 <__hexdig_fun>:
 80080d0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80080d4:	2b09      	cmp	r3, #9
 80080d6:	d802      	bhi.n	80080de <__hexdig_fun+0xe>
 80080d8:	3820      	subs	r0, #32
 80080da:	b2c0      	uxtb	r0, r0
 80080dc:	4770      	bx	lr
 80080de:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80080e2:	2b05      	cmp	r3, #5
 80080e4:	d801      	bhi.n	80080ea <__hexdig_fun+0x1a>
 80080e6:	3847      	subs	r0, #71	; 0x47
 80080e8:	e7f7      	b.n	80080da <__hexdig_fun+0xa>
 80080ea:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80080ee:	2b05      	cmp	r3, #5
 80080f0:	d801      	bhi.n	80080f6 <__hexdig_fun+0x26>
 80080f2:	3827      	subs	r0, #39	; 0x27
 80080f4:	e7f1      	b.n	80080da <__hexdig_fun+0xa>
 80080f6:	2000      	movs	r0, #0
 80080f8:	4770      	bx	lr
	...

080080fc <__gethex>:
 80080fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008100:	ed2d 8b02 	vpush	{d8}
 8008104:	b089      	sub	sp, #36	; 0x24
 8008106:	ee08 0a10 	vmov	s16, r0
 800810a:	9304      	str	r3, [sp, #16]
 800810c:	4bbc      	ldr	r3, [pc, #752]	; (8008400 <__gethex+0x304>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	9301      	str	r3, [sp, #4]
 8008112:	4618      	mov	r0, r3
 8008114:	468b      	mov	fp, r1
 8008116:	4690      	mov	r8, r2
 8008118:	f7f8 f85a 	bl	80001d0 <strlen>
 800811c:	9b01      	ldr	r3, [sp, #4]
 800811e:	f8db 2000 	ldr.w	r2, [fp]
 8008122:	4403      	add	r3, r0
 8008124:	4682      	mov	sl, r0
 8008126:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800812a:	9305      	str	r3, [sp, #20]
 800812c:	1c93      	adds	r3, r2, #2
 800812e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008132:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008136:	32fe      	adds	r2, #254	; 0xfe
 8008138:	18d1      	adds	r1, r2, r3
 800813a:	461f      	mov	r7, r3
 800813c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008140:	9100      	str	r1, [sp, #0]
 8008142:	2830      	cmp	r0, #48	; 0x30
 8008144:	d0f8      	beq.n	8008138 <__gethex+0x3c>
 8008146:	f7ff ffc3 	bl	80080d0 <__hexdig_fun>
 800814a:	4604      	mov	r4, r0
 800814c:	2800      	cmp	r0, #0
 800814e:	d13a      	bne.n	80081c6 <__gethex+0xca>
 8008150:	9901      	ldr	r1, [sp, #4]
 8008152:	4652      	mov	r2, sl
 8008154:	4638      	mov	r0, r7
 8008156:	f001 fb17 	bl	8009788 <strncmp>
 800815a:	4605      	mov	r5, r0
 800815c:	2800      	cmp	r0, #0
 800815e:	d168      	bne.n	8008232 <__gethex+0x136>
 8008160:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008164:	eb07 060a 	add.w	r6, r7, sl
 8008168:	f7ff ffb2 	bl	80080d0 <__hexdig_fun>
 800816c:	2800      	cmp	r0, #0
 800816e:	d062      	beq.n	8008236 <__gethex+0x13a>
 8008170:	4633      	mov	r3, r6
 8008172:	7818      	ldrb	r0, [r3, #0]
 8008174:	2830      	cmp	r0, #48	; 0x30
 8008176:	461f      	mov	r7, r3
 8008178:	f103 0301 	add.w	r3, r3, #1
 800817c:	d0f9      	beq.n	8008172 <__gethex+0x76>
 800817e:	f7ff ffa7 	bl	80080d0 <__hexdig_fun>
 8008182:	2301      	movs	r3, #1
 8008184:	fab0 f480 	clz	r4, r0
 8008188:	0964      	lsrs	r4, r4, #5
 800818a:	4635      	mov	r5, r6
 800818c:	9300      	str	r3, [sp, #0]
 800818e:	463a      	mov	r2, r7
 8008190:	4616      	mov	r6, r2
 8008192:	3201      	adds	r2, #1
 8008194:	7830      	ldrb	r0, [r6, #0]
 8008196:	f7ff ff9b 	bl	80080d0 <__hexdig_fun>
 800819a:	2800      	cmp	r0, #0
 800819c:	d1f8      	bne.n	8008190 <__gethex+0x94>
 800819e:	9901      	ldr	r1, [sp, #4]
 80081a0:	4652      	mov	r2, sl
 80081a2:	4630      	mov	r0, r6
 80081a4:	f001 faf0 	bl	8009788 <strncmp>
 80081a8:	b980      	cbnz	r0, 80081cc <__gethex+0xd0>
 80081aa:	b94d      	cbnz	r5, 80081c0 <__gethex+0xc4>
 80081ac:	eb06 050a 	add.w	r5, r6, sl
 80081b0:	462a      	mov	r2, r5
 80081b2:	4616      	mov	r6, r2
 80081b4:	3201      	adds	r2, #1
 80081b6:	7830      	ldrb	r0, [r6, #0]
 80081b8:	f7ff ff8a 	bl	80080d0 <__hexdig_fun>
 80081bc:	2800      	cmp	r0, #0
 80081be:	d1f8      	bne.n	80081b2 <__gethex+0xb6>
 80081c0:	1bad      	subs	r5, r5, r6
 80081c2:	00ad      	lsls	r5, r5, #2
 80081c4:	e004      	b.n	80081d0 <__gethex+0xd4>
 80081c6:	2400      	movs	r4, #0
 80081c8:	4625      	mov	r5, r4
 80081ca:	e7e0      	b.n	800818e <__gethex+0x92>
 80081cc:	2d00      	cmp	r5, #0
 80081ce:	d1f7      	bne.n	80081c0 <__gethex+0xc4>
 80081d0:	7833      	ldrb	r3, [r6, #0]
 80081d2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80081d6:	2b50      	cmp	r3, #80	; 0x50
 80081d8:	d13b      	bne.n	8008252 <__gethex+0x156>
 80081da:	7873      	ldrb	r3, [r6, #1]
 80081dc:	2b2b      	cmp	r3, #43	; 0x2b
 80081de:	d02c      	beq.n	800823a <__gethex+0x13e>
 80081e0:	2b2d      	cmp	r3, #45	; 0x2d
 80081e2:	d02e      	beq.n	8008242 <__gethex+0x146>
 80081e4:	1c71      	adds	r1, r6, #1
 80081e6:	f04f 0900 	mov.w	r9, #0
 80081ea:	7808      	ldrb	r0, [r1, #0]
 80081ec:	f7ff ff70 	bl	80080d0 <__hexdig_fun>
 80081f0:	1e43      	subs	r3, r0, #1
 80081f2:	b2db      	uxtb	r3, r3
 80081f4:	2b18      	cmp	r3, #24
 80081f6:	d82c      	bhi.n	8008252 <__gethex+0x156>
 80081f8:	f1a0 0210 	sub.w	r2, r0, #16
 80081fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008200:	f7ff ff66 	bl	80080d0 <__hexdig_fun>
 8008204:	1e43      	subs	r3, r0, #1
 8008206:	b2db      	uxtb	r3, r3
 8008208:	2b18      	cmp	r3, #24
 800820a:	d91d      	bls.n	8008248 <__gethex+0x14c>
 800820c:	f1b9 0f00 	cmp.w	r9, #0
 8008210:	d000      	beq.n	8008214 <__gethex+0x118>
 8008212:	4252      	negs	r2, r2
 8008214:	4415      	add	r5, r2
 8008216:	f8cb 1000 	str.w	r1, [fp]
 800821a:	b1e4      	cbz	r4, 8008256 <__gethex+0x15a>
 800821c:	9b00      	ldr	r3, [sp, #0]
 800821e:	2b00      	cmp	r3, #0
 8008220:	bf14      	ite	ne
 8008222:	2700      	movne	r7, #0
 8008224:	2706      	moveq	r7, #6
 8008226:	4638      	mov	r0, r7
 8008228:	b009      	add	sp, #36	; 0x24
 800822a:	ecbd 8b02 	vpop	{d8}
 800822e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008232:	463e      	mov	r6, r7
 8008234:	4625      	mov	r5, r4
 8008236:	2401      	movs	r4, #1
 8008238:	e7ca      	b.n	80081d0 <__gethex+0xd4>
 800823a:	f04f 0900 	mov.w	r9, #0
 800823e:	1cb1      	adds	r1, r6, #2
 8008240:	e7d3      	b.n	80081ea <__gethex+0xee>
 8008242:	f04f 0901 	mov.w	r9, #1
 8008246:	e7fa      	b.n	800823e <__gethex+0x142>
 8008248:	230a      	movs	r3, #10
 800824a:	fb03 0202 	mla	r2, r3, r2, r0
 800824e:	3a10      	subs	r2, #16
 8008250:	e7d4      	b.n	80081fc <__gethex+0x100>
 8008252:	4631      	mov	r1, r6
 8008254:	e7df      	b.n	8008216 <__gethex+0x11a>
 8008256:	1bf3      	subs	r3, r6, r7
 8008258:	3b01      	subs	r3, #1
 800825a:	4621      	mov	r1, r4
 800825c:	2b07      	cmp	r3, #7
 800825e:	dc0b      	bgt.n	8008278 <__gethex+0x17c>
 8008260:	ee18 0a10 	vmov	r0, s16
 8008264:	f000 fa64 	bl	8008730 <_Balloc>
 8008268:	4604      	mov	r4, r0
 800826a:	b940      	cbnz	r0, 800827e <__gethex+0x182>
 800826c:	4b65      	ldr	r3, [pc, #404]	; (8008404 <__gethex+0x308>)
 800826e:	4602      	mov	r2, r0
 8008270:	21de      	movs	r1, #222	; 0xde
 8008272:	4865      	ldr	r0, [pc, #404]	; (8008408 <__gethex+0x30c>)
 8008274:	f001 faa8 	bl	80097c8 <__assert_func>
 8008278:	3101      	adds	r1, #1
 800827a:	105b      	asrs	r3, r3, #1
 800827c:	e7ee      	b.n	800825c <__gethex+0x160>
 800827e:	f100 0914 	add.w	r9, r0, #20
 8008282:	f04f 0b00 	mov.w	fp, #0
 8008286:	f1ca 0301 	rsb	r3, sl, #1
 800828a:	f8cd 9008 	str.w	r9, [sp, #8]
 800828e:	f8cd b000 	str.w	fp, [sp]
 8008292:	9306      	str	r3, [sp, #24]
 8008294:	42b7      	cmp	r7, r6
 8008296:	d340      	bcc.n	800831a <__gethex+0x21e>
 8008298:	9802      	ldr	r0, [sp, #8]
 800829a:	9b00      	ldr	r3, [sp, #0]
 800829c:	f840 3b04 	str.w	r3, [r0], #4
 80082a0:	eba0 0009 	sub.w	r0, r0, r9
 80082a4:	1080      	asrs	r0, r0, #2
 80082a6:	0146      	lsls	r6, r0, #5
 80082a8:	6120      	str	r0, [r4, #16]
 80082aa:	4618      	mov	r0, r3
 80082ac:	f000 fb36 	bl	800891c <__hi0bits>
 80082b0:	1a30      	subs	r0, r6, r0
 80082b2:	f8d8 6000 	ldr.w	r6, [r8]
 80082b6:	42b0      	cmp	r0, r6
 80082b8:	dd63      	ble.n	8008382 <__gethex+0x286>
 80082ba:	1b87      	subs	r7, r0, r6
 80082bc:	4639      	mov	r1, r7
 80082be:	4620      	mov	r0, r4
 80082c0:	f000 fed0 	bl	8009064 <__any_on>
 80082c4:	4682      	mov	sl, r0
 80082c6:	b1a8      	cbz	r0, 80082f4 <__gethex+0x1f8>
 80082c8:	1e7b      	subs	r3, r7, #1
 80082ca:	1159      	asrs	r1, r3, #5
 80082cc:	f003 021f 	and.w	r2, r3, #31
 80082d0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80082d4:	f04f 0a01 	mov.w	sl, #1
 80082d8:	fa0a f202 	lsl.w	r2, sl, r2
 80082dc:	420a      	tst	r2, r1
 80082de:	d009      	beq.n	80082f4 <__gethex+0x1f8>
 80082e0:	4553      	cmp	r3, sl
 80082e2:	dd05      	ble.n	80082f0 <__gethex+0x1f4>
 80082e4:	1eb9      	subs	r1, r7, #2
 80082e6:	4620      	mov	r0, r4
 80082e8:	f000 febc 	bl	8009064 <__any_on>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d145      	bne.n	800837c <__gethex+0x280>
 80082f0:	f04f 0a02 	mov.w	sl, #2
 80082f4:	4639      	mov	r1, r7
 80082f6:	4620      	mov	r0, r4
 80082f8:	f7ff fe98 	bl	800802c <rshift>
 80082fc:	443d      	add	r5, r7
 80082fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008302:	42ab      	cmp	r3, r5
 8008304:	da4c      	bge.n	80083a0 <__gethex+0x2a4>
 8008306:	ee18 0a10 	vmov	r0, s16
 800830a:	4621      	mov	r1, r4
 800830c:	f000 fa50 	bl	80087b0 <_Bfree>
 8008310:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008312:	2300      	movs	r3, #0
 8008314:	6013      	str	r3, [r2, #0]
 8008316:	27a3      	movs	r7, #163	; 0xa3
 8008318:	e785      	b.n	8008226 <__gethex+0x12a>
 800831a:	1e73      	subs	r3, r6, #1
 800831c:	9a05      	ldr	r2, [sp, #20]
 800831e:	9303      	str	r3, [sp, #12]
 8008320:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008324:	4293      	cmp	r3, r2
 8008326:	d019      	beq.n	800835c <__gethex+0x260>
 8008328:	f1bb 0f20 	cmp.w	fp, #32
 800832c:	d107      	bne.n	800833e <__gethex+0x242>
 800832e:	9b02      	ldr	r3, [sp, #8]
 8008330:	9a00      	ldr	r2, [sp, #0]
 8008332:	f843 2b04 	str.w	r2, [r3], #4
 8008336:	9302      	str	r3, [sp, #8]
 8008338:	2300      	movs	r3, #0
 800833a:	9300      	str	r3, [sp, #0]
 800833c:	469b      	mov	fp, r3
 800833e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008342:	f7ff fec5 	bl	80080d0 <__hexdig_fun>
 8008346:	9b00      	ldr	r3, [sp, #0]
 8008348:	f000 000f 	and.w	r0, r0, #15
 800834c:	fa00 f00b 	lsl.w	r0, r0, fp
 8008350:	4303      	orrs	r3, r0
 8008352:	9300      	str	r3, [sp, #0]
 8008354:	f10b 0b04 	add.w	fp, fp, #4
 8008358:	9b03      	ldr	r3, [sp, #12]
 800835a:	e00d      	b.n	8008378 <__gethex+0x27c>
 800835c:	9b03      	ldr	r3, [sp, #12]
 800835e:	9a06      	ldr	r2, [sp, #24]
 8008360:	4413      	add	r3, r2
 8008362:	42bb      	cmp	r3, r7
 8008364:	d3e0      	bcc.n	8008328 <__gethex+0x22c>
 8008366:	4618      	mov	r0, r3
 8008368:	9901      	ldr	r1, [sp, #4]
 800836a:	9307      	str	r3, [sp, #28]
 800836c:	4652      	mov	r2, sl
 800836e:	f001 fa0b 	bl	8009788 <strncmp>
 8008372:	9b07      	ldr	r3, [sp, #28]
 8008374:	2800      	cmp	r0, #0
 8008376:	d1d7      	bne.n	8008328 <__gethex+0x22c>
 8008378:	461e      	mov	r6, r3
 800837a:	e78b      	b.n	8008294 <__gethex+0x198>
 800837c:	f04f 0a03 	mov.w	sl, #3
 8008380:	e7b8      	b.n	80082f4 <__gethex+0x1f8>
 8008382:	da0a      	bge.n	800839a <__gethex+0x29e>
 8008384:	1a37      	subs	r7, r6, r0
 8008386:	4621      	mov	r1, r4
 8008388:	ee18 0a10 	vmov	r0, s16
 800838c:	463a      	mov	r2, r7
 800838e:	f000 fc2b 	bl	8008be8 <__lshift>
 8008392:	1bed      	subs	r5, r5, r7
 8008394:	4604      	mov	r4, r0
 8008396:	f100 0914 	add.w	r9, r0, #20
 800839a:	f04f 0a00 	mov.w	sl, #0
 800839e:	e7ae      	b.n	80082fe <__gethex+0x202>
 80083a0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80083a4:	42a8      	cmp	r0, r5
 80083a6:	dd72      	ble.n	800848e <__gethex+0x392>
 80083a8:	1b45      	subs	r5, r0, r5
 80083aa:	42ae      	cmp	r6, r5
 80083ac:	dc36      	bgt.n	800841c <__gethex+0x320>
 80083ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d02a      	beq.n	800840c <__gethex+0x310>
 80083b6:	2b03      	cmp	r3, #3
 80083b8:	d02c      	beq.n	8008414 <__gethex+0x318>
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d115      	bne.n	80083ea <__gethex+0x2ee>
 80083be:	42ae      	cmp	r6, r5
 80083c0:	d113      	bne.n	80083ea <__gethex+0x2ee>
 80083c2:	2e01      	cmp	r6, #1
 80083c4:	d10b      	bne.n	80083de <__gethex+0x2e2>
 80083c6:	9a04      	ldr	r2, [sp, #16]
 80083c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80083cc:	6013      	str	r3, [r2, #0]
 80083ce:	2301      	movs	r3, #1
 80083d0:	6123      	str	r3, [r4, #16]
 80083d2:	f8c9 3000 	str.w	r3, [r9]
 80083d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80083d8:	2762      	movs	r7, #98	; 0x62
 80083da:	601c      	str	r4, [r3, #0]
 80083dc:	e723      	b.n	8008226 <__gethex+0x12a>
 80083de:	1e71      	subs	r1, r6, #1
 80083e0:	4620      	mov	r0, r4
 80083e2:	f000 fe3f 	bl	8009064 <__any_on>
 80083e6:	2800      	cmp	r0, #0
 80083e8:	d1ed      	bne.n	80083c6 <__gethex+0x2ca>
 80083ea:	ee18 0a10 	vmov	r0, s16
 80083ee:	4621      	mov	r1, r4
 80083f0:	f000 f9de 	bl	80087b0 <_Bfree>
 80083f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083f6:	2300      	movs	r3, #0
 80083f8:	6013      	str	r3, [r2, #0]
 80083fa:	2750      	movs	r7, #80	; 0x50
 80083fc:	e713      	b.n	8008226 <__gethex+0x12a>
 80083fe:	bf00      	nop
 8008400:	0800a6b4 	.word	0x0800a6b4
 8008404:	0800a639 	.word	0x0800a639
 8008408:	0800a64a 	.word	0x0800a64a
 800840c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1eb      	bne.n	80083ea <__gethex+0x2ee>
 8008412:	e7d8      	b.n	80083c6 <__gethex+0x2ca>
 8008414:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1d5      	bne.n	80083c6 <__gethex+0x2ca>
 800841a:	e7e6      	b.n	80083ea <__gethex+0x2ee>
 800841c:	1e6f      	subs	r7, r5, #1
 800841e:	f1ba 0f00 	cmp.w	sl, #0
 8008422:	d131      	bne.n	8008488 <__gethex+0x38c>
 8008424:	b127      	cbz	r7, 8008430 <__gethex+0x334>
 8008426:	4639      	mov	r1, r7
 8008428:	4620      	mov	r0, r4
 800842a:	f000 fe1b 	bl	8009064 <__any_on>
 800842e:	4682      	mov	sl, r0
 8008430:	117b      	asrs	r3, r7, #5
 8008432:	2101      	movs	r1, #1
 8008434:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008438:	f007 071f 	and.w	r7, r7, #31
 800843c:	fa01 f707 	lsl.w	r7, r1, r7
 8008440:	421f      	tst	r7, r3
 8008442:	4629      	mov	r1, r5
 8008444:	4620      	mov	r0, r4
 8008446:	bf18      	it	ne
 8008448:	f04a 0a02 	orrne.w	sl, sl, #2
 800844c:	1b76      	subs	r6, r6, r5
 800844e:	f7ff fded 	bl	800802c <rshift>
 8008452:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008456:	2702      	movs	r7, #2
 8008458:	f1ba 0f00 	cmp.w	sl, #0
 800845c:	d048      	beq.n	80084f0 <__gethex+0x3f4>
 800845e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008462:	2b02      	cmp	r3, #2
 8008464:	d015      	beq.n	8008492 <__gethex+0x396>
 8008466:	2b03      	cmp	r3, #3
 8008468:	d017      	beq.n	800849a <__gethex+0x39e>
 800846a:	2b01      	cmp	r3, #1
 800846c:	d109      	bne.n	8008482 <__gethex+0x386>
 800846e:	f01a 0f02 	tst.w	sl, #2
 8008472:	d006      	beq.n	8008482 <__gethex+0x386>
 8008474:	f8d9 0000 	ldr.w	r0, [r9]
 8008478:	ea4a 0a00 	orr.w	sl, sl, r0
 800847c:	f01a 0f01 	tst.w	sl, #1
 8008480:	d10e      	bne.n	80084a0 <__gethex+0x3a4>
 8008482:	f047 0710 	orr.w	r7, r7, #16
 8008486:	e033      	b.n	80084f0 <__gethex+0x3f4>
 8008488:	f04f 0a01 	mov.w	sl, #1
 800848c:	e7d0      	b.n	8008430 <__gethex+0x334>
 800848e:	2701      	movs	r7, #1
 8008490:	e7e2      	b.n	8008458 <__gethex+0x35c>
 8008492:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008494:	f1c3 0301 	rsb	r3, r3, #1
 8008498:	9315      	str	r3, [sp, #84]	; 0x54
 800849a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800849c:	2b00      	cmp	r3, #0
 800849e:	d0f0      	beq.n	8008482 <__gethex+0x386>
 80084a0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80084a4:	f104 0314 	add.w	r3, r4, #20
 80084a8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80084ac:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80084b0:	f04f 0c00 	mov.w	ip, #0
 80084b4:	4618      	mov	r0, r3
 80084b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80084ba:	f1b2 3fff 	cmp.w	r2, #4294967295
 80084be:	d01c      	beq.n	80084fa <__gethex+0x3fe>
 80084c0:	3201      	adds	r2, #1
 80084c2:	6002      	str	r2, [r0, #0]
 80084c4:	2f02      	cmp	r7, #2
 80084c6:	f104 0314 	add.w	r3, r4, #20
 80084ca:	d13f      	bne.n	800854c <__gethex+0x450>
 80084cc:	f8d8 2000 	ldr.w	r2, [r8]
 80084d0:	3a01      	subs	r2, #1
 80084d2:	42b2      	cmp	r2, r6
 80084d4:	d10a      	bne.n	80084ec <__gethex+0x3f0>
 80084d6:	1171      	asrs	r1, r6, #5
 80084d8:	2201      	movs	r2, #1
 80084da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80084de:	f006 061f 	and.w	r6, r6, #31
 80084e2:	fa02 f606 	lsl.w	r6, r2, r6
 80084e6:	421e      	tst	r6, r3
 80084e8:	bf18      	it	ne
 80084ea:	4617      	movne	r7, r2
 80084ec:	f047 0720 	orr.w	r7, r7, #32
 80084f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084f2:	601c      	str	r4, [r3, #0]
 80084f4:	9b04      	ldr	r3, [sp, #16]
 80084f6:	601d      	str	r5, [r3, #0]
 80084f8:	e695      	b.n	8008226 <__gethex+0x12a>
 80084fa:	4299      	cmp	r1, r3
 80084fc:	f843 cc04 	str.w	ip, [r3, #-4]
 8008500:	d8d8      	bhi.n	80084b4 <__gethex+0x3b8>
 8008502:	68a3      	ldr	r3, [r4, #8]
 8008504:	459b      	cmp	fp, r3
 8008506:	db19      	blt.n	800853c <__gethex+0x440>
 8008508:	6861      	ldr	r1, [r4, #4]
 800850a:	ee18 0a10 	vmov	r0, s16
 800850e:	3101      	adds	r1, #1
 8008510:	f000 f90e 	bl	8008730 <_Balloc>
 8008514:	4681      	mov	r9, r0
 8008516:	b918      	cbnz	r0, 8008520 <__gethex+0x424>
 8008518:	4b1a      	ldr	r3, [pc, #104]	; (8008584 <__gethex+0x488>)
 800851a:	4602      	mov	r2, r0
 800851c:	2184      	movs	r1, #132	; 0x84
 800851e:	e6a8      	b.n	8008272 <__gethex+0x176>
 8008520:	6922      	ldr	r2, [r4, #16]
 8008522:	3202      	adds	r2, #2
 8008524:	f104 010c 	add.w	r1, r4, #12
 8008528:	0092      	lsls	r2, r2, #2
 800852a:	300c      	adds	r0, #12
 800852c:	f7fe fc80 	bl	8006e30 <memcpy>
 8008530:	4621      	mov	r1, r4
 8008532:	ee18 0a10 	vmov	r0, s16
 8008536:	f000 f93b 	bl	80087b0 <_Bfree>
 800853a:	464c      	mov	r4, r9
 800853c:	6923      	ldr	r3, [r4, #16]
 800853e:	1c5a      	adds	r2, r3, #1
 8008540:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008544:	6122      	str	r2, [r4, #16]
 8008546:	2201      	movs	r2, #1
 8008548:	615a      	str	r2, [r3, #20]
 800854a:	e7bb      	b.n	80084c4 <__gethex+0x3c8>
 800854c:	6922      	ldr	r2, [r4, #16]
 800854e:	455a      	cmp	r2, fp
 8008550:	dd0b      	ble.n	800856a <__gethex+0x46e>
 8008552:	2101      	movs	r1, #1
 8008554:	4620      	mov	r0, r4
 8008556:	f7ff fd69 	bl	800802c <rshift>
 800855a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800855e:	3501      	adds	r5, #1
 8008560:	42ab      	cmp	r3, r5
 8008562:	f6ff aed0 	blt.w	8008306 <__gethex+0x20a>
 8008566:	2701      	movs	r7, #1
 8008568:	e7c0      	b.n	80084ec <__gethex+0x3f0>
 800856a:	f016 061f 	ands.w	r6, r6, #31
 800856e:	d0fa      	beq.n	8008566 <__gethex+0x46a>
 8008570:	449a      	add	sl, r3
 8008572:	f1c6 0620 	rsb	r6, r6, #32
 8008576:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800857a:	f000 f9cf 	bl	800891c <__hi0bits>
 800857e:	42b0      	cmp	r0, r6
 8008580:	dbe7      	blt.n	8008552 <__gethex+0x456>
 8008582:	e7f0      	b.n	8008566 <__gethex+0x46a>
 8008584:	0800a639 	.word	0x0800a639

08008588 <L_shift>:
 8008588:	f1c2 0208 	rsb	r2, r2, #8
 800858c:	0092      	lsls	r2, r2, #2
 800858e:	b570      	push	{r4, r5, r6, lr}
 8008590:	f1c2 0620 	rsb	r6, r2, #32
 8008594:	6843      	ldr	r3, [r0, #4]
 8008596:	6804      	ldr	r4, [r0, #0]
 8008598:	fa03 f506 	lsl.w	r5, r3, r6
 800859c:	432c      	orrs	r4, r5
 800859e:	40d3      	lsrs	r3, r2
 80085a0:	6004      	str	r4, [r0, #0]
 80085a2:	f840 3f04 	str.w	r3, [r0, #4]!
 80085a6:	4288      	cmp	r0, r1
 80085a8:	d3f4      	bcc.n	8008594 <L_shift+0xc>
 80085aa:	bd70      	pop	{r4, r5, r6, pc}

080085ac <__match>:
 80085ac:	b530      	push	{r4, r5, lr}
 80085ae:	6803      	ldr	r3, [r0, #0]
 80085b0:	3301      	adds	r3, #1
 80085b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085b6:	b914      	cbnz	r4, 80085be <__match+0x12>
 80085b8:	6003      	str	r3, [r0, #0]
 80085ba:	2001      	movs	r0, #1
 80085bc:	bd30      	pop	{r4, r5, pc}
 80085be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085c2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80085c6:	2d19      	cmp	r5, #25
 80085c8:	bf98      	it	ls
 80085ca:	3220      	addls	r2, #32
 80085cc:	42a2      	cmp	r2, r4
 80085ce:	d0f0      	beq.n	80085b2 <__match+0x6>
 80085d0:	2000      	movs	r0, #0
 80085d2:	e7f3      	b.n	80085bc <__match+0x10>

080085d4 <__hexnan>:
 80085d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d8:	680b      	ldr	r3, [r1, #0]
 80085da:	6801      	ldr	r1, [r0, #0]
 80085dc:	115e      	asrs	r6, r3, #5
 80085de:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80085e2:	f013 031f 	ands.w	r3, r3, #31
 80085e6:	b087      	sub	sp, #28
 80085e8:	bf18      	it	ne
 80085ea:	3604      	addne	r6, #4
 80085ec:	2500      	movs	r5, #0
 80085ee:	1f37      	subs	r7, r6, #4
 80085f0:	4682      	mov	sl, r0
 80085f2:	4690      	mov	r8, r2
 80085f4:	9301      	str	r3, [sp, #4]
 80085f6:	f846 5c04 	str.w	r5, [r6, #-4]
 80085fa:	46b9      	mov	r9, r7
 80085fc:	463c      	mov	r4, r7
 80085fe:	9502      	str	r5, [sp, #8]
 8008600:	46ab      	mov	fp, r5
 8008602:	784a      	ldrb	r2, [r1, #1]
 8008604:	1c4b      	adds	r3, r1, #1
 8008606:	9303      	str	r3, [sp, #12]
 8008608:	b342      	cbz	r2, 800865c <__hexnan+0x88>
 800860a:	4610      	mov	r0, r2
 800860c:	9105      	str	r1, [sp, #20]
 800860e:	9204      	str	r2, [sp, #16]
 8008610:	f7ff fd5e 	bl	80080d0 <__hexdig_fun>
 8008614:	2800      	cmp	r0, #0
 8008616:	d14f      	bne.n	80086b8 <__hexnan+0xe4>
 8008618:	9a04      	ldr	r2, [sp, #16]
 800861a:	9905      	ldr	r1, [sp, #20]
 800861c:	2a20      	cmp	r2, #32
 800861e:	d818      	bhi.n	8008652 <__hexnan+0x7e>
 8008620:	9b02      	ldr	r3, [sp, #8]
 8008622:	459b      	cmp	fp, r3
 8008624:	dd13      	ble.n	800864e <__hexnan+0x7a>
 8008626:	454c      	cmp	r4, r9
 8008628:	d206      	bcs.n	8008638 <__hexnan+0x64>
 800862a:	2d07      	cmp	r5, #7
 800862c:	dc04      	bgt.n	8008638 <__hexnan+0x64>
 800862e:	462a      	mov	r2, r5
 8008630:	4649      	mov	r1, r9
 8008632:	4620      	mov	r0, r4
 8008634:	f7ff ffa8 	bl	8008588 <L_shift>
 8008638:	4544      	cmp	r4, r8
 800863a:	d950      	bls.n	80086de <__hexnan+0x10a>
 800863c:	2300      	movs	r3, #0
 800863e:	f1a4 0904 	sub.w	r9, r4, #4
 8008642:	f844 3c04 	str.w	r3, [r4, #-4]
 8008646:	f8cd b008 	str.w	fp, [sp, #8]
 800864a:	464c      	mov	r4, r9
 800864c:	461d      	mov	r5, r3
 800864e:	9903      	ldr	r1, [sp, #12]
 8008650:	e7d7      	b.n	8008602 <__hexnan+0x2e>
 8008652:	2a29      	cmp	r2, #41	; 0x29
 8008654:	d156      	bne.n	8008704 <__hexnan+0x130>
 8008656:	3102      	adds	r1, #2
 8008658:	f8ca 1000 	str.w	r1, [sl]
 800865c:	f1bb 0f00 	cmp.w	fp, #0
 8008660:	d050      	beq.n	8008704 <__hexnan+0x130>
 8008662:	454c      	cmp	r4, r9
 8008664:	d206      	bcs.n	8008674 <__hexnan+0xa0>
 8008666:	2d07      	cmp	r5, #7
 8008668:	dc04      	bgt.n	8008674 <__hexnan+0xa0>
 800866a:	462a      	mov	r2, r5
 800866c:	4649      	mov	r1, r9
 800866e:	4620      	mov	r0, r4
 8008670:	f7ff ff8a 	bl	8008588 <L_shift>
 8008674:	4544      	cmp	r4, r8
 8008676:	d934      	bls.n	80086e2 <__hexnan+0x10e>
 8008678:	f1a8 0204 	sub.w	r2, r8, #4
 800867c:	4623      	mov	r3, r4
 800867e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008682:	f842 1f04 	str.w	r1, [r2, #4]!
 8008686:	429f      	cmp	r7, r3
 8008688:	d2f9      	bcs.n	800867e <__hexnan+0xaa>
 800868a:	1b3b      	subs	r3, r7, r4
 800868c:	f023 0303 	bic.w	r3, r3, #3
 8008690:	3304      	adds	r3, #4
 8008692:	3401      	adds	r4, #1
 8008694:	3e03      	subs	r6, #3
 8008696:	42b4      	cmp	r4, r6
 8008698:	bf88      	it	hi
 800869a:	2304      	movhi	r3, #4
 800869c:	4443      	add	r3, r8
 800869e:	2200      	movs	r2, #0
 80086a0:	f843 2b04 	str.w	r2, [r3], #4
 80086a4:	429f      	cmp	r7, r3
 80086a6:	d2fb      	bcs.n	80086a0 <__hexnan+0xcc>
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	b91b      	cbnz	r3, 80086b4 <__hexnan+0xe0>
 80086ac:	4547      	cmp	r7, r8
 80086ae:	d127      	bne.n	8008700 <__hexnan+0x12c>
 80086b0:	2301      	movs	r3, #1
 80086b2:	603b      	str	r3, [r7, #0]
 80086b4:	2005      	movs	r0, #5
 80086b6:	e026      	b.n	8008706 <__hexnan+0x132>
 80086b8:	3501      	adds	r5, #1
 80086ba:	2d08      	cmp	r5, #8
 80086bc:	f10b 0b01 	add.w	fp, fp, #1
 80086c0:	dd06      	ble.n	80086d0 <__hexnan+0xfc>
 80086c2:	4544      	cmp	r4, r8
 80086c4:	d9c3      	bls.n	800864e <__hexnan+0x7a>
 80086c6:	2300      	movs	r3, #0
 80086c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80086cc:	2501      	movs	r5, #1
 80086ce:	3c04      	subs	r4, #4
 80086d0:	6822      	ldr	r2, [r4, #0]
 80086d2:	f000 000f 	and.w	r0, r0, #15
 80086d6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80086da:	6022      	str	r2, [r4, #0]
 80086dc:	e7b7      	b.n	800864e <__hexnan+0x7a>
 80086de:	2508      	movs	r5, #8
 80086e0:	e7b5      	b.n	800864e <__hexnan+0x7a>
 80086e2:	9b01      	ldr	r3, [sp, #4]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d0df      	beq.n	80086a8 <__hexnan+0xd4>
 80086e8:	f04f 32ff 	mov.w	r2, #4294967295
 80086ec:	f1c3 0320 	rsb	r3, r3, #32
 80086f0:	fa22 f303 	lsr.w	r3, r2, r3
 80086f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80086f8:	401a      	ands	r2, r3
 80086fa:	f846 2c04 	str.w	r2, [r6, #-4]
 80086fe:	e7d3      	b.n	80086a8 <__hexnan+0xd4>
 8008700:	3f04      	subs	r7, #4
 8008702:	e7d1      	b.n	80086a8 <__hexnan+0xd4>
 8008704:	2004      	movs	r0, #4
 8008706:	b007      	add	sp, #28
 8008708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800870c <__ascii_mbtowc>:
 800870c:	b082      	sub	sp, #8
 800870e:	b901      	cbnz	r1, 8008712 <__ascii_mbtowc+0x6>
 8008710:	a901      	add	r1, sp, #4
 8008712:	b142      	cbz	r2, 8008726 <__ascii_mbtowc+0x1a>
 8008714:	b14b      	cbz	r3, 800872a <__ascii_mbtowc+0x1e>
 8008716:	7813      	ldrb	r3, [r2, #0]
 8008718:	600b      	str	r3, [r1, #0]
 800871a:	7812      	ldrb	r2, [r2, #0]
 800871c:	1e10      	subs	r0, r2, #0
 800871e:	bf18      	it	ne
 8008720:	2001      	movne	r0, #1
 8008722:	b002      	add	sp, #8
 8008724:	4770      	bx	lr
 8008726:	4610      	mov	r0, r2
 8008728:	e7fb      	b.n	8008722 <__ascii_mbtowc+0x16>
 800872a:	f06f 0001 	mvn.w	r0, #1
 800872e:	e7f8      	b.n	8008722 <__ascii_mbtowc+0x16>

08008730 <_Balloc>:
 8008730:	b570      	push	{r4, r5, r6, lr}
 8008732:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008734:	4604      	mov	r4, r0
 8008736:	460d      	mov	r5, r1
 8008738:	b976      	cbnz	r6, 8008758 <_Balloc+0x28>
 800873a:	2010      	movs	r0, #16
 800873c:	f001 f874 	bl	8009828 <malloc>
 8008740:	4602      	mov	r2, r0
 8008742:	6260      	str	r0, [r4, #36]	; 0x24
 8008744:	b920      	cbnz	r0, 8008750 <_Balloc+0x20>
 8008746:	4b18      	ldr	r3, [pc, #96]	; (80087a8 <_Balloc+0x78>)
 8008748:	4818      	ldr	r0, [pc, #96]	; (80087ac <_Balloc+0x7c>)
 800874a:	2166      	movs	r1, #102	; 0x66
 800874c:	f001 f83c 	bl	80097c8 <__assert_func>
 8008750:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008754:	6006      	str	r6, [r0, #0]
 8008756:	60c6      	str	r6, [r0, #12]
 8008758:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800875a:	68f3      	ldr	r3, [r6, #12]
 800875c:	b183      	cbz	r3, 8008780 <_Balloc+0x50>
 800875e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008766:	b9b8      	cbnz	r0, 8008798 <_Balloc+0x68>
 8008768:	2101      	movs	r1, #1
 800876a:	fa01 f605 	lsl.w	r6, r1, r5
 800876e:	1d72      	adds	r2, r6, #5
 8008770:	0092      	lsls	r2, r2, #2
 8008772:	4620      	mov	r0, r4
 8008774:	f000 fc97 	bl	80090a6 <_calloc_r>
 8008778:	b160      	cbz	r0, 8008794 <_Balloc+0x64>
 800877a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800877e:	e00e      	b.n	800879e <_Balloc+0x6e>
 8008780:	2221      	movs	r2, #33	; 0x21
 8008782:	2104      	movs	r1, #4
 8008784:	4620      	mov	r0, r4
 8008786:	f000 fc8e 	bl	80090a6 <_calloc_r>
 800878a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800878c:	60f0      	str	r0, [r6, #12]
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d1e4      	bne.n	800875e <_Balloc+0x2e>
 8008794:	2000      	movs	r0, #0
 8008796:	bd70      	pop	{r4, r5, r6, pc}
 8008798:	6802      	ldr	r2, [r0, #0]
 800879a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800879e:	2300      	movs	r3, #0
 80087a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80087a4:	e7f7      	b.n	8008796 <_Balloc+0x66>
 80087a6:	bf00      	nop
 80087a8:	0800a6c8 	.word	0x0800a6c8
 80087ac:	0800a6df 	.word	0x0800a6df

080087b0 <_Bfree>:
 80087b0:	b570      	push	{r4, r5, r6, lr}
 80087b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80087b4:	4605      	mov	r5, r0
 80087b6:	460c      	mov	r4, r1
 80087b8:	b976      	cbnz	r6, 80087d8 <_Bfree+0x28>
 80087ba:	2010      	movs	r0, #16
 80087bc:	f001 f834 	bl	8009828 <malloc>
 80087c0:	4602      	mov	r2, r0
 80087c2:	6268      	str	r0, [r5, #36]	; 0x24
 80087c4:	b920      	cbnz	r0, 80087d0 <_Bfree+0x20>
 80087c6:	4b09      	ldr	r3, [pc, #36]	; (80087ec <_Bfree+0x3c>)
 80087c8:	4809      	ldr	r0, [pc, #36]	; (80087f0 <_Bfree+0x40>)
 80087ca:	218a      	movs	r1, #138	; 0x8a
 80087cc:	f000 fffc 	bl	80097c8 <__assert_func>
 80087d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087d4:	6006      	str	r6, [r0, #0]
 80087d6:	60c6      	str	r6, [r0, #12]
 80087d8:	b13c      	cbz	r4, 80087ea <_Bfree+0x3a>
 80087da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80087dc:	6862      	ldr	r2, [r4, #4]
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087e4:	6021      	str	r1, [r4, #0]
 80087e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80087ea:	bd70      	pop	{r4, r5, r6, pc}
 80087ec:	0800a6c8 	.word	0x0800a6c8
 80087f0:	0800a6df 	.word	0x0800a6df

080087f4 <__multadd>:
 80087f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087f8:	690e      	ldr	r6, [r1, #16]
 80087fa:	4607      	mov	r7, r0
 80087fc:	4698      	mov	r8, r3
 80087fe:	460c      	mov	r4, r1
 8008800:	f101 0014 	add.w	r0, r1, #20
 8008804:	2300      	movs	r3, #0
 8008806:	6805      	ldr	r5, [r0, #0]
 8008808:	b2a9      	uxth	r1, r5
 800880a:	fb02 8101 	mla	r1, r2, r1, r8
 800880e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008812:	0c2d      	lsrs	r5, r5, #16
 8008814:	fb02 c505 	mla	r5, r2, r5, ip
 8008818:	b289      	uxth	r1, r1
 800881a:	3301      	adds	r3, #1
 800881c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008820:	429e      	cmp	r6, r3
 8008822:	f840 1b04 	str.w	r1, [r0], #4
 8008826:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800882a:	dcec      	bgt.n	8008806 <__multadd+0x12>
 800882c:	f1b8 0f00 	cmp.w	r8, #0
 8008830:	d022      	beq.n	8008878 <__multadd+0x84>
 8008832:	68a3      	ldr	r3, [r4, #8]
 8008834:	42b3      	cmp	r3, r6
 8008836:	dc19      	bgt.n	800886c <__multadd+0x78>
 8008838:	6861      	ldr	r1, [r4, #4]
 800883a:	4638      	mov	r0, r7
 800883c:	3101      	adds	r1, #1
 800883e:	f7ff ff77 	bl	8008730 <_Balloc>
 8008842:	4605      	mov	r5, r0
 8008844:	b928      	cbnz	r0, 8008852 <__multadd+0x5e>
 8008846:	4602      	mov	r2, r0
 8008848:	4b0d      	ldr	r3, [pc, #52]	; (8008880 <__multadd+0x8c>)
 800884a:	480e      	ldr	r0, [pc, #56]	; (8008884 <__multadd+0x90>)
 800884c:	21b5      	movs	r1, #181	; 0xb5
 800884e:	f000 ffbb 	bl	80097c8 <__assert_func>
 8008852:	6922      	ldr	r2, [r4, #16]
 8008854:	3202      	adds	r2, #2
 8008856:	f104 010c 	add.w	r1, r4, #12
 800885a:	0092      	lsls	r2, r2, #2
 800885c:	300c      	adds	r0, #12
 800885e:	f7fe fae7 	bl	8006e30 <memcpy>
 8008862:	4621      	mov	r1, r4
 8008864:	4638      	mov	r0, r7
 8008866:	f7ff ffa3 	bl	80087b0 <_Bfree>
 800886a:	462c      	mov	r4, r5
 800886c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008870:	3601      	adds	r6, #1
 8008872:	f8c3 8014 	str.w	r8, [r3, #20]
 8008876:	6126      	str	r6, [r4, #16]
 8008878:	4620      	mov	r0, r4
 800887a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800887e:	bf00      	nop
 8008880:	0800a639 	.word	0x0800a639
 8008884:	0800a6df 	.word	0x0800a6df

08008888 <__s2b>:
 8008888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800888c:	460c      	mov	r4, r1
 800888e:	4615      	mov	r5, r2
 8008890:	461f      	mov	r7, r3
 8008892:	2209      	movs	r2, #9
 8008894:	3308      	adds	r3, #8
 8008896:	4606      	mov	r6, r0
 8008898:	fb93 f3f2 	sdiv	r3, r3, r2
 800889c:	2100      	movs	r1, #0
 800889e:	2201      	movs	r2, #1
 80088a0:	429a      	cmp	r2, r3
 80088a2:	db09      	blt.n	80088b8 <__s2b+0x30>
 80088a4:	4630      	mov	r0, r6
 80088a6:	f7ff ff43 	bl	8008730 <_Balloc>
 80088aa:	b940      	cbnz	r0, 80088be <__s2b+0x36>
 80088ac:	4602      	mov	r2, r0
 80088ae:	4b19      	ldr	r3, [pc, #100]	; (8008914 <__s2b+0x8c>)
 80088b0:	4819      	ldr	r0, [pc, #100]	; (8008918 <__s2b+0x90>)
 80088b2:	21ce      	movs	r1, #206	; 0xce
 80088b4:	f000 ff88 	bl	80097c8 <__assert_func>
 80088b8:	0052      	lsls	r2, r2, #1
 80088ba:	3101      	adds	r1, #1
 80088bc:	e7f0      	b.n	80088a0 <__s2b+0x18>
 80088be:	9b08      	ldr	r3, [sp, #32]
 80088c0:	6143      	str	r3, [r0, #20]
 80088c2:	2d09      	cmp	r5, #9
 80088c4:	f04f 0301 	mov.w	r3, #1
 80088c8:	6103      	str	r3, [r0, #16]
 80088ca:	dd16      	ble.n	80088fa <__s2b+0x72>
 80088cc:	f104 0909 	add.w	r9, r4, #9
 80088d0:	46c8      	mov	r8, r9
 80088d2:	442c      	add	r4, r5
 80088d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80088d8:	4601      	mov	r1, r0
 80088da:	3b30      	subs	r3, #48	; 0x30
 80088dc:	220a      	movs	r2, #10
 80088de:	4630      	mov	r0, r6
 80088e0:	f7ff ff88 	bl	80087f4 <__multadd>
 80088e4:	45a0      	cmp	r8, r4
 80088e6:	d1f5      	bne.n	80088d4 <__s2b+0x4c>
 80088e8:	f1a5 0408 	sub.w	r4, r5, #8
 80088ec:	444c      	add	r4, r9
 80088ee:	1b2d      	subs	r5, r5, r4
 80088f0:	1963      	adds	r3, r4, r5
 80088f2:	42bb      	cmp	r3, r7
 80088f4:	db04      	blt.n	8008900 <__s2b+0x78>
 80088f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088fa:	340a      	adds	r4, #10
 80088fc:	2509      	movs	r5, #9
 80088fe:	e7f6      	b.n	80088ee <__s2b+0x66>
 8008900:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008904:	4601      	mov	r1, r0
 8008906:	3b30      	subs	r3, #48	; 0x30
 8008908:	220a      	movs	r2, #10
 800890a:	4630      	mov	r0, r6
 800890c:	f7ff ff72 	bl	80087f4 <__multadd>
 8008910:	e7ee      	b.n	80088f0 <__s2b+0x68>
 8008912:	bf00      	nop
 8008914:	0800a639 	.word	0x0800a639
 8008918:	0800a6df 	.word	0x0800a6df

0800891c <__hi0bits>:
 800891c:	0c03      	lsrs	r3, r0, #16
 800891e:	041b      	lsls	r3, r3, #16
 8008920:	b9d3      	cbnz	r3, 8008958 <__hi0bits+0x3c>
 8008922:	0400      	lsls	r0, r0, #16
 8008924:	2310      	movs	r3, #16
 8008926:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800892a:	bf04      	itt	eq
 800892c:	0200      	lsleq	r0, r0, #8
 800892e:	3308      	addeq	r3, #8
 8008930:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008934:	bf04      	itt	eq
 8008936:	0100      	lsleq	r0, r0, #4
 8008938:	3304      	addeq	r3, #4
 800893a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800893e:	bf04      	itt	eq
 8008940:	0080      	lsleq	r0, r0, #2
 8008942:	3302      	addeq	r3, #2
 8008944:	2800      	cmp	r0, #0
 8008946:	db05      	blt.n	8008954 <__hi0bits+0x38>
 8008948:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800894c:	f103 0301 	add.w	r3, r3, #1
 8008950:	bf08      	it	eq
 8008952:	2320      	moveq	r3, #32
 8008954:	4618      	mov	r0, r3
 8008956:	4770      	bx	lr
 8008958:	2300      	movs	r3, #0
 800895a:	e7e4      	b.n	8008926 <__hi0bits+0xa>

0800895c <__lo0bits>:
 800895c:	6803      	ldr	r3, [r0, #0]
 800895e:	f013 0207 	ands.w	r2, r3, #7
 8008962:	4601      	mov	r1, r0
 8008964:	d00b      	beq.n	800897e <__lo0bits+0x22>
 8008966:	07da      	lsls	r2, r3, #31
 8008968:	d424      	bmi.n	80089b4 <__lo0bits+0x58>
 800896a:	0798      	lsls	r0, r3, #30
 800896c:	bf49      	itett	mi
 800896e:	085b      	lsrmi	r3, r3, #1
 8008970:	089b      	lsrpl	r3, r3, #2
 8008972:	2001      	movmi	r0, #1
 8008974:	600b      	strmi	r3, [r1, #0]
 8008976:	bf5c      	itt	pl
 8008978:	600b      	strpl	r3, [r1, #0]
 800897a:	2002      	movpl	r0, #2
 800897c:	4770      	bx	lr
 800897e:	b298      	uxth	r0, r3
 8008980:	b9b0      	cbnz	r0, 80089b0 <__lo0bits+0x54>
 8008982:	0c1b      	lsrs	r3, r3, #16
 8008984:	2010      	movs	r0, #16
 8008986:	f013 0fff 	tst.w	r3, #255	; 0xff
 800898a:	bf04      	itt	eq
 800898c:	0a1b      	lsreq	r3, r3, #8
 800898e:	3008      	addeq	r0, #8
 8008990:	071a      	lsls	r2, r3, #28
 8008992:	bf04      	itt	eq
 8008994:	091b      	lsreq	r3, r3, #4
 8008996:	3004      	addeq	r0, #4
 8008998:	079a      	lsls	r2, r3, #30
 800899a:	bf04      	itt	eq
 800899c:	089b      	lsreq	r3, r3, #2
 800899e:	3002      	addeq	r0, #2
 80089a0:	07da      	lsls	r2, r3, #31
 80089a2:	d403      	bmi.n	80089ac <__lo0bits+0x50>
 80089a4:	085b      	lsrs	r3, r3, #1
 80089a6:	f100 0001 	add.w	r0, r0, #1
 80089aa:	d005      	beq.n	80089b8 <__lo0bits+0x5c>
 80089ac:	600b      	str	r3, [r1, #0]
 80089ae:	4770      	bx	lr
 80089b0:	4610      	mov	r0, r2
 80089b2:	e7e8      	b.n	8008986 <__lo0bits+0x2a>
 80089b4:	2000      	movs	r0, #0
 80089b6:	4770      	bx	lr
 80089b8:	2020      	movs	r0, #32
 80089ba:	4770      	bx	lr

080089bc <__i2b>:
 80089bc:	b510      	push	{r4, lr}
 80089be:	460c      	mov	r4, r1
 80089c0:	2101      	movs	r1, #1
 80089c2:	f7ff feb5 	bl	8008730 <_Balloc>
 80089c6:	4602      	mov	r2, r0
 80089c8:	b928      	cbnz	r0, 80089d6 <__i2b+0x1a>
 80089ca:	4b05      	ldr	r3, [pc, #20]	; (80089e0 <__i2b+0x24>)
 80089cc:	4805      	ldr	r0, [pc, #20]	; (80089e4 <__i2b+0x28>)
 80089ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80089d2:	f000 fef9 	bl	80097c8 <__assert_func>
 80089d6:	2301      	movs	r3, #1
 80089d8:	6144      	str	r4, [r0, #20]
 80089da:	6103      	str	r3, [r0, #16]
 80089dc:	bd10      	pop	{r4, pc}
 80089de:	bf00      	nop
 80089e0:	0800a639 	.word	0x0800a639
 80089e4:	0800a6df 	.word	0x0800a6df

080089e8 <__multiply>:
 80089e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ec:	4614      	mov	r4, r2
 80089ee:	690a      	ldr	r2, [r1, #16]
 80089f0:	6923      	ldr	r3, [r4, #16]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	bfb8      	it	lt
 80089f6:	460b      	movlt	r3, r1
 80089f8:	460d      	mov	r5, r1
 80089fa:	bfbc      	itt	lt
 80089fc:	4625      	movlt	r5, r4
 80089fe:	461c      	movlt	r4, r3
 8008a00:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008a04:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008a08:	68ab      	ldr	r3, [r5, #8]
 8008a0a:	6869      	ldr	r1, [r5, #4]
 8008a0c:	eb0a 0709 	add.w	r7, sl, r9
 8008a10:	42bb      	cmp	r3, r7
 8008a12:	b085      	sub	sp, #20
 8008a14:	bfb8      	it	lt
 8008a16:	3101      	addlt	r1, #1
 8008a18:	f7ff fe8a 	bl	8008730 <_Balloc>
 8008a1c:	b930      	cbnz	r0, 8008a2c <__multiply+0x44>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	4b42      	ldr	r3, [pc, #264]	; (8008b2c <__multiply+0x144>)
 8008a22:	4843      	ldr	r0, [pc, #268]	; (8008b30 <__multiply+0x148>)
 8008a24:	f240 115d 	movw	r1, #349	; 0x15d
 8008a28:	f000 fece 	bl	80097c8 <__assert_func>
 8008a2c:	f100 0614 	add.w	r6, r0, #20
 8008a30:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008a34:	4633      	mov	r3, r6
 8008a36:	2200      	movs	r2, #0
 8008a38:	4543      	cmp	r3, r8
 8008a3a:	d31e      	bcc.n	8008a7a <__multiply+0x92>
 8008a3c:	f105 0c14 	add.w	ip, r5, #20
 8008a40:	f104 0314 	add.w	r3, r4, #20
 8008a44:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008a48:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008a4c:	9202      	str	r2, [sp, #8]
 8008a4e:	ebac 0205 	sub.w	r2, ip, r5
 8008a52:	3a15      	subs	r2, #21
 8008a54:	f022 0203 	bic.w	r2, r2, #3
 8008a58:	3204      	adds	r2, #4
 8008a5a:	f105 0115 	add.w	r1, r5, #21
 8008a5e:	458c      	cmp	ip, r1
 8008a60:	bf38      	it	cc
 8008a62:	2204      	movcc	r2, #4
 8008a64:	9201      	str	r2, [sp, #4]
 8008a66:	9a02      	ldr	r2, [sp, #8]
 8008a68:	9303      	str	r3, [sp, #12]
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d808      	bhi.n	8008a80 <__multiply+0x98>
 8008a6e:	2f00      	cmp	r7, #0
 8008a70:	dc55      	bgt.n	8008b1e <__multiply+0x136>
 8008a72:	6107      	str	r7, [r0, #16]
 8008a74:	b005      	add	sp, #20
 8008a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a7a:	f843 2b04 	str.w	r2, [r3], #4
 8008a7e:	e7db      	b.n	8008a38 <__multiply+0x50>
 8008a80:	f8b3 a000 	ldrh.w	sl, [r3]
 8008a84:	f1ba 0f00 	cmp.w	sl, #0
 8008a88:	d020      	beq.n	8008acc <__multiply+0xe4>
 8008a8a:	f105 0e14 	add.w	lr, r5, #20
 8008a8e:	46b1      	mov	r9, r6
 8008a90:	2200      	movs	r2, #0
 8008a92:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008a96:	f8d9 b000 	ldr.w	fp, [r9]
 8008a9a:	b2a1      	uxth	r1, r4
 8008a9c:	fa1f fb8b 	uxth.w	fp, fp
 8008aa0:	fb0a b101 	mla	r1, sl, r1, fp
 8008aa4:	4411      	add	r1, r2
 8008aa6:	f8d9 2000 	ldr.w	r2, [r9]
 8008aaa:	0c24      	lsrs	r4, r4, #16
 8008aac:	0c12      	lsrs	r2, r2, #16
 8008aae:	fb0a 2404 	mla	r4, sl, r4, r2
 8008ab2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008ab6:	b289      	uxth	r1, r1
 8008ab8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008abc:	45f4      	cmp	ip, lr
 8008abe:	f849 1b04 	str.w	r1, [r9], #4
 8008ac2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008ac6:	d8e4      	bhi.n	8008a92 <__multiply+0xaa>
 8008ac8:	9901      	ldr	r1, [sp, #4]
 8008aca:	5072      	str	r2, [r6, r1]
 8008acc:	9a03      	ldr	r2, [sp, #12]
 8008ace:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ad2:	3304      	adds	r3, #4
 8008ad4:	f1b9 0f00 	cmp.w	r9, #0
 8008ad8:	d01f      	beq.n	8008b1a <__multiply+0x132>
 8008ada:	6834      	ldr	r4, [r6, #0]
 8008adc:	f105 0114 	add.w	r1, r5, #20
 8008ae0:	46b6      	mov	lr, r6
 8008ae2:	f04f 0a00 	mov.w	sl, #0
 8008ae6:	880a      	ldrh	r2, [r1, #0]
 8008ae8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008aec:	fb09 b202 	mla	r2, r9, r2, fp
 8008af0:	4492      	add	sl, r2
 8008af2:	b2a4      	uxth	r4, r4
 8008af4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008af8:	f84e 4b04 	str.w	r4, [lr], #4
 8008afc:	f851 4b04 	ldr.w	r4, [r1], #4
 8008b00:	f8be 2000 	ldrh.w	r2, [lr]
 8008b04:	0c24      	lsrs	r4, r4, #16
 8008b06:	fb09 2404 	mla	r4, r9, r4, r2
 8008b0a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008b0e:	458c      	cmp	ip, r1
 8008b10:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008b14:	d8e7      	bhi.n	8008ae6 <__multiply+0xfe>
 8008b16:	9a01      	ldr	r2, [sp, #4]
 8008b18:	50b4      	str	r4, [r6, r2]
 8008b1a:	3604      	adds	r6, #4
 8008b1c:	e7a3      	b.n	8008a66 <__multiply+0x7e>
 8008b1e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1a5      	bne.n	8008a72 <__multiply+0x8a>
 8008b26:	3f01      	subs	r7, #1
 8008b28:	e7a1      	b.n	8008a6e <__multiply+0x86>
 8008b2a:	bf00      	nop
 8008b2c:	0800a639 	.word	0x0800a639
 8008b30:	0800a6df 	.word	0x0800a6df

08008b34 <__pow5mult>:
 8008b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b38:	4615      	mov	r5, r2
 8008b3a:	f012 0203 	ands.w	r2, r2, #3
 8008b3e:	4606      	mov	r6, r0
 8008b40:	460f      	mov	r7, r1
 8008b42:	d007      	beq.n	8008b54 <__pow5mult+0x20>
 8008b44:	4c25      	ldr	r4, [pc, #148]	; (8008bdc <__pow5mult+0xa8>)
 8008b46:	3a01      	subs	r2, #1
 8008b48:	2300      	movs	r3, #0
 8008b4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b4e:	f7ff fe51 	bl	80087f4 <__multadd>
 8008b52:	4607      	mov	r7, r0
 8008b54:	10ad      	asrs	r5, r5, #2
 8008b56:	d03d      	beq.n	8008bd4 <__pow5mult+0xa0>
 8008b58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b5a:	b97c      	cbnz	r4, 8008b7c <__pow5mult+0x48>
 8008b5c:	2010      	movs	r0, #16
 8008b5e:	f000 fe63 	bl	8009828 <malloc>
 8008b62:	4602      	mov	r2, r0
 8008b64:	6270      	str	r0, [r6, #36]	; 0x24
 8008b66:	b928      	cbnz	r0, 8008b74 <__pow5mult+0x40>
 8008b68:	4b1d      	ldr	r3, [pc, #116]	; (8008be0 <__pow5mult+0xac>)
 8008b6a:	481e      	ldr	r0, [pc, #120]	; (8008be4 <__pow5mult+0xb0>)
 8008b6c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008b70:	f000 fe2a 	bl	80097c8 <__assert_func>
 8008b74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b78:	6004      	str	r4, [r0, #0]
 8008b7a:	60c4      	str	r4, [r0, #12]
 8008b7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008b80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b84:	b94c      	cbnz	r4, 8008b9a <__pow5mult+0x66>
 8008b86:	f240 2171 	movw	r1, #625	; 0x271
 8008b8a:	4630      	mov	r0, r6
 8008b8c:	f7ff ff16 	bl	80089bc <__i2b>
 8008b90:	2300      	movs	r3, #0
 8008b92:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b96:	4604      	mov	r4, r0
 8008b98:	6003      	str	r3, [r0, #0]
 8008b9a:	f04f 0900 	mov.w	r9, #0
 8008b9e:	07eb      	lsls	r3, r5, #31
 8008ba0:	d50a      	bpl.n	8008bb8 <__pow5mult+0x84>
 8008ba2:	4639      	mov	r1, r7
 8008ba4:	4622      	mov	r2, r4
 8008ba6:	4630      	mov	r0, r6
 8008ba8:	f7ff ff1e 	bl	80089e8 <__multiply>
 8008bac:	4639      	mov	r1, r7
 8008bae:	4680      	mov	r8, r0
 8008bb0:	4630      	mov	r0, r6
 8008bb2:	f7ff fdfd 	bl	80087b0 <_Bfree>
 8008bb6:	4647      	mov	r7, r8
 8008bb8:	106d      	asrs	r5, r5, #1
 8008bba:	d00b      	beq.n	8008bd4 <__pow5mult+0xa0>
 8008bbc:	6820      	ldr	r0, [r4, #0]
 8008bbe:	b938      	cbnz	r0, 8008bd0 <__pow5mult+0x9c>
 8008bc0:	4622      	mov	r2, r4
 8008bc2:	4621      	mov	r1, r4
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f7ff ff0f 	bl	80089e8 <__multiply>
 8008bca:	6020      	str	r0, [r4, #0]
 8008bcc:	f8c0 9000 	str.w	r9, [r0]
 8008bd0:	4604      	mov	r4, r0
 8008bd2:	e7e4      	b.n	8008b9e <__pow5mult+0x6a>
 8008bd4:	4638      	mov	r0, r7
 8008bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bda:	bf00      	nop
 8008bdc:	0800a830 	.word	0x0800a830
 8008be0:	0800a6c8 	.word	0x0800a6c8
 8008be4:	0800a6df 	.word	0x0800a6df

08008be8 <__lshift>:
 8008be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bec:	460c      	mov	r4, r1
 8008bee:	6849      	ldr	r1, [r1, #4]
 8008bf0:	6923      	ldr	r3, [r4, #16]
 8008bf2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008bf6:	68a3      	ldr	r3, [r4, #8]
 8008bf8:	4607      	mov	r7, r0
 8008bfa:	4691      	mov	r9, r2
 8008bfc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c00:	f108 0601 	add.w	r6, r8, #1
 8008c04:	42b3      	cmp	r3, r6
 8008c06:	db0b      	blt.n	8008c20 <__lshift+0x38>
 8008c08:	4638      	mov	r0, r7
 8008c0a:	f7ff fd91 	bl	8008730 <_Balloc>
 8008c0e:	4605      	mov	r5, r0
 8008c10:	b948      	cbnz	r0, 8008c26 <__lshift+0x3e>
 8008c12:	4602      	mov	r2, r0
 8008c14:	4b28      	ldr	r3, [pc, #160]	; (8008cb8 <__lshift+0xd0>)
 8008c16:	4829      	ldr	r0, [pc, #164]	; (8008cbc <__lshift+0xd4>)
 8008c18:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008c1c:	f000 fdd4 	bl	80097c8 <__assert_func>
 8008c20:	3101      	adds	r1, #1
 8008c22:	005b      	lsls	r3, r3, #1
 8008c24:	e7ee      	b.n	8008c04 <__lshift+0x1c>
 8008c26:	2300      	movs	r3, #0
 8008c28:	f100 0114 	add.w	r1, r0, #20
 8008c2c:	f100 0210 	add.w	r2, r0, #16
 8008c30:	4618      	mov	r0, r3
 8008c32:	4553      	cmp	r3, sl
 8008c34:	db33      	blt.n	8008c9e <__lshift+0xb6>
 8008c36:	6920      	ldr	r0, [r4, #16]
 8008c38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c3c:	f104 0314 	add.w	r3, r4, #20
 8008c40:	f019 091f 	ands.w	r9, r9, #31
 8008c44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c4c:	d02b      	beq.n	8008ca6 <__lshift+0xbe>
 8008c4e:	f1c9 0e20 	rsb	lr, r9, #32
 8008c52:	468a      	mov	sl, r1
 8008c54:	2200      	movs	r2, #0
 8008c56:	6818      	ldr	r0, [r3, #0]
 8008c58:	fa00 f009 	lsl.w	r0, r0, r9
 8008c5c:	4302      	orrs	r2, r0
 8008c5e:	f84a 2b04 	str.w	r2, [sl], #4
 8008c62:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c66:	459c      	cmp	ip, r3
 8008c68:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c6c:	d8f3      	bhi.n	8008c56 <__lshift+0x6e>
 8008c6e:	ebac 0304 	sub.w	r3, ip, r4
 8008c72:	3b15      	subs	r3, #21
 8008c74:	f023 0303 	bic.w	r3, r3, #3
 8008c78:	3304      	adds	r3, #4
 8008c7a:	f104 0015 	add.w	r0, r4, #21
 8008c7e:	4584      	cmp	ip, r0
 8008c80:	bf38      	it	cc
 8008c82:	2304      	movcc	r3, #4
 8008c84:	50ca      	str	r2, [r1, r3]
 8008c86:	b10a      	cbz	r2, 8008c8c <__lshift+0xa4>
 8008c88:	f108 0602 	add.w	r6, r8, #2
 8008c8c:	3e01      	subs	r6, #1
 8008c8e:	4638      	mov	r0, r7
 8008c90:	612e      	str	r6, [r5, #16]
 8008c92:	4621      	mov	r1, r4
 8008c94:	f7ff fd8c 	bl	80087b0 <_Bfree>
 8008c98:	4628      	mov	r0, r5
 8008c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c9e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	e7c5      	b.n	8008c32 <__lshift+0x4a>
 8008ca6:	3904      	subs	r1, #4
 8008ca8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cac:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cb0:	459c      	cmp	ip, r3
 8008cb2:	d8f9      	bhi.n	8008ca8 <__lshift+0xc0>
 8008cb4:	e7ea      	b.n	8008c8c <__lshift+0xa4>
 8008cb6:	bf00      	nop
 8008cb8:	0800a639 	.word	0x0800a639
 8008cbc:	0800a6df 	.word	0x0800a6df

08008cc0 <__mcmp>:
 8008cc0:	b530      	push	{r4, r5, lr}
 8008cc2:	6902      	ldr	r2, [r0, #16]
 8008cc4:	690c      	ldr	r4, [r1, #16]
 8008cc6:	1b12      	subs	r2, r2, r4
 8008cc8:	d10e      	bne.n	8008ce8 <__mcmp+0x28>
 8008cca:	f100 0314 	add.w	r3, r0, #20
 8008cce:	3114      	adds	r1, #20
 8008cd0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008cd4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008cd8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008cdc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008ce0:	42a5      	cmp	r5, r4
 8008ce2:	d003      	beq.n	8008cec <__mcmp+0x2c>
 8008ce4:	d305      	bcc.n	8008cf2 <__mcmp+0x32>
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	4610      	mov	r0, r2
 8008cea:	bd30      	pop	{r4, r5, pc}
 8008cec:	4283      	cmp	r3, r0
 8008cee:	d3f3      	bcc.n	8008cd8 <__mcmp+0x18>
 8008cf0:	e7fa      	b.n	8008ce8 <__mcmp+0x28>
 8008cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf6:	e7f7      	b.n	8008ce8 <__mcmp+0x28>

08008cf8 <__mdiff>:
 8008cf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cfc:	460c      	mov	r4, r1
 8008cfe:	4606      	mov	r6, r0
 8008d00:	4611      	mov	r1, r2
 8008d02:	4620      	mov	r0, r4
 8008d04:	4617      	mov	r7, r2
 8008d06:	f7ff ffdb 	bl	8008cc0 <__mcmp>
 8008d0a:	1e05      	subs	r5, r0, #0
 8008d0c:	d110      	bne.n	8008d30 <__mdiff+0x38>
 8008d0e:	4629      	mov	r1, r5
 8008d10:	4630      	mov	r0, r6
 8008d12:	f7ff fd0d 	bl	8008730 <_Balloc>
 8008d16:	b930      	cbnz	r0, 8008d26 <__mdiff+0x2e>
 8008d18:	4b39      	ldr	r3, [pc, #228]	; (8008e00 <__mdiff+0x108>)
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	f240 2132 	movw	r1, #562	; 0x232
 8008d20:	4838      	ldr	r0, [pc, #224]	; (8008e04 <__mdiff+0x10c>)
 8008d22:	f000 fd51 	bl	80097c8 <__assert_func>
 8008d26:	2301      	movs	r3, #1
 8008d28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d30:	bfa4      	itt	ge
 8008d32:	463b      	movge	r3, r7
 8008d34:	4627      	movge	r7, r4
 8008d36:	4630      	mov	r0, r6
 8008d38:	6879      	ldr	r1, [r7, #4]
 8008d3a:	bfa6      	itte	ge
 8008d3c:	461c      	movge	r4, r3
 8008d3e:	2500      	movge	r5, #0
 8008d40:	2501      	movlt	r5, #1
 8008d42:	f7ff fcf5 	bl	8008730 <_Balloc>
 8008d46:	b920      	cbnz	r0, 8008d52 <__mdiff+0x5a>
 8008d48:	4b2d      	ldr	r3, [pc, #180]	; (8008e00 <__mdiff+0x108>)
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008d50:	e7e6      	b.n	8008d20 <__mdiff+0x28>
 8008d52:	693e      	ldr	r6, [r7, #16]
 8008d54:	60c5      	str	r5, [r0, #12]
 8008d56:	6925      	ldr	r5, [r4, #16]
 8008d58:	f107 0114 	add.w	r1, r7, #20
 8008d5c:	f104 0914 	add.w	r9, r4, #20
 8008d60:	f100 0e14 	add.w	lr, r0, #20
 8008d64:	f107 0210 	add.w	r2, r7, #16
 8008d68:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008d6c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008d70:	46f2      	mov	sl, lr
 8008d72:	2700      	movs	r7, #0
 8008d74:	f859 3b04 	ldr.w	r3, [r9], #4
 8008d78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008d7c:	fa1f f883 	uxth.w	r8, r3
 8008d80:	fa17 f78b 	uxtah	r7, r7, fp
 8008d84:	0c1b      	lsrs	r3, r3, #16
 8008d86:	eba7 0808 	sub.w	r8, r7, r8
 8008d8a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008d8e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008d92:	fa1f f888 	uxth.w	r8, r8
 8008d96:	141f      	asrs	r7, r3, #16
 8008d98:	454d      	cmp	r5, r9
 8008d9a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008d9e:	f84a 3b04 	str.w	r3, [sl], #4
 8008da2:	d8e7      	bhi.n	8008d74 <__mdiff+0x7c>
 8008da4:	1b2b      	subs	r3, r5, r4
 8008da6:	3b15      	subs	r3, #21
 8008da8:	f023 0303 	bic.w	r3, r3, #3
 8008dac:	3304      	adds	r3, #4
 8008dae:	3415      	adds	r4, #21
 8008db0:	42a5      	cmp	r5, r4
 8008db2:	bf38      	it	cc
 8008db4:	2304      	movcc	r3, #4
 8008db6:	4419      	add	r1, r3
 8008db8:	4473      	add	r3, lr
 8008dba:	469e      	mov	lr, r3
 8008dbc:	460d      	mov	r5, r1
 8008dbe:	4565      	cmp	r5, ip
 8008dc0:	d30e      	bcc.n	8008de0 <__mdiff+0xe8>
 8008dc2:	f10c 0203 	add.w	r2, ip, #3
 8008dc6:	1a52      	subs	r2, r2, r1
 8008dc8:	f022 0203 	bic.w	r2, r2, #3
 8008dcc:	3903      	subs	r1, #3
 8008dce:	458c      	cmp	ip, r1
 8008dd0:	bf38      	it	cc
 8008dd2:	2200      	movcc	r2, #0
 8008dd4:	441a      	add	r2, r3
 8008dd6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008dda:	b17b      	cbz	r3, 8008dfc <__mdiff+0x104>
 8008ddc:	6106      	str	r6, [r0, #16]
 8008dde:	e7a5      	b.n	8008d2c <__mdiff+0x34>
 8008de0:	f855 8b04 	ldr.w	r8, [r5], #4
 8008de4:	fa17 f488 	uxtah	r4, r7, r8
 8008de8:	1422      	asrs	r2, r4, #16
 8008dea:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008dee:	b2a4      	uxth	r4, r4
 8008df0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008df4:	f84e 4b04 	str.w	r4, [lr], #4
 8008df8:	1417      	asrs	r7, r2, #16
 8008dfa:	e7e0      	b.n	8008dbe <__mdiff+0xc6>
 8008dfc:	3e01      	subs	r6, #1
 8008dfe:	e7ea      	b.n	8008dd6 <__mdiff+0xde>
 8008e00:	0800a639 	.word	0x0800a639
 8008e04:	0800a6df 	.word	0x0800a6df

08008e08 <__ulp>:
 8008e08:	b082      	sub	sp, #8
 8008e0a:	ed8d 0b00 	vstr	d0, [sp]
 8008e0e:	9b01      	ldr	r3, [sp, #4]
 8008e10:	4912      	ldr	r1, [pc, #72]	; (8008e5c <__ulp+0x54>)
 8008e12:	4019      	ands	r1, r3
 8008e14:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008e18:	2900      	cmp	r1, #0
 8008e1a:	dd05      	ble.n	8008e28 <__ulp+0x20>
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	460b      	mov	r3, r1
 8008e20:	ec43 2b10 	vmov	d0, r2, r3
 8008e24:	b002      	add	sp, #8
 8008e26:	4770      	bx	lr
 8008e28:	4249      	negs	r1, r1
 8008e2a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008e2e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008e32:	f04f 0200 	mov.w	r2, #0
 8008e36:	f04f 0300 	mov.w	r3, #0
 8008e3a:	da04      	bge.n	8008e46 <__ulp+0x3e>
 8008e3c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008e40:	fa41 f300 	asr.w	r3, r1, r0
 8008e44:	e7ec      	b.n	8008e20 <__ulp+0x18>
 8008e46:	f1a0 0114 	sub.w	r1, r0, #20
 8008e4a:	291e      	cmp	r1, #30
 8008e4c:	bfda      	itte	le
 8008e4e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008e52:	fa20 f101 	lsrle.w	r1, r0, r1
 8008e56:	2101      	movgt	r1, #1
 8008e58:	460a      	mov	r2, r1
 8008e5a:	e7e1      	b.n	8008e20 <__ulp+0x18>
 8008e5c:	7ff00000 	.word	0x7ff00000

08008e60 <__b2d>:
 8008e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e62:	6905      	ldr	r5, [r0, #16]
 8008e64:	f100 0714 	add.w	r7, r0, #20
 8008e68:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008e6c:	1f2e      	subs	r6, r5, #4
 8008e6e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008e72:	4620      	mov	r0, r4
 8008e74:	f7ff fd52 	bl	800891c <__hi0bits>
 8008e78:	f1c0 0320 	rsb	r3, r0, #32
 8008e7c:	280a      	cmp	r0, #10
 8008e7e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008efc <__b2d+0x9c>
 8008e82:	600b      	str	r3, [r1, #0]
 8008e84:	dc14      	bgt.n	8008eb0 <__b2d+0x50>
 8008e86:	f1c0 0e0b 	rsb	lr, r0, #11
 8008e8a:	fa24 f10e 	lsr.w	r1, r4, lr
 8008e8e:	42b7      	cmp	r7, r6
 8008e90:	ea41 030c 	orr.w	r3, r1, ip
 8008e94:	bf34      	ite	cc
 8008e96:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008e9a:	2100      	movcs	r1, #0
 8008e9c:	3015      	adds	r0, #21
 8008e9e:	fa04 f000 	lsl.w	r0, r4, r0
 8008ea2:	fa21 f10e 	lsr.w	r1, r1, lr
 8008ea6:	ea40 0201 	orr.w	r2, r0, r1
 8008eaa:	ec43 2b10 	vmov	d0, r2, r3
 8008eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008eb0:	42b7      	cmp	r7, r6
 8008eb2:	bf3a      	itte	cc
 8008eb4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008eb8:	f1a5 0608 	subcc.w	r6, r5, #8
 8008ebc:	2100      	movcs	r1, #0
 8008ebe:	380b      	subs	r0, #11
 8008ec0:	d017      	beq.n	8008ef2 <__b2d+0x92>
 8008ec2:	f1c0 0c20 	rsb	ip, r0, #32
 8008ec6:	fa04 f500 	lsl.w	r5, r4, r0
 8008eca:	42be      	cmp	r6, r7
 8008ecc:	fa21 f40c 	lsr.w	r4, r1, ip
 8008ed0:	ea45 0504 	orr.w	r5, r5, r4
 8008ed4:	bf8c      	ite	hi
 8008ed6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008eda:	2400      	movls	r4, #0
 8008edc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008ee0:	fa01 f000 	lsl.w	r0, r1, r0
 8008ee4:	fa24 f40c 	lsr.w	r4, r4, ip
 8008ee8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008eec:	ea40 0204 	orr.w	r2, r0, r4
 8008ef0:	e7db      	b.n	8008eaa <__b2d+0x4a>
 8008ef2:	ea44 030c 	orr.w	r3, r4, ip
 8008ef6:	460a      	mov	r2, r1
 8008ef8:	e7d7      	b.n	8008eaa <__b2d+0x4a>
 8008efa:	bf00      	nop
 8008efc:	3ff00000 	.word	0x3ff00000

08008f00 <__d2b>:
 8008f00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f04:	4689      	mov	r9, r1
 8008f06:	2101      	movs	r1, #1
 8008f08:	ec57 6b10 	vmov	r6, r7, d0
 8008f0c:	4690      	mov	r8, r2
 8008f0e:	f7ff fc0f 	bl	8008730 <_Balloc>
 8008f12:	4604      	mov	r4, r0
 8008f14:	b930      	cbnz	r0, 8008f24 <__d2b+0x24>
 8008f16:	4602      	mov	r2, r0
 8008f18:	4b25      	ldr	r3, [pc, #148]	; (8008fb0 <__d2b+0xb0>)
 8008f1a:	4826      	ldr	r0, [pc, #152]	; (8008fb4 <__d2b+0xb4>)
 8008f1c:	f240 310a 	movw	r1, #778	; 0x30a
 8008f20:	f000 fc52 	bl	80097c8 <__assert_func>
 8008f24:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008f28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008f2c:	bb35      	cbnz	r5, 8008f7c <__d2b+0x7c>
 8008f2e:	2e00      	cmp	r6, #0
 8008f30:	9301      	str	r3, [sp, #4]
 8008f32:	d028      	beq.n	8008f86 <__d2b+0x86>
 8008f34:	4668      	mov	r0, sp
 8008f36:	9600      	str	r6, [sp, #0]
 8008f38:	f7ff fd10 	bl	800895c <__lo0bits>
 8008f3c:	9900      	ldr	r1, [sp, #0]
 8008f3e:	b300      	cbz	r0, 8008f82 <__d2b+0x82>
 8008f40:	9a01      	ldr	r2, [sp, #4]
 8008f42:	f1c0 0320 	rsb	r3, r0, #32
 8008f46:	fa02 f303 	lsl.w	r3, r2, r3
 8008f4a:	430b      	orrs	r3, r1
 8008f4c:	40c2      	lsrs	r2, r0
 8008f4e:	6163      	str	r3, [r4, #20]
 8008f50:	9201      	str	r2, [sp, #4]
 8008f52:	9b01      	ldr	r3, [sp, #4]
 8008f54:	61a3      	str	r3, [r4, #24]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	bf14      	ite	ne
 8008f5a:	2202      	movne	r2, #2
 8008f5c:	2201      	moveq	r2, #1
 8008f5e:	6122      	str	r2, [r4, #16]
 8008f60:	b1d5      	cbz	r5, 8008f98 <__d2b+0x98>
 8008f62:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008f66:	4405      	add	r5, r0
 8008f68:	f8c9 5000 	str.w	r5, [r9]
 8008f6c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008f70:	f8c8 0000 	str.w	r0, [r8]
 8008f74:	4620      	mov	r0, r4
 8008f76:	b003      	add	sp, #12
 8008f78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f80:	e7d5      	b.n	8008f2e <__d2b+0x2e>
 8008f82:	6161      	str	r1, [r4, #20]
 8008f84:	e7e5      	b.n	8008f52 <__d2b+0x52>
 8008f86:	a801      	add	r0, sp, #4
 8008f88:	f7ff fce8 	bl	800895c <__lo0bits>
 8008f8c:	9b01      	ldr	r3, [sp, #4]
 8008f8e:	6163      	str	r3, [r4, #20]
 8008f90:	2201      	movs	r2, #1
 8008f92:	6122      	str	r2, [r4, #16]
 8008f94:	3020      	adds	r0, #32
 8008f96:	e7e3      	b.n	8008f60 <__d2b+0x60>
 8008f98:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f9c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008fa0:	f8c9 0000 	str.w	r0, [r9]
 8008fa4:	6918      	ldr	r0, [r3, #16]
 8008fa6:	f7ff fcb9 	bl	800891c <__hi0bits>
 8008faa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008fae:	e7df      	b.n	8008f70 <__d2b+0x70>
 8008fb0:	0800a639 	.word	0x0800a639
 8008fb4:	0800a6df 	.word	0x0800a6df

08008fb8 <__ratio>:
 8008fb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fbc:	4688      	mov	r8, r1
 8008fbe:	4669      	mov	r1, sp
 8008fc0:	4681      	mov	r9, r0
 8008fc2:	f7ff ff4d 	bl	8008e60 <__b2d>
 8008fc6:	a901      	add	r1, sp, #4
 8008fc8:	4640      	mov	r0, r8
 8008fca:	ec55 4b10 	vmov	r4, r5, d0
 8008fce:	f7ff ff47 	bl	8008e60 <__b2d>
 8008fd2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008fd6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008fda:	eba3 0c02 	sub.w	ip, r3, r2
 8008fde:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008fe2:	1a9b      	subs	r3, r3, r2
 8008fe4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008fe8:	ec51 0b10 	vmov	r0, r1, d0
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	bfd6      	itet	le
 8008ff0:	460a      	movle	r2, r1
 8008ff2:	462a      	movgt	r2, r5
 8008ff4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008ff8:	468b      	mov	fp, r1
 8008ffa:	462f      	mov	r7, r5
 8008ffc:	bfd4      	ite	le
 8008ffe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009002:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009006:	4620      	mov	r0, r4
 8009008:	ee10 2a10 	vmov	r2, s0
 800900c:	465b      	mov	r3, fp
 800900e:	4639      	mov	r1, r7
 8009010:	f7f7 fc1c 	bl	800084c <__aeabi_ddiv>
 8009014:	ec41 0b10 	vmov	d0, r0, r1
 8009018:	b003      	add	sp, #12
 800901a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800901e <__copybits>:
 800901e:	3901      	subs	r1, #1
 8009020:	b570      	push	{r4, r5, r6, lr}
 8009022:	1149      	asrs	r1, r1, #5
 8009024:	6914      	ldr	r4, [r2, #16]
 8009026:	3101      	adds	r1, #1
 8009028:	f102 0314 	add.w	r3, r2, #20
 800902c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009030:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009034:	1f05      	subs	r5, r0, #4
 8009036:	42a3      	cmp	r3, r4
 8009038:	d30c      	bcc.n	8009054 <__copybits+0x36>
 800903a:	1aa3      	subs	r3, r4, r2
 800903c:	3b11      	subs	r3, #17
 800903e:	f023 0303 	bic.w	r3, r3, #3
 8009042:	3211      	adds	r2, #17
 8009044:	42a2      	cmp	r2, r4
 8009046:	bf88      	it	hi
 8009048:	2300      	movhi	r3, #0
 800904a:	4418      	add	r0, r3
 800904c:	2300      	movs	r3, #0
 800904e:	4288      	cmp	r0, r1
 8009050:	d305      	bcc.n	800905e <__copybits+0x40>
 8009052:	bd70      	pop	{r4, r5, r6, pc}
 8009054:	f853 6b04 	ldr.w	r6, [r3], #4
 8009058:	f845 6f04 	str.w	r6, [r5, #4]!
 800905c:	e7eb      	b.n	8009036 <__copybits+0x18>
 800905e:	f840 3b04 	str.w	r3, [r0], #4
 8009062:	e7f4      	b.n	800904e <__copybits+0x30>

08009064 <__any_on>:
 8009064:	f100 0214 	add.w	r2, r0, #20
 8009068:	6900      	ldr	r0, [r0, #16]
 800906a:	114b      	asrs	r3, r1, #5
 800906c:	4298      	cmp	r0, r3
 800906e:	b510      	push	{r4, lr}
 8009070:	db11      	blt.n	8009096 <__any_on+0x32>
 8009072:	dd0a      	ble.n	800908a <__any_on+0x26>
 8009074:	f011 011f 	ands.w	r1, r1, #31
 8009078:	d007      	beq.n	800908a <__any_on+0x26>
 800907a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800907e:	fa24 f001 	lsr.w	r0, r4, r1
 8009082:	fa00 f101 	lsl.w	r1, r0, r1
 8009086:	428c      	cmp	r4, r1
 8009088:	d10b      	bne.n	80090a2 <__any_on+0x3e>
 800908a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800908e:	4293      	cmp	r3, r2
 8009090:	d803      	bhi.n	800909a <__any_on+0x36>
 8009092:	2000      	movs	r0, #0
 8009094:	bd10      	pop	{r4, pc}
 8009096:	4603      	mov	r3, r0
 8009098:	e7f7      	b.n	800908a <__any_on+0x26>
 800909a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800909e:	2900      	cmp	r1, #0
 80090a0:	d0f5      	beq.n	800908e <__any_on+0x2a>
 80090a2:	2001      	movs	r0, #1
 80090a4:	e7f6      	b.n	8009094 <__any_on+0x30>

080090a6 <_calloc_r>:
 80090a6:	b513      	push	{r0, r1, r4, lr}
 80090a8:	434a      	muls	r2, r1
 80090aa:	4611      	mov	r1, r2
 80090ac:	9201      	str	r2, [sp, #4]
 80090ae:	f000 f809 	bl	80090c4 <_malloc_r>
 80090b2:	4604      	mov	r4, r0
 80090b4:	b118      	cbz	r0, 80090be <_calloc_r+0x18>
 80090b6:	9a01      	ldr	r2, [sp, #4]
 80090b8:	2100      	movs	r1, #0
 80090ba:	f7fd fec7 	bl	8006e4c <memset>
 80090be:	4620      	mov	r0, r4
 80090c0:	b002      	add	sp, #8
 80090c2:	bd10      	pop	{r4, pc}

080090c4 <_malloc_r>:
 80090c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090c6:	1ccd      	adds	r5, r1, #3
 80090c8:	f025 0503 	bic.w	r5, r5, #3
 80090cc:	3508      	adds	r5, #8
 80090ce:	2d0c      	cmp	r5, #12
 80090d0:	bf38      	it	cc
 80090d2:	250c      	movcc	r5, #12
 80090d4:	2d00      	cmp	r5, #0
 80090d6:	4606      	mov	r6, r0
 80090d8:	db01      	blt.n	80090de <_malloc_r+0x1a>
 80090da:	42a9      	cmp	r1, r5
 80090dc:	d903      	bls.n	80090e6 <_malloc_r+0x22>
 80090de:	230c      	movs	r3, #12
 80090e0:	6033      	str	r3, [r6, #0]
 80090e2:	2000      	movs	r0, #0
 80090e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090e6:	f000 fbc1 	bl	800986c <__malloc_lock>
 80090ea:	4921      	ldr	r1, [pc, #132]	; (8009170 <_malloc_r+0xac>)
 80090ec:	680a      	ldr	r2, [r1, #0]
 80090ee:	4614      	mov	r4, r2
 80090f0:	b99c      	cbnz	r4, 800911a <_malloc_r+0x56>
 80090f2:	4f20      	ldr	r7, [pc, #128]	; (8009174 <_malloc_r+0xb0>)
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	b923      	cbnz	r3, 8009102 <_malloc_r+0x3e>
 80090f8:	4621      	mov	r1, r4
 80090fa:	4630      	mov	r0, r6
 80090fc:	f000 fb34 	bl	8009768 <_sbrk_r>
 8009100:	6038      	str	r0, [r7, #0]
 8009102:	4629      	mov	r1, r5
 8009104:	4630      	mov	r0, r6
 8009106:	f000 fb2f 	bl	8009768 <_sbrk_r>
 800910a:	1c43      	adds	r3, r0, #1
 800910c:	d123      	bne.n	8009156 <_malloc_r+0x92>
 800910e:	230c      	movs	r3, #12
 8009110:	6033      	str	r3, [r6, #0]
 8009112:	4630      	mov	r0, r6
 8009114:	f000 fbb0 	bl	8009878 <__malloc_unlock>
 8009118:	e7e3      	b.n	80090e2 <_malloc_r+0x1e>
 800911a:	6823      	ldr	r3, [r4, #0]
 800911c:	1b5b      	subs	r3, r3, r5
 800911e:	d417      	bmi.n	8009150 <_malloc_r+0x8c>
 8009120:	2b0b      	cmp	r3, #11
 8009122:	d903      	bls.n	800912c <_malloc_r+0x68>
 8009124:	6023      	str	r3, [r4, #0]
 8009126:	441c      	add	r4, r3
 8009128:	6025      	str	r5, [r4, #0]
 800912a:	e004      	b.n	8009136 <_malloc_r+0x72>
 800912c:	6863      	ldr	r3, [r4, #4]
 800912e:	42a2      	cmp	r2, r4
 8009130:	bf0c      	ite	eq
 8009132:	600b      	streq	r3, [r1, #0]
 8009134:	6053      	strne	r3, [r2, #4]
 8009136:	4630      	mov	r0, r6
 8009138:	f000 fb9e 	bl	8009878 <__malloc_unlock>
 800913c:	f104 000b 	add.w	r0, r4, #11
 8009140:	1d23      	adds	r3, r4, #4
 8009142:	f020 0007 	bic.w	r0, r0, #7
 8009146:	1ac2      	subs	r2, r0, r3
 8009148:	d0cc      	beq.n	80090e4 <_malloc_r+0x20>
 800914a:	1a1b      	subs	r3, r3, r0
 800914c:	50a3      	str	r3, [r4, r2]
 800914e:	e7c9      	b.n	80090e4 <_malloc_r+0x20>
 8009150:	4622      	mov	r2, r4
 8009152:	6864      	ldr	r4, [r4, #4]
 8009154:	e7cc      	b.n	80090f0 <_malloc_r+0x2c>
 8009156:	1cc4      	adds	r4, r0, #3
 8009158:	f024 0403 	bic.w	r4, r4, #3
 800915c:	42a0      	cmp	r0, r4
 800915e:	d0e3      	beq.n	8009128 <_malloc_r+0x64>
 8009160:	1a21      	subs	r1, r4, r0
 8009162:	4630      	mov	r0, r6
 8009164:	f000 fb00 	bl	8009768 <_sbrk_r>
 8009168:	3001      	adds	r0, #1
 800916a:	d1dd      	bne.n	8009128 <_malloc_r+0x64>
 800916c:	e7cf      	b.n	800910e <_malloc_r+0x4a>
 800916e:	bf00      	nop
 8009170:	20001acc 	.word	0x20001acc
 8009174:	20001ad0 	.word	0x20001ad0

08009178 <__ssputs_r>:
 8009178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800917c:	688e      	ldr	r6, [r1, #8]
 800917e:	429e      	cmp	r6, r3
 8009180:	4682      	mov	sl, r0
 8009182:	460c      	mov	r4, r1
 8009184:	4690      	mov	r8, r2
 8009186:	461f      	mov	r7, r3
 8009188:	d838      	bhi.n	80091fc <__ssputs_r+0x84>
 800918a:	898a      	ldrh	r2, [r1, #12]
 800918c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009190:	d032      	beq.n	80091f8 <__ssputs_r+0x80>
 8009192:	6825      	ldr	r5, [r4, #0]
 8009194:	6909      	ldr	r1, [r1, #16]
 8009196:	eba5 0901 	sub.w	r9, r5, r1
 800919a:	6965      	ldr	r5, [r4, #20]
 800919c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80091a4:	3301      	adds	r3, #1
 80091a6:	444b      	add	r3, r9
 80091a8:	106d      	asrs	r5, r5, #1
 80091aa:	429d      	cmp	r5, r3
 80091ac:	bf38      	it	cc
 80091ae:	461d      	movcc	r5, r3
 80091b0:	0553      	lsls	r3, r2, #21
 80091b2:	d531      	bpl.n	8009218 <__ssputs_r+0xa0>
 80091b4:	4629      	mov	r1, r5
 80091b6:	f7ff ff85 	bl	80090c4 <_malloc_r>
 80091ba:	4606      	mov	r6, r0
 80091bc:	b950      	cbnz	r0, 80091d4 <__ssputs_r+0x5c>
 80091be:	230c      	movs	r3, #12
 80091c0:	f8ca 3000 	str.w	r3, [sl]
 80091c4:	89a3      	ldrh	r3, [r4, #12]
 80091c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091ca:	81a3      	strh	r3, [r4, #12]
 80091cc:	f04f 30ff 	mov.w	r0, #4294967295
 80091d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091d4:	6921      	ldr	r1, [r4, #16]
 80091d6:	464a      	mov	r2, r9
 80091d8:	f7fd fe2a 	bl	8006e30 <memcpy>
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80091e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091e6:	81a3      	strh	r3, [r4, #12]
 80091e8:	6126      	str	r6, [r4, #16]
 80091ea:	6165      	str	r5, [r4, #20]
 80091ec:	444e      	add	r6, r9
 80091ee:	eba5 0509 	sub.w	r5, r5, r9
 80091f2:	6026      	str	r6, [r4, #0]
 80091f4:	60a5      	str	r5, [r4, #8]
 80091f6:	463e      	mov	r6, r7
 80091f8:	42be      	cmp	r6, r7
 80091fa:	d900      	bls.n	80091fe <__ssputs_r+0x86>
 80091fc:	463e      	mov	r6, r7
 80091fe:	4632      	mov	r2, r6
 8009200:	6820      	ldr	r0, [r4, #0]
 8009202:	4641      	mov	r1, r8
 8009204:	f000 fb18 	bl	8009838 <memmove>
 8009208:	68a3      	ldr	r3, [r4, #8]
 800920a:	6822      	ldr	r2, [r4, #0]
 800920c:	1b9b      	subs	r3, r3, r6
 800920e:	4432      	add	r2, r6
 8009210:	60a3      	str	r3, [r4, #8]
 8009212:	6022      	str	r2, [r4, #0]
 8009214:	2000      	movs	r0, #0
 8009216:	e7db      	b.n	80091d0 <__ssputs_r+0x58>
 8009218:	462a      	mov	r2, r5
 800921a:	f000 fb83 	bl	8009924 <_realloc_r>
 800921e:	4606      	mov	r6, r0
 8009220:	2800      	cmp	r0, #0
 8009222:	d1e1      	bne.n	80091e8 <__ssputs_r+0x70>
 8009224:	6921      	ldr	r1, [r4, #16]
 8009226:	4650      	mov	r0, sl
 8009228:	f000 fb2c 	bl	8009884 <_free_r>
 800922c:	e7c7      	b.n	80091be <__ssputs_r+0x46>
	...

08009230 <_svfiprintf_r>:
 8009230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009234:	4698      	mov	r8, r3
 8009236:	898b      	ldrh	r3, [r1, #12]
 8009238:	061b      	lsls	r3, r3, #24
 800923a:	b09d      	sub	sp, #116	; 0x74
 800923c:	4607      	mov	r7, r0
 800923e:	460d      	mov	r5, r1
 8009240:	4614      	mov	r4, r2
 8009242:	d50e      	bpl.n	8009262 <_svfiprintf_r+0x32>
 8009244:	690b      	ldr	r3, [r1, #16]
 8009246:	b963      	cbnz	r3, 8009262 <_svfiprintf_r+0x32>
 8009248:	2140      	movs	r1, #64	; 0x40
 800924a:	f7ff ff3b 	bl	80090c4 <_malloc_r>
 800924e:	6028      	str	r0, [r5, #0]
 8009250:	6128      	str	r0, [r5, #16]
 8009252:	b920      	cbnz	r0, 800925e <_svfiprintf_r+0x2e>
 8009254:	230c      	movs	r3, #12
 8009256:	603b      	str	r3, [r7, #0]
 8009258:	f04f 30ff 	mov.w	r0, #4294967295
 800925c:	e0d1      	b.n	8009402 <_svfiprintf_r+0x1d2>
 800925e:	2340      	movs	r3, #64	; 0x40
 8009260:	616b      	str	r3, [r5, #20]
 8009262:	2300      	movs	r3, #0
 8009264:	9309      	str	r3, [sp, #36]	; 0x24
 8009266:	2320      	movs	r3, #32
 8009268:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800926c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009270:	2330      	movs	r3, #48	; 0x30
 8009272:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800941c <_svfiprintf_r+0x1ec>
 8009276:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800927a:	f04f 0901 	mov.w	r9, #1
 800927e:	4623      	mov	r3, r4
 8009280:	469a      	mov	sl, r3
 8009282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009286:	b10a      	cbz	r2, 800928c <_svfiprintf_r+0x5c>
 8009288:	2a25      	cmp	r2, #37	; 0x25
 800928a:	d1f9      	bne.n	8009280 <_svfiprintf_r+0x50>
 800928c:	ebba 0b04 	subs.w	fp, sl, r4
 8009290:	d00b      	beq.n	80092aa <_svfiprintf_r+0x7a>
 8009292:	465b      	mov	r3, fp
 8009294:	4622      	mov	r2, r4
 8009296:	4629      	mov	r1, r5
 8009298:	4638      	mov	r0, r7
 800929a:	f7ff ff6d 	bl	8009178 <__ssputs_r>
 800929e:	3001      	adds	r0, #1
 80092a0:	f000 80aa 	beq.w	80093f8 <_svfiprintf_r+0x1c8>
 80092a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092a6:	445a      	add	r2, fp
 80092a8:	9209      	str	r2, [sp, #36]	; 0x24
 80092aa:	f89a 3000 	ldrb.w	r3, [sl]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f000 80a2 	beq.w	80093f8 <_svfiprintf_r+0x1c8>
 80092b4:	2300      	movs	r3, #0
 80092b6:	f04f 32ff 	mov.w	r2, #4294967295
 80092ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092be:	f10a 0a01 	add.w	sl, sl, #1
 80092c2:	9304      	str	r3, [sp, #16]
 80092c4:	9307      	str	r3, [sp, #28]
 80092c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80092ca:	931a      	str	r3, [sp, #104]	; 0x68
 80092cc:	4654      	mov	r4, sl
 80092ce:	2205      	movs	r2, #5
 80092d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092d4:	4851      	ldr	r0, [pc, #324]	; (800941c <_svfiprintf_r+0x1ec>)
 80092d6:	f7f6 ff83 	bl	80001e0 <memchr>
 80092da:	9a04      	ldr	r2, [sp, #16]
 80092dc:	b9d8      	cbnz	r0, 8009316 <_svfiprintf_r+0xe6>
 80092de:	06d0      	lsls	r0, r2, #27
 80092e0:	bf44      	itt	mi
 80092e2:	2320      	movmi	r3, #32
 80092e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092e8:	0711      	lsls	r1, r2, #28
 80092ea:	bf44      	itt	mi
 80092ec:	232b      	movmi	r3, #43	; 0x2b
 80092ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092f2:	f89a 3000 	ldrb.w	r3, [sl]
 80092f6:	2b2a      	cmp	r3, #42	; 0x2a
 80092f8:	d015      	beq.n	8009326 <_svfiprintf_r+0xf6>
 80092fa:	9a07      	ldr	r2, [sp, #28]
 80092fc:	4654      	mov	r4, sl
 80092fe:	2000      	movs	r0, #0
 8009300:	f04f 0c0a 	mov.w	ip, #10
 8009304:	4621      	mov	r1, r4
 8009306:	f811 3b01 	ldrb.w	r3, [r1], #1
 800930a:	3b30      	subs	r3, #48	; 0x30
 800930c:	2b09      	cmp	r3, #9
 800930e:	d94e      	bls.n	80093ae <_svfiprintf_r+0x17e>
 8009310:	b1b0      	cbz	r0, 8009340 <_svfiprintf_r+0x110>
 8009312:	9207      	str	r2, [sp, #28]
 8009314:	e014      	b.n	8009340 <_svfiprintf_r+0x110>
 8009316:	eba0 0308 	sub.w	r3, r0, r8
 800931a:	fa09 f303 	lsl.w	r3, r9, r3
 800931e:	4313      	orrs	r3, r2
 8009320:	9304      	str	r3, [sp, #16]
 8009322:	46a2      	mov	sl, r4
 8009324:	e7d2      	b.n	80092cc <_svfiprintf_r+0x9c>
 8009326:	9b03      	ldr	r3, [sp, #12]
 8009328:	1d19      	adds	r1, r3, #4
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	9103      	str	r1, [sp, #12]
 800932e:	2b00      	cmp	r3, #0
 8009330:	bfbb      	ittet	lt
 8009332:	425b      	neglt	r3, r3
 8009334:	f042 0202 	orrlt.w	r2, r2, #2
 8009338:	9307      	strge	r3, [sp, #28]
 800933a:	9307      	strlt	r3, [sp, #28]
 800933c:	bfb8      	it	lt
 800933e:	9204      	strlt	r2, [sp, #16]
 8009340:	7823      	ldrb	r3, [r4, #0]
 8009342:	2b2e      	cmp	r3, #46	; 0x2e
 8009344:	d10c      	bne.n	8009360 <_svfiprintf_r+0x130>
 8009346:	7863      	ldrb	r3, [r4, #1]
 8009348:	2b2a      	cmp	r3, #42	; 0x2a
 800934a:	d135      	bne.n	80093b8 <_svfiprintf_r+0x188>
 800934c:	9b03      	ldr	r3, [sp, #12]
 800934e:	1d1a      	adds	r2, r3, #4
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	9203      	str	r2, [sp, #12]
 8009354:	2b00      	cmp	r3, #0
 8009356:	bfb8      	it	lt
 8009358:	f04f 33ff 	movlt.w	r3, #4294967295
 800935c:	3402      	adds	r4, #2
 800935e:	9305      	str	r3, [sp, #20]
 8009360:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800942c <_svfiprintf_r+0x1fc>
 8009364:	7821      	ldrb	r1, [r4, #0]
 8009366:	2203      	movs	r2, #3
 8009368:	4650      	mov	r0, sl
 800936a:	f7f6 ff39 	bl	80001e0 <memchr>
 800936e:	b140      	cbz	r0, 8009382 <_svfiprintf_r+0x152>
 8009370:	2340      	movs	r3, #64	; 0x40
 8009372:	eba0 000a 	sub.w	r0, r0, sl
 8009376:	fa03 f000 	lsl.w	r0, r3, r0
 800937a:	9b04      	ldr	r3, [sp, #16]
 800937c:	4303      	orrs	r3, r0
 800937e:	3401      	adds	r4, #1
 8009380:	9304      	str	r3, [sp, #16]
 8009382:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009386:	4826      	ldr	r0, [pc, #152]	; (8009420 <_svfiprintf_r+0x1f0>)
 8009388:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800938c:	2206      	movs	r2, #6
 800938e:	f7f6 ff27 	bl	80001e0 <memchr>
 8009392:	2800      	cmp	r0, #0
 8009394:	d038      	beq.n	8009408 <_svfiprintf_r+0x1d8>
 8009396:	4b23      	ldr	r3, [pc, #140]	; (8009424 <_svfiprintf_r+0x1f4>)
 8009398:	bb1b      	cbnz	r3, 80093e2 <_svfiprintf_r+0x1b2>
 800939a:	9b03      	ldr	r3, [sp, #12]
 800939c:	3307      	adds	r3, #7
 800939e:	f023 0307 	bic.w	r3, r3, #7
 80093a2:	3308      	adds	r3, #8
 80093a4:	9303      	str	r3, [sp, #12]
 80093a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093a8:	4433      	add	r3, r6
 80093aa:	9309      	str	r3, [sp, #36]	; 0x24
 80093ac:	e767      	b.n	800927e <_svfiprintf_r+0x4e>
 80093ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80093b2:	460c      	mov	r4, r1
 80093b4:	2001      	movs	r0, #1
 80093b6:	e7a5      	b.n	8009304 <_svfiprintf_r+0xd4>
 80093b8:	2300      	movs	r3, #0
 80093ba:	3401      	adds	r4, #1
 80093bc:	9305      	str	r3, [sp, #20]
 80093be:	4619      	mov	r1, r3
 80093c0:	f04f 0c0a 	mov.w	ip, #10
 80093c4:	4620      	mov	r0, r4
 80093c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093ca:	3a30      	subs	r2, #48	; 0x30
 80093cc:	2a09      	cmp	r2, #9
 80093ce:	d903      	bls.n	80093d8 <_svfiprintf_r+0x1a8>
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d0c5      	beq.n	8009360 <_svfiprintf_r+0x130>
 80093d4:	9105      	str	r1, [sp, #20]
 80093d6:	e7c3      	b.n	8009360 <_svfiprintf_r+0x130>
 80093d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80093dc:	4604      	mov	r4, r0
 80093de:	2301      	movs	r3, #1
 80093e0:	e7f0      	b.n	80093c4 <_svfiprintf_r+0x194>
 80093e2:	ab03      	add	r3, sp, #12
 80093e4:	9300      	str	r3, [sp, #0]
 80093e6:	462a      	mov	r2, r5
 80093e8:	4b0f      	ldr	r3, [pc, #60]	; (8009428 <_svfiprintf_r+0x1f8>)
 80093ea:	a904      	add	r1, sp, #16
 80093ec:	4638      	mov	r0, r7
 80093ee:	f3af 8000 	nop.w
 80093f2:	1c42      	adds	r2, r0, #1
 80093f4:	4606      	mov	r6, r0
 80093f6:	d1d6      	bne.n	80093a6 <_svfiprintf_r+0x176>
 80093f8:	89ab      	ldrh	r3, [r5, #12]
 80093fa:	065b      	lsls	r3, r3, #25
 80093fc:	f53f af2c 	bmi.w	8009258 <_svfiprintf_r+0x28>
 8009400:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009402:	b01d      	add	sp, #116	; 0x74
 8009404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009408:	ab03      	add	r3, sp, #12
 800940a:	9300      	str	r3, [sp, #0]
 800940c:	462a      	mov	r2, r5
 800940e:	4b06      	ldr	r3, [pc, #24]	; (8009428 <_svfiprintf_r+0x1f8>)
 8009410:	a904      	add	r1, sp, #16
 8009412:	4638      	mov	r0, r7
 8009414:	f000 f87a 	bl	800950c <_printf_i>
 8009418:	e7eb      	b.n	80093f2 <_svfiprintf_r+0x1c2>
 800941a:	bf00      	nop
 800941c:	0800a83c 	.word	0x0800a83c
 8009420:	0800a846 	.word	0x0800a846
 8009424:	00000000 	.word	0x00000000
 8009428:	08009179 	.word	0x08009179
 800942c:	0800a842 	.word	0x0800a842

08009430 <_printf_common>:
 8009430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009434:	4616      	mov	r6, r2
 8009436:	4699      	mov	r9, r3
 8009438:	688a      	ldr	r2, [r1, #8]
 800943a:	690b      	ldr	r3, [r1, #16]
 800943c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009440:	4293      	cmp	r3, r2
 8009442:	bfb8      	it	lt
 8009444:	4613      	movlt	r3, r2
 8009446:	6033      	str	r3, [r6, #0]
 8009448:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800944c:	4607      	mov	r7, r0
 800944e:	460c      	mov	r4, r1
 8009450:	b10a      	cbz	r2, 8009456 <_printf_common+0x26>
 8009452:	3301      	adds	r3, #1
 8009454:	6033      	str	r3, [r6, #0]
 8009456:	6823      	ldr	r3, [r4, #0]
 8009458:	0699      	lsls	r1, r3, #26
 800945a:	bf42      	ittt	mi
 800945c:	6833      	ldrmi	r3, [r6, #0]
 800945e:	3302      	addmi	r3, #2
 8009460:	6033      	strmi	r3, [r6, #0]
 8009462:	6825      	ldr	r5, [r4, #0]
 8009464:	f015 0506 	ands.w	r5, r5, #6
 8009468:	d106      	bne.n	8009478 <_printf_common+0x48>
 800946a:	f104 0a19 	add.w	sl, r4, #25
 800946e:	68e3      	ldr	r3, [r4, #12]
 8009470:	6832      	ldr	r2, [r6, #0]
 8009472:	1a9b      	subs	r3, r3, r2
 8009474:	42ab      	cmp	r3, r5
 8009476:	dc26      	bgt.n	80094c6 <_printf_common+0x96>
 8009478:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800947c:	1e13      	subs	r3, r2, #0
 800947e:	6822      	ldr	r2, [r4, #0]
 8009480:	bf18      	it	ne
 8009482:	2301      	movne	r3, #1
 8009484:	0692      	lsls	r2, r2, #26
 8009486:	d42b      	bmi.n	80094e0 <_printf_common+0xb0>
 8009488:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800948c:	4649      	mov	r1, r9
 800948e:	4638      	mov	r0, r7
 8009490:	47c0      	blx	r8
 8009492:	3001      	adds	r0, #1
 8009494:	d01e      	beq.n	80094d4 <_printf_common+0xa4>
 8009496:	6823      	ldr	r3, [r4, #0]
 8009498:	68e5      	ldr	r5, [r4, #12]
 800949a:	6832      	ldr	r2, [r6, #0]
 800949c:	f003 0306 	and.w	r3, r3, #6
 80094a0:	2b04      	cmp	r3, #4
 80094a2:	bf08      	it	eq
 80094a4:	1aad      	subeq	r5, r5, r2
 80094a6:	68a3      	ldr	r3, [r4, #8]
 80094a8:	6922      	ldr	r2, [r4, #16]
 80094aa:	bf0c      	ite	eq
 80094ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094b0:	2500      	movne	r5, #0
 80094b2:	4293      	cmp	r3, r2
 80094b4:	bfc4      	itt	gt
 80094b6:	1a9b      	subgt	r3, r3, r2
 80094b8:	18ed      	addgt	r5, r5, r3
 80094ba:	2600      	movs	r6, #0
 80094bc:	341a      	adds	r4, #26
 80094be:	42b5      	cmp	r5, r6
 80094c0:	d11a      	bne.n	80094f8 <_printf_common+0xc8>
 80094c2:	2000      	movs	r0, #0
 80094c4:	e008      	b.n	80094d8 <_printf_common+0xa8>
 80094c6:	2301      	movs	r3, #1
 80094c8:	4652      	mov	r2, sl
 80094ca:	4649      	mov	r1, r9
 80094cc:	4638      	mov	r0, r7
 80094ce:	47c0      	blx	r8
 80094d0:	3001      	adds	r0, #1
 80094d2:	d103      	bne.n	80094dc <_printf_common+0xac>
 80094d4:	f04f 30ff 	mov.w	r0, #4294967295
 80094d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094dc:	3501      	adds	r5, #1
 80094de:	e7c6      	b.n	800946e <_printf_common+0x3e>
 80094e0:	18e1      	adds	r1, r4, r3
 80094e2:	1c5a      	adds	r2, r3, #1
 80094e4:	2030      	movs	r0, #48	; 0x30
 80094e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80094ea:	4422      	add	r2, r4
 80094ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80094f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80094f4:	3302      	adds	r3, #2
 80094f6:	e7c7      	b.n	8009488 <_printf_common+0x58>
 80094f8:	2301      	movs	r3, #1
 80094fa:	4622      	mov	r2, r4
 80094fc:	4649      	mov	r1, r9
 80094fe:	4638      	mov	r0, r7
 8009500:	47c0      	blx	r8
 8009502:	3001      	adds	r0, #1
 8009504:	d0e6      	beq.n	80094d4 <_printf_common+0xa4>
 8009506:	3601      	adds	r6, #1
 8009508:	e7d9      	b.n	80094be <_printf_common+0x8e>
	...

0800950c <_printf_i>:
 800950c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009510:	460c      	mov	r4, r1
 8009512:	4691      	mov	r9, r2
 8009514:	7e27      	ldrb	r7, [r4, #24]
 8009516:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009518:	2f78      	cmp	r7, #120	; 0x78
 800951a:	4680      	mov	r8, r0
 800951c:	469a      	mov	sl, r3
 800951e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009522:	d807      	bhi.n	8009534 <_printf_i+0x28>
 8009524:	2f62      	cmp	r7, #98	; 0x62
 8009526:	d80a      	bhi.n	800953e <_printf_i+0x32>
 8009528:	2f00      	cmp	r7, #0
 800952a:	f000 80d8 	beq.w	80096de <_printf_i+0x1d2>
 800952e:	2f58      	cmp	r7, #88	; 0x58
 8009530:	f000 80a3 	beq.w	800967a <_printf_i+0x16e>
 8009534:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009538:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800953c:	e03a      	b.n	80095b4 <_printf_i+0xa8>
 800953e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009542:	2b15      	cmp	r3, #21
 8009544:	d8f6      	bhi.n	8009534 <_printf_i+0x28>
 8009546:	a001      	add	r0, pc, #4	; (adr r0, 800954c <_printf_i+0x40>)
 8009548:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800954c:	080095a5 	.word	0x080095a5
 8009550:	080095b9 	.word	0x080095b9
 8009554:	08009535 	.word	0x08009535
 8009558:	08009535 	.word	0x08009535
 800955c:	08009535 	.word	0x08009535
 8009560:	08009535 	.word	0x08009535
 8009564:	080095b9 	.word	0x080095b9
 8009568:	08009535 	.word	0x08009535
 800956c:	08009535 	.word	0x08009535
 8009570:	08009535 	.word	0x08009535
 8009574:	08009535 	.word	0x08009535
 8009578:	080096c5 	.word	0x080096c5
 800957c:	080095e9 	.word	0x080095e9
 8009580:	080096a7 	.word	0x080096a7
 8009584:	08009535 	.word	0x08009535
 8009588:	08009535 	.word	0x08009535
 800958c:	080096e7 	.word	0x080096e7
 8009590:	08009535 	.word	0x08009535
 8009594:	080095e9 	.word	0x080095e9
 8009598:	08009535 	.word	0x08009535
 800959c:	08009535 	.word	0x08009535
 80095a0:	080096af 	.word	0x080096af
 80095a4:	680b      	ldr	r3, [r1, #0]
 80095a6:	1d1a      	adds	r2, r3, #4
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	600a      	str	r2, [r1, #0]
 80095ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80095b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80095b4:	2301      	movs	r3, #1
 80095b6:	e0a3      	b.n	8009700 <_printf_i+0x1f4>
 80095b8:	6825      	ldr	r5, [r4, #0]
 80095ba:	6808      	ldr	r0, [r1, #0]
 80095bc:	062e      	lsls	r6, r5, #24
 80095be:	f100 0304 	add.w	r3, r0, #4
 80095c2:	d50a      	bpl.n	80095da <_printf_i+0xce>
 80095c4:	6805      	ldr	r5, [r0, #0]
 80095c6:	600b      	str	r3, [r1, #0]
 80095c8:	2d00      	cmp	r5, #0
 80095ca:	da03      	bge.n	80095d4 <_printf_i+0xc8>
 80095cc:	232d      	movs	r3, #45	; 0x2d
 80095ce:	426d      	negs	r5, r5
 80095d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095d4:	485e      	ldr	r0, [pc, #376]	; (8009750 <_printf_i+0x244>)
 80095d6:	230a      	movs	r3, #10
 80095d8:	e019      	b.n	800960e <_printf_i+0x102>
 80095da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80095de:	6805      	ldr	r5, [r0, #0]
 80095e0:	600b      	str	r3, [r1, #0]
 80095e2:	bf18      	it	ne
 80095e4:	b22d      	sxthne	r5, r5
 80095e6:	e7ef      	b.n	80095c8 <_printf_i+0xbc>
 80095e8:	680b      	ldr	r3, [r1, #0]
 80095ea:	6825      	ldr	r5, [r4, #0]
 80095ec:	1d18      	adds	r0, r3, #4
 80095ee:	6008      	str	r0, [r1, #0]
 80095f0:	0628      	lsls	r0, r5, #24
 80095f2:	d501      	bpl.n	80095f8 <_printf_i+0xec>
 80095f4:	681d      	ldr	r5, [r3, #0]
 80095f6:	e002      	b.n	80095fe <_printf_i+0xf2>
 80095f8:	0669      	lsls	r1, r5, #25
 80095fa:	d5fb      	bpl.n	80095f4 <_printf_i+0xe8>
 80095fc:	881d      	ldrh	r5, [r3, #0]
 80095fe:	4854      	ldr	r0, [pc, #336]	; (8009750 <_printf_i+0x244>)
 8009600:	2f6f      	cmp	r7, #111	; 0x6f
 8009602:	bf0c      	ite	eq
 8009604:	2308      	moveq	r3, #8
 8009606:	230a      	movne	r3, #10
 8009608:	2100      	movs	r1, #0
 800960a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800960e:	6866      	ldr	r6, [r4, #4]
 8009610:	60a6      	str	r6, [r4, #8]
 8009612:	2e00      	cmp	r6, #0
 8009614:	bfa2      	ittt	ge
 8009616:	6821      	ldrge	r1, [r4, #0]
 8009618:	f021 0104 	bicge.w	r1, r1, #4
 800961c:	6021      	strge	r1, [r4, #0]
 800961e:	b90d      	cbnz	r5, 8009624 <_printf_i+0x118>
 8009620:	2e00      	cmp	r6, #0
 8009622:	d04d      	beq.n	80096c0 <_printf_i+0x1b4>
 8009624:	4616      	mov	r6, r2
 8009626:	fbb5 f1f3 	udiv	r1, r5, r3
 800962a:	fb03 5711 	mls	r7, r3, r1, r5
 800962e:	5dc7      	ldrb	r7, [r0, r7]
 8009630:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009634:	462f      	mov	r7, r5
 8009636:	42bb      	cmp	r3, r7
 8009638:	460d      	mov	r5, r1
 800963a:	d9f4      	bls.n	8009626 <_printf_i+0x11a>
 800963c:	2b08      	cmp	r3, #8
 800963e:	d10b      	bne.n	8009658 <_printf_i+0x14c>
 8009640:	6823      	ldr	r3, [r4, #0]
 8009642:	07df      	lsls	r7, r3, #31
 8009644:	d508      	bpl.n	8009658 <_printf_i+0x14c>
 8009646:	6923      	ldr	r3, [r4, #16]
 8009648:	6861      	ldr	r1, [r4, #4]
 800964a:	4299      	cmp	r1, r3
 800964c:	bfde      	ittt	le
 800964e:	2330      	movle	r3, #48	; 0x30
 8009650:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009654:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009658:	1b92      	subs	r2, r2, r6
 800965a:	6122      	str	r2, [r4, #16]
 800965c:	f8cd a000 	str.w	sl, [sp]
 8009660:	464b      	mov	r3, r9
 8009662:	aa03      	add	r2, sp, #12
 8009664:	4621      	mov	r1, r4
 8009666:	4640      	mov	r0, r8
 8009668:	f7ff fee2 	bl	8009430 <_printf_common>
 800966c:	3001      	adds	r0, #1
 800966e:	d14c      	bne.n	800970a <_printf_i+0x1fe>
 8009670:	f04f 30ff 	mov.w	r0, #4294967295
 8009674:	b004      	add	sp, #16
 8009676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800967a:	4835      	ldr	r0, [pc, #212]	; (8009750 <_printf_i+0x244>)
 800967c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009680:	6823      	ldr	r3, [r4, #0]
 8009682:	680e      	ldr	r6, [r1, #0]
 8009684:	061f      	lsls	r7, r3, #24
 8009686:	f856 5b04 	ldr.w	r5, [r6], #4
 800968a:	600e      	str	r6, [r1, #0]
 800968c:	d514      	bpl.n	80096b8 <_printf_i+0x1ac>
 800968e:	07d9      	lsls	r1, r3, #31
 8009690:	bf44      	itt	mi
 8009692:	f043 0320 	orrmi.w	r3, r3, #32
 8009696:	6023      	strmi	r3, [r4, #0]
 8009698:	b91d      	cbnz	r5, 80096a2 <_printf_i+0x196>
 800969a:	6823      	ldr	r3, [r4, #0]
 800969c:	f023 0320 	bic.w	r3, r3, #32
 80096a0:	6023      	str	r3, [r4, #0]
 80096a2:	2310      	movs	r3, #16
 80096a4:	e7b0      	b.n	8009608 <_printf_i+0xfc>
 80096a6:	6823      	ldr	r3, [r4, #0]
 80096a8:	f043 0320 	orr.w	r3, r3, #32
 80096ac:	6023      	str	r3, [r4, #0]
 80096ae:	2378      	movs	r3, #120	; 0x78
 80096b0:	4828      	ldr	r0, [pc, #160]	; (8009754 <_printf_i+0x248>)
 80096b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80096b6:	e7e3      	b.n	8009680 <_printf_i+0x174>
 80096b8:	065e      	lsls	r6, r3, #25
 80096ba:	bf48      	it	mi
 80096bc:	b2ad      	uxthmi	r5, r5
 80096be:	e7e6      	b.n	800968e <_printf_i+0x182>
 80096c0:	4616      	mov	r6, r2
 80096c2:	e7bb      	b.n	800963c <_printf_i+0x130>
 80096c4:	680b      	ldr	r3, [r1, #0]
 80096c6:	6826      	ldr	r6, [r4, #0]
 80096c8:	6960      	ldr	r0, [r4, #20]
 80096ca:	1d1d      	adds	r5, r3, #4
 80096cc:	600d      	str	r5, [r1, #0]
 80096ce:	0635      	lsls	r5, r6, #24
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	d501      	bpl.n	80096d8 <_printf_i+0x1cc>
 80096d4:	6018      	str	r0, [r3, #0]
 80096d6:	e002      	b.n	80096de <_printf_i+0x1d2>
 80096d8:	0671      	lsls	r1, r6, #25
 80096da:	d5fb      	bpl.n	80096d4 <_printf_i+0x1c8>
 80096dc:	8018      	strh	r0, [r3, #0]
 80096de:	2300      	movs	r3, #0
 80096e0:	6123      	str	r3, [r4, #16]
 80096e2:	4616      	mov	r6, r2
 80096e4:	e7ba      	b.n	800965c <_printf_i+0x150>
 80096e6:	680b      	ldr	r3, [r1, #0]
 80096e8:	1d1a      	adds	r2, r3, #4
 80096ea:	600a      	str	r2, [r1, #0]
 80096ec:	681e      	ldr	r6, [r3, #0]
 80096ee:	6862      	ldr	r2, [r4, #4]
 80096f0:	2100      	movs	r1, #0
 80096f2:	4630      	mov	r0, r6
 80096f4:	f7f6 fd74 	bl	80001e0 <memchr>
 80096f8:	b108      	cbz	r0, 80096fe <_printf_i+0x1f2>
 80096fa:	1b80      	subs	r0, r0, r6
 80096fc:	6060      	str	r0, [r4, #4]
 80096fe:	6863      	ldr	r3, [r4, #4]
 8009700:	6123      	str	r3, [r4, #16]
 8009702:	2300      	movs	r3, #0
 8009704:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009708:	e7a8      	b.n	800965c <_printf_i+0x150>
 800970a:	6923      	ldr	r3, [r4, #16]
 800970c:	4632      	mov	r2, r6
 800970e:	4649      	mov	r1, r9
 8009710:	4640      	mov	r0, r8
 8009712:	47d0      	blx	sl
 8009714:	3001      	adds	r0, #1
 8009716:	d0ab      	beq.n	8009670 <_printf_i+0x164>
 8009718:	6823      	ldr	r3, [r4, #0]
 800971a:	079b      	lsls	r3, r3, #30
 800971c:	d413      	bmi.n	8009746 <_printf_i+0x23a>
 800971e:	68e0      	ldr	r0, [r4, #12]
 8009720:	9b03      	ldr	r3, [sp, #12]
 8009722:	4298      	cmp	r0, r3
 8009724:	bfb8      	it	lt
 8009726:	4618      	movlt	r0, r3
 8009728:	e7a4      	b.n	8009674 <_printf_i+0x168>
 800972a:	2301      	movs	r3, #1
 800972c:	4632      	mov	r2, r6
 800972e:	4649      	mov	r1, r9
 8009730:	4640      	mov	r0, r8
 8009732:	47d0      	blx	sl
 8009734:	3001      	adds	r0, #1
 8009736:	d09b      	beq.n	8009670 <_printf_i+0x164>
 8009738:	3501      	adds	r5, #1
 800973a:	68e3      	ldr	r3, [r4, #12]
 800973c:	9903      	ldr	r1, [sp, #12]
 800973e:	1a5b      	subs	r3, r3, r1
 8009740:	42ab      	cmp	r3, r5
 8009742:	dcf2      	bgt.n	800972a <_printf_i+0x21e>
 8009744:	e7eb      	b.n	800971e <_printf_i+0x212>
 8009746:	2500      	movs	r5, #0
 8009748:	f104 0619 	add.w	r6, r4, #25
 800974c:	e7f5      	b.n	800973a <_printf_i+0x22e>
 800974e:	bf00      	nop
 8009750:	0800a84d 	.word	0x0800a84d
 8009754:	0800a85e 	.word	0x0800a85e

08009758 <nan>:
 8009758:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009760 <nan+0x8>
 800975c:	4770      	bx	lr
 800975e:	bf00      	nop
 8009760:	00000000 	.word	0x00000000
 8009764:	7ff80000 	.word	0x7ff80000

08009768 <_sbrk_r>:
 8009768:	b538      	push	{r3, r4, r5, lr}
 800976a:	4d06      	ldr	r5, [pc, #24]	; (8009784 <_sbrk_r+0x1c>)
 800976c:	2300      	movs	r3, #0
 800976e:	4604      	mov	r4, r0
 8009770:	4608      	mov	r0, r1
 8009772:	602b      	str	r3, [r5, #0]
 8009774:	f7f7 ff26 	bl	80015c4 <_sbrk>
 8009778:	1c43      	adds	r3, r0, #1
 800977a:	d102      	bne.n	8009782 <_sbrk_r+0x1a>
 800977c:	682b      	ldr	r3, [r5, #0]
 800977e:	b103      	cbz	r3, 8009782 <_sbrk_r+0x1a>
 8009780:	6023      	str	r3, [r4, #0]
 8009782:	bd38      	pop	{r3, r4, r5, pc}
 8009784:	20001bf0 	.word	0x20001bf0

08009788 <strncmp>:
 8009788:	b510      	push	{r4, lr}
 800978a:	b16a      	cbz	r2, 80097a8 <strncmp+0x20>
 800978c:	3901      	subs	r1, #1
 800978e:	1884      	adds	r4, r0, r2
 8009790:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009794:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009798:	4293      	cmp	r3, r2
 800979a:	d103      	bne.n	80097a4 <strncmp+0x1c>
 800979c:	42a0      	cmp	r0, r4
 800979e:	d001      	beq.n	80097a4 <strncmp+0x1c>
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1f5      	bne.n	8009790 <strncmp+0x8>
 80097a4:	1a98      	subs	r0, r3, r2
 80097a6:	bd10      	pop	{r4, pc}
 80097a8:	4610      	mov	r0, r2
 80097aa:	e7fc      	b.n	80097a6 <strncmp+0x1e>

080097ac <__ascii_wctomb>:
 80097ac:	b149      	cbz	r1, 80097c2 <__ascii_wctomb+0x16>
 80097ae:	2aff      	cmp	r2, #255	; 0xff
 80097b0:	bf85      	ittet	hi
 80097b2:	238a      	movhi	r3, #138	; 0x8a
 80097b4:	6003      	strhi	r3, [r0, #0]
 80097b6:	700a      	strbls	r2, [r1, #0]
 80097b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80097bc:	bf98      	it	ls
 80097be:	2001      	movls	r0, #1
 80097c0:	4770      	bx	lr
 80097c2:	4608      	mov	r0, r1
 80097c4:	4770      	bx	lr
	...

080097c8 <__assert_func>:
 80097c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80097ca:	4614      	mov	r4, r2
 80097cc:	461a      	mov	r2, r3
 80097ce:	4b09      	ldr	r3, [pc, #36]	; (80097f4 <__assert_func+0x2c>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4605      	mov	r5, r0
 80097d4:	68d8      	ldr	r0, [r3, #12]
 80097d6:	b14c      	cbz	r4, 80097ec <__assert_func+0x24>
 80097d8:	4b07      	ldr	r3, [pc, #28]	; (80097f8 <__assert_func+0x30>)
 80097da:	9100      	str	r1, [sp, #0]
 80097dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097e0:	4906      	ldr	r1, [pc, #24]	; (80097fc <__assert_func+0x34>)
 80097e2:	462b      	mov	r3, r5
 80097e4:	f000 f80e 	bl	8009804 <fiprintf>
 80097e8:	f000 fadc 	bl	8009da4 <abort>
 80097ec:	4b04      	ldr	r3, [pc, #16]	; (8009800 <__assert_func+0x38>)
 80097ee:	461c      	mov	r4, r3
 80097f0:	e7f3      	b.n	80097da <__assert_func+0x12>
 80097f2:	bf00      	nop
 80097f4:	20000010 	.word	0x20000010
 80097f8:	0800a86f 	.word	0x0800a86f
 80097fc:	0800a87c 	.word	0x0800a87c
 8009800:	0800a8aa 	.word	0x0800a8aa

08009804 <fiprintf>:
 8009804:	b40e      	push	{r1, r2, r3}
 8009806:	b503      	push	{r0, r1, lr}
 8009808:	4601      	mov	r1, r0
 800980a:	ab03      	add	r3, sp, #12
 800980c:	4805      	ldr	r0, [pc, #20]	; (8009824 <fiprintf+0x20>)
 800980e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009812:	6800      	ldr	r0, [r0, #0]
 8009814:	9301      	str	r3, [sp, #4]
 8009816:	f000 f8d5 	bl	80099c4 <_vfiprintf_r>
 800981a:	b002      	add	sp, #8
 800981c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009820:	b003      	add	sp, #12
 8009822:	4770      	bx	lr
 8009824:	20000010 	.word	0x20000010

08009828 <malloc>:
 8009828:	4b02      	ldr	r3, [pc, #8]	; (8009834 <malloc+0xc>)
 800982a:	4601      	mov	r1, r0
 800982c:	6818      	ldr	r0, [r3, #0]
 800982e:	f7ff bc49 	b.w	80090c4 <_malloc_r>
 8009832:	bf00      	nop
 8009834:	20000010 	.word	0x20000010

08009838 <memmove>:
 8009838:	4288      	cmp	r0, r1
 800983a:	b510      	push	{r4, lr}
 800983c:	eb01 0402 	add.w	r4, r1, r2
 8009840:	d902      	bls.n	8009848 <memmove+0x10>
 8009842:	4284      	cmp	r4, r0
 8009844:	4623      	mov	r3, r4
 8009846:	d807      	bhi.n	8009858 <memmove+0x20>
 8009848:	1e43      	subs	r3, r0, #1
 800984a:	42a1      	cmp	r1, r4
 800984c:	d008      	beq.n	8009860 <memmove+0x28>
 800984e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009852:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009856:	e7f8      	b.n	800984a <memmove+0x12>
 8009858:	4402      	add	r2, r0
 800985a:	4601      	mov	r1, r0
 800985c:	428a      	cmp	r2, r1
 800985e:	d100      	bne.n	8009862 <memmove+0x2a>
 8009860:	bd10      	pop	{r4, pc}
 8009862:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009866:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800986a:	e7f7      	b.n	800985c <memmove+0x24>

0800986c <__malloc_lock>:
 800986c:	4801      	ldr	r0, [pc, #4]	; (8009874 <__malloc_lock+0x8>)
 800986e:	f000 bc59 	b.w	800a124 <__retarget_lock_acquire_recursive>
 8009872:	bf00      	nop
 8009874:	20001bf8 	.word	0x20001bf8

08009878 <__malloc_unlock>:
 8009878:	4801      	ldr	r0, [pc, #4]	; (8009880 <__malloc_unlock+0x8>)
 800987a:	f000 bc54 	b.w	800a126 <__retarget_lock_release_recursive>
 800987e:	bf00      	nop
 8009880:	20001bf8 	.word	0x20001bf8

08009884 <_free_r>:
 8009884:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009886:	2900      	cmp	r1, #0
 8009888:	d048      	beq.n	800991c <_free_r+0x98>
 800988a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800988e:	9001      	str	r0, [sp, #4]
 8009890:	2b00      	cmp	r3, #0
 8009892:	f1a1 0404 	sub.w	r4, r1, #4
 8009896:	bfb8      	it	lt
 8009898:	18e4      	addlt	r4, r4, r3
 800989a:	f7ff ffe7 	bl	800986c <__malloc_lock>
 800989e:	4a20      	ldr	r2, [pc, #128]	; (8009920 <_free_r+0x9c>)
 80098a0:	9801      	ldr	r0, [sp, #4]
 80098a2:	6813      	ldr	r3, [r2, #0]
 80098a4:	4615      	mov	r5, r2
 80098a6:	b933      	cbnz	r3, 80098b6 <_free_r+0x32>
 80098a8:	6063      	str	r3, [r4, #4]
 80098aa:	6014      	str	r4, [r2, #0]
 80098ac:	b003      	add	sp, #12
 80098ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098b2:	f7ff bfe1 	b.w	8009878 <__malloc_unlock>
 80098b6:	42a3      	cmp	r3, r4
 80098b8:	d90b      	bls.n	80098d2 <_free_r+0x4e>
 80098ba:	6821      	ldr	r1, [r4, #0]
 80098bc:	1862      	adds	r2, r4, r1
 80098be:	4293      	cmp	r3, r2
 80098c0:	bf04      	itt	eq
 80098c2:	681a      	ldreq	r2, [r3, #0]
 80098c4:	685b      	ldreq	r3, [r3, #4]
 80098c6:	6063      	str	r3, [r4, #4]
 80098c8:	bf04      	itt	eq
 80098ca:	1852      	addeq	r2, r2, r1
 80098cc:	6022      	streq	r2, [r4, #0]
 80098ce:	602c      	str	r4, [r5, #0]
 80098d0:	e7ec      	b.n	80098ac <_free_r+0x28>
 80098d2:	461a      	mov	r2, r3
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	b10b      	cbz	r3, 80098dc <_free_r+0x58>
 80098d8:	42a3      	cmp	r3, r4
 80098da:	d9fa      	bls.n	80098d2 <_free_r+0x4e>
 80098dc:	6811      	ldr	r1, [r2, #0]
 80098de:	1855      	adds	r5, r2, r1
 80098e0:	42a5      	cmp	r5, r4
 80098e2:	d10b      	bne.n	80098fc <_free_r+0x78>
 80098e4:	6824      	ldr	r4, [r4, #0]
 80098e6:	4421      	add	r1, r4
 80098e8:	1854      	adds	r4, r2, r1
 80098ea:	42a3      	cmp	r3, r4
 80098ec:	6011      	str	r1, [r2, #0]
 80098ee:	d1dd      	bne.n	80098ac <_free_r+0x28>
 80098f0:	681c      	ldr	r4, [r3, #0]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	6053      	str	r3, [r2, #4]
 80098f6:	4421      	add	r1, r4
 80098f8:	6011      	str	r1, [r2, #0]
 80098fa:	e7d7      	b.n	80098ac <_free_r+0x28>
 80098fc:	d902      	bls.n	8009904 <_free_r+0x80>
 80098fe:	230c      	movs	r3, #12
 8009900:	6003      	str	r3, [r0, #0]
 8009902:	e7d3      	b.n	80098ac <_free_r+0x28>
 8009904:	6825      	ldr	r5, [r4, #0]
 8009906:	1961      	adds	r1, r4, r5
 8009908:	428b      	cmp	r3, r1
 800990a:	bf04      	itt	eq
 800990c:	6819      	ldreq	r1, [r3, #0]
 800990e:	685b      	ldreq	r3, [r3, #4]
 8009910:	6063      	str	r3, [r4, #4]
 8009912:	bf04      	itt	eq
 8009914:	1949      	addeq	r1, r1, r5
 8009916:	6021      	streq	r1, [r4, #0]
 8009918:	6054      	str	r4, [r2, #4]
 800991a:	e7c7      	b.n	80098ac <_free_r+0x28>
 800991c:	b003      	add	sp, #12
 800991e:	bd30      	pop	{r4, r5, pc}
 8009920:	20001acc 	.word	0x20001acc

08009924 <_realloc_r>:
 8009924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009926:	4607      	mov	r7, r0
 8009928:	4614      	mov	r4, r2
 800992a:	460e      	mov	r6, r1
 800992c:	b921      	cbnz	r1, 8009938 <_realloc_r+0x14>
 800992e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009932:	4611      	mov	r1, r2
 8009934:	f7ff bbc6 	b.w	80090c4 <_malloc_r>
 8009938:	b922      	cbnz	r2, 8009944 <_realloc_r+0x20>
 800993a:	f7ff ffa3 	bl	8009884 <_free_r>
 800993e:	4625      	mov	r5, r4
 8009940:	4628      	mov	r0, r5
 8009942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009944:	f000 fc54 	bl	800a1f0 <_malloc_usable_size_r>
 8009948:	42a0      	cmp	r0, r4
 800994a:	d20f      	bcs.n	800996c <_realloc_r+0x48>
 800994c:	4621      	mov	r1, r4
 800994e:	4638      	mov	r0, r7
 8009950:	f7ff fbb8 	bl	80090c4 <_malloc_r>
 8009954:	4605      	mov	r5, r0
 8009956:	2800      	cmp	r0, #0
 8009958:	d0f2      	beq.n	8009940 <_realloc_r+0x1c>
 800995a:	4631      	mov	r1, r6
 800995c:	4622      	mov	r2, r4
 800995e:	f7fd fa67 	bl	8006e30 <memcpy>
 8009962:	4631      	mov	r1, r6
 8009964:	4638      	mov	r0, r7
 8009966:	f7ff ff8d 	bl	8009884 <_free_r>
 800996a:	e7e9      	b.n	8009940 <_realloc_r+0x1c>
 800996c:	4635      	mov	r5, r6
 800996e:	e7e7      	b.n	8009940 <_realloc_r+0x1c>

08009970 <__sfputc_r>:
 8009970:	6893      	ldr	r3, [r2, #8]
 8009972:	3b01      	subs	r3, #1
 8009974:	2b00      	cmp	r3, #0
 8009976:	b410      	push	{r4}
 8009978:	6093      	str	r3, [r2, #8]
 800997a:	da08      	bge.n	800998e <__sfputc_r+0x1e>
 800997c:	6994      	ldr	r4, [r2, #24]
 800997e:	42a3      	cmp	r3, r4
 8009980:	db01      	blt.n	8009986 <__sfputc_r+0x16>
 8009982:	290a      	cmp	r1, #10
 8009984:	d103      	bne.n	800998e <__sfputc_r+0x1e>
 8009986:	f85d 4b04 	ldr.w	r4, [sp], #4
 800998a:	f000 b94b 	b.w	8009c24 <__swbuf_r>
 800998e:	6813      	ldr	r3, [r2, #0]
 8009990:	1c58      	adds	r0, r3, #1
 8009992:	6010      	str	r0, [r2, #0]
 8009994:	7019      	strb	r1, [r3, #0]
 8009996:	4608      	mov	r0, r1
 8009998:	f85d 4b04 	ldr.w	r4, [sp], #4
 800999c:	4770      	bx	lr

0800999e <__sfputs_r>:
 800999e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a0:	4606      	mov	r6, r0
 80099a2:	460f      	mov	r7, r1
 80099a4:	4614      	mov	r4, r2
 80099a6:	18d5      	adds	r5, r2, r3
 80099a8:	42ac      	cmp	r4, r5
 80099aa:	d101      	bne.n	80099b0 <__sfputs_r+0x12>
 80099ac:	2000      	movs	r0, #0
 80099ae:	e007      	b.n	80099c0 <__sfputs_r+0x22>
 80099b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099b4:	463a      	mov	r2, r7
 80099b6:	4630      	mov	r0, r6
 80099b8:	f7ff ffda 	bl	8009970 <__sfputc_r>
 80099bc:	1c43      	adds	r3, r0, #1
 80099be:	d1f3      	bne.n	80099a8 <__sfputs_r+0xa>
 80099c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080099c4 <_vfiprintf_r>:
 80099c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099c8:	460d      	mov	r5, r1
 80099ca:	b09d      	sub	sp, #116	; 0x74
 80099cc:	4614      	mov	r4, r2
 80099ce:	4698      	mov	r8, r3
 80099d0:	4606      	mov	r6, r0
 80099d2:	b118      	cbz	r0, 80099dc <_vfiprintf_r+0x18>
 80099d4:	6983      	ldr	r3, [r0, #24]
 80099d6:	b90b      	cbnz	r3, 80099dc <_vfiprintf_r+0x18>
 80099d8:	f000 fb06 	bl	8009fe8 <__sinit>
 80099dc:	4b89      	ldr	r3, [pc, #548]	; (8009c04 <_vfiprintf_r+0x240>)
 80099de:	429d      	cmp	r5, r3
 80099e0:	d11b      	bne.n	8009a1a <_vfiprintf_r+0x56>
 80099e2:	6875      	ldr	r5, [r6, #4]
 80099e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099e6:	07d9      	lsls	r1, r3, #31
 80099e8:	d405      	bmi.n	80099f6 <_vfiprintf_r+0x32>
 80099ea:	89ab      	ldrh	r3, [r5, #12]
 80099ec:	059a      	lsls	r2, r3, #22
 80099ee:	d402      	bmi.n	80099f6 <_vfiprintf_r+0x32>
 80099f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099f2:	f000 fb97 	bl	800a124 <__retarget_lock_acquire_recursive>
 80099f6:	89ab      	ldrh	r3, [r5, #12]
 80099f8:	071b      	lsls	r3, r3, #28
 80099fa:	d501      	bpl.n	8009a00 <_vfiprintf_r+0x3c>
 80099fc:	692b      	ldr	r3, [r5, #16]
 80099fe:	b9eb      	cbnz	r3, 8009a3c <_vfiprintf_r+0x78>
 8009a00:	4629      	mov	r1, r5
 8009a02:	4630      	mov	r0, r6
 8009a04:	f000 f960 	bl	8009cc8 <__swsetup_r>
 8009a08:	b1c0      	cbz	r0, 8009a3c <_vfiprintf_r+0x78>
 8009a0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a0c:	07dc      	lsls	r4, r3, #31
 8009a0e:	d50e      	bpl.n	8009a2e <_vfiprintf_r+0x6a>
 8009a10:	f04f 30ff 	mov.w	r0, #4294967295
 8009a14:	b01d      	add	sp, #116	; 0x74
 8009a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1a:	4b7b      	ldr	r3, [pc, #492]	; (8009c08 <_vfiprintf_r+0x244>)
 8009a1c:	429d      	cmp	r5, r3
 8009a1e:	d101      	bne.n	8009a24 <_vfiprintf_r+0x60>
 8009a20:	68b5      	ldr	r5, [r6, #8]
 8009a22:	e7df      	b.n	80099e4 <_vfiprintf_r+0x20>
 8009a24:	4b79      	ldr	r3, [pc, #484]	; (8009c0c <_vfiprintf_r+0x248>)
 8009a26:	429d      	cmp	r5, r3
 8009a28:	bf08      	it	eq
 8009a2a:	68f5      	ldreq	r5, [r6, #12]
 8009a2c:	e7da      	b.n	80099e4 <_vfiprintf_r+0x20>
 8009a2e:	89ab      	ldrh	r3, [r5, #12]
 8009a30:	0598      	lsls	r0, r3, #22
 8009a32:	d4ed      	bmi.n	8009a10 <_vfiprintf_r+0x4c>
 8009a34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a36:	f000 fb76 	bl	800a126 <__retarget_lock_release_recursive>
 8009a3a:	e7e9      	b.n	8009a10 <_vfiprintf_r+0x4c>
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a40:	2320      	movs	r3, #32
 8009a42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a46:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a4a:	2330      	movs	r3, #48	; 0x30
 8009a4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009c10 <_vfiprintf_r+0x24c>
 8009a50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a54:	f04f 0901 	mov.w	r9, #1
 8009a58:	4623      	mov	r3, r4
 8009a5a:	469a      	mov	sl, r3
 8009a5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a60:	b10a      	cbz	r2, 8009a66 <_vfiprintf_r+0xa2>
 8009a62:	2a25      	cmp	r2, #37	; 0x25
 8009a64:	d1f9      	bne.n	8009a5a <_vfiprintf_r+0x96>
 8009a66:	ebba 0b04 	subs.w	fp, sl, r4
 8009a6a:	d00b      	beq.n	8009a84 <_vfiprintf_r+0xc0>
 8009a6c:	465b      	mov	r3, fp
 8009a6e:	4622      	mov	r2, r4
 8009a70:	4629      	mov	r1, r5
 8009a72:	4630      	mov	r0, r6
 8009a74:	f7ff ff93 	bl	800999e <__sfputs_r>
 8009a78:	3001      	adds	r0, #1
 8009a7a:	f000 80aa 	beq.w	8009bd2 <_vfiprintf_r+0x20e>
 8009a7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a80:	445a      	add	r2, fp
 8009a82:	9209      	str	r2, [sp, #36]	; 0x24
 8009a84:	f89a 3000 	ldrb.w	r3, [sl]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	f000 80a2 	beq.w	8009bd2 <_vfiprintf_r+0x20e>
 8009a8e:	2300      	movs	r3, #0
 8009a90:	f04f 32ff 	mov.w	r2, #4294967295
 8009a94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a98:	f10a 0a01 	add.w	sl, sl, #1
 8009a9c:	9304      	str	r3, [sp, #16]
 8009a9e:	9307      	str	r3, [sp, #28]
 8009aa0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009aa4:	931a      	str	r3, [sp, #104]	; 0x68
 8009aa6:	4654      	mov	r4, sl
 8009aa8:	2205      	movs	r2, #5
 8009aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aae:	4858      	ldr	r0, [pc, #352]	; (8009c10 <_vfiprintf_r+0x24c>)
 8009ab0:	f7f6 fb96 	bl	80001e0 <memchr>
 8009ab4:	9a04      	ldr	r2, [sp, #16]
 8009ab6:	b9d8      	cbnz	r0, 8009af0 <_vfiprintf_r+0x12c>
 8009ab8:	06d1      	lsls	r1, r2, #27
 8009aba:	bf44      	itt	mi
 8009abc:	2320      	movmi	r3, #32
 8009abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ac2:	0713      	lsls	r3, r2, #28
 8009ac4:	bf44      	itt	mi
 8009ac6:	232b      	movmi	r3, #43	; 0x2b
 8009ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009acc:	f89a 3000 	ldrb.w	r3, [sl]
 8009ad0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ad2:	d015      	beq.n	8009b00 <_vfiprintf_r+0x13c>
 8009ad4:	9a07      	ldr	r2, [sp, #28]
 8009ad6:	4654      	mov	r4, sl
 8009ad8:	2000      	movs	r0, #0
 8009ada:	f04f 0c0a 	mov.w	ip, #10
 8009ade:	4621      	mov	r1, r4
 8009ae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ae4:	3b30      	subs	r3, #48	; 0x30
 8009ae6:	2b09      	cmp	r3, #9
 8009ae8:	d94e      	bls.n	8009b88 <_vfiprintf_r+0x1c4>
 8009aea:	b1b0      	cbz	r0, 8009b1a <_vfiprintf_r+0x156>
 8009aec:	9207      	str	r2, [sp, #28]
 8009aee:	e014      	b.n	8009b1a <_vfiprintf_r+0x156>
 8009af0:	eba0 0308 	sub.w	r3, r0, r8
 8009af4:	fa09 f303 	lsl.w	r3, r9, r3
 8009af8:	4313      	orrs	r3, r2
 8009afa:	9304      	str	r3, [sp, #16]
 8009afc:	46a2      	mov	sl, r4
 8009afe:	e7d2      	b.n	8009aa6 <_vfiprintf_r+0xe2>
 8009b00:	9b03      	ldr	r3, [sp, #12]
 8009b02:	1d19      	adds	r1, r3, #4
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	9103      	str	r1, [sp, #12]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	bfbb      	ittet	lt
 8009b0c:	425b      	neglt	r3, r3
 8009b0e:	f042 0202 	orrlt.w	r2, r2, #2
 8009b12:	9307      	strge	r3, [sp, #28]
 8009b14:	9307      	strlt	r3, [sp, #28]
 8009b16:	bfb8      	it	lt
 8009b18:	9204      	strlt	r2, [sp, #16]
 8009b1a:	7823      	ldrb	r3, [r4, #0]
 8009b1c:	2b2e      	cmp	r3, #46	; 0x2e
 8009b1e:	d10c      	bne.n	8009b3a <_vfiprintf_r+0x176>
 8009b20:	7863      	ldrb	r3, [r4, #1]
 8009b22:	2b2a      	cmp	r3, #42	; 0x2a
 8009b24:	d135      	bne.n	8009b92 <_vfiprintf_r+0x1ce>
 8009b26:	9b03      	ldr	r3, [sp, #12]
 8009b28:	1d1a      	adds	r2, r3, #4
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	9203      	str	r2, [sp, #12]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	bfb8      	it	lt
 8009b32:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b36:	3402      	adds	r4, #2
 8009b38:	9305      	str	r3, [sp, #20]
 8009b3a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009c20 <_vfiprintf_r+0x25c>
 8009b3e:	7821      	ldrb	r1, [r4, #0]
 8009b40:	2203      	movs	r2, #3
 8009b42:	4650      	mov	r0, sl
 8009b44:	f7f6 fb4c 	bl	80001e0 <memchr>
 8009b48:	b140      	cbz	r0, 8009b5c <_vfiprintf_r+0x198>
 8009b4a:	2340      	movs	r3, #64	; 0x40
 8009b4c:	eba0 000a 	sub.w	r0, r0, sl
 8009b50:	fa03 f000 	lsl.w	r0, r3, r0
 8009b54:	9b04      	ldr	r3, [sp, #16]
 8009b56:	4303      	orrs	r3, r0
 8009b58:	3401      	adds	r4, #1
 8009b5a:	9304      	str	r3, [sp, #16]
 8009b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b60:	482c      	ldr	r0, [pc, #176]	; (8009c14 <_vfiprintf_r+0x250>)
 8009b62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b66:	2206      	movs	r2, #6
 8009b68:	f7f6 fb3a 	bl	80001e0 <memchr>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	d03f      	beq.n	8009bf0 <_vfiprintf_r+0x22c>
 8009b70:	4b29      	ldr	r3, [pc, #164]	; (8009c18 <_vfiprintf_r+0x254>)
 8009b72:	bb1b      	cbnz	r3, 8009bbc <_vfiprintf_r+0x1f8>
 8009b74:	9b03      	ldr	r3, [sp, #12]
 8009b76:	3307      	adds	r3, #7
 8009b78:	f023 0307 	bic.w	r3, r3, #7
 8009b7c:	3308      	adds	r3, #8
 8009b7e:	9303      	str	r3, [sp, #12]
 8009b80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b82:	443b      	add	r3, r7
 8009b84:	9309      	str	r3, [sp, #36]	; 0x24
 8009b86:	e767      	b.n	8009a58 <_vfiprintf_r+0x94>
 8009b88:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b8c:	460c      	mov	r4, r1
 8009b8e:	2001      	movs	r0, #1
 8009b90:	e7a5      	b.n	8009ade <_vfiprintf_r+0x11a>
 8009b92:	2300      	movs	r3, #0
 8009b94:	3401      	adds	r4, #1
 8009b96:	9305      	str	r3, [sp, #20]
 8009b98:	4619      	mov	r1, r3
 8009b9a:	f04f 0c0a 	mov.w	ip, #10
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ba4:	3a30      	subs	r2, #48	; 0x30
 8009ba6:	2a09      	cmp	r2, #9
 8009ba8:	d903      	bls.n	8009bb2 <_vfiprintf_r+0x1ee>
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d0c5      	beq.n	8009b3a <_vfiprintf_r+0x176>
 8009bae:	9105      	str	r1, [sp, #20]
 8009bb0:	e7c3      	b.n	8009b3a <_vfiprintf_r+0x176>
 8009bb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e7f0      	b.n	8009b9e <_vfiprintf_r+0x1da>
 8009bbc:	ab03      	add	r3, sp, #12
 8009bbe:	9300      	str	r3, [sp, #0]
 8009bc0:	462a      	mov	r2, r5
 8009bc2:	4b16      	ldr	r3, [pc, #88]	; (8009c1c <_vfiprintf_r+0x258>)
 8009bc4:	a904      	add	r1, sp, #16
 8009bc6:	4630      	mov	r0, r6
 8009bc8:	f3af 8000 	nop.w
 8009bcc:	4607      	mov	r7, r0
 8009bce:	1c78      	adds	r0, r7, #1
 8009bd0:	d1d6      	bne.n	8009b80 <_vfiprintf_r+0x1bc>
 8009bd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bd4:	07d9      	lsls	r1, r3, #31
 8009bd6:	d405      	bmi.n	8009be4 <_vfiprintf_r+0x220>
 8009bd8:	89ab      	ldrh	r3, [r5, #12]
 8009bda:	059a      	lsls	r2, r3, #22
 8009bdc:	d402      	bmi.n	8009be4 <_vfiprintf_r+0x220>
 8009bde:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009be0:	f000 faa1 	bl	800a126 <__retarget_lock_release_recursive>
 8009be4:	89ab      	ldrh	r3, [r5, #12]
 8009be6:	065b      	lsls	r3, r3, #25
 8009be8:	f53f af12 	bmi.w	8009a10 <_vfiprintf_r+0x4c>
 8009bec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bee:	e711      	b.n	8009a14 <_vfiprintf_r+0x50>
 8009bf0:	ab03      	add	r3, sp, #12
 8009bf2:	9300      	str	r3, [sp, #0]
 8009bf4:	462a      	mov	r2, r5
 8009bf6:	4b09      	ldr	r3, [pc, #36]	; (8009c1c <_vfiprintf_r+0x258>)
 8009bf8:	a904      	add	r1, sp, #16
 8009bfa:	4630      	mov	r0, r6
 8009bfc:	f7ff fc86 	bl	800950c <_printf_i>
 8009c00:	e7e4      	b.n	8009bcc <_vfiprintf_r+0x208>
 8009c02:	bf00      	nop
 8009c04:	0800a8cc 	.word	0x0800a8cc
 8009c08:	0800a8ec 	.word	0x0800a8ec
 8009c0c:	0800a8ac 	.word	0x0800a8ac
 8009c10:	0800a83c 	.word	0x0800a83c
 8009c14:	0800a846 	.word	0x0800a846
 8009c18:	00000000 	.word	0x00000000
 8009c1c:	0800999f 	.word	0x0800999f
 8009c20:	0800a842 	.word	0x0800a842

08009c24 <__swbuf_r>:
 8009c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c26:	460e      	mov	r6, r1
 8009c28:	4614      	mov	r4, r2
 8009c2a:	4605      	mov	r5, r0
 8009c2c:	b118      	cbz	r0, 8009c36 <__swbuf_r+0x12>
 8009c2e:	6983      	ldr	r3, [r0, #24]
 8009c30:	b90b      	cbnz	r3, 8009c36 <__swbuf_r+0x12>
 8009c32:	f000 f9d9 	bl	8009fe8 <__sinit>
 8009c36:	4b21      	ldr	r3, [pc, #132]	; (8009cbc <__swbuf_r+0x98>)
 8009c38:	429c      	cmp	r4, r3
 8009c3a:	d12b      	bne.n	8009c94 <__swbuf_r+0x70>
 8009c3c:	686c      	ldr	r4, [r5, #4]
 8009c3e:	69a3      	ldr	r3, [r4, #24]
 8009c40:	60a3      	str	r3, [r4, #8]
 8009c42:	89a3      	ldrh	r3, [r4, #12]
 8009c44:	071a      	lsls	r2, r3, #28
 8009c46:	d52f      	bpl.n	8009ca8 <__swbuf_r+0x84>
 8009c48:	6923      	ldr	r3, [r4, #16]
 8009c4a:	b36b      	cbz	r3, 8009ca8 <__swbuf_r+0x84>
 8009c4c:	6923      	ldr	r3, [r4, #16]
 8009c4e:	6820      	ldr	r0, [r4, #0]
 8009c50:	1ac0      	subs	r0, r0, r3
 8009c52:	6963      	ldr	r3, [r4, #20]
 8009c54:	b2f6      	uxtb	r6, r6
 8009c56:	4283      	cmp	r3, r0
 8009c58:	4637      	mov	r7, r6
 8009c5a:	dc04      	bgt.n	8009c66 <__swbuf_r+0x42>
 8009c5c:	4621      	mov	r1, r4
 8009c5e:	4628      	mov	r0, r5
 8009c60:	f000 f92e 	bl	8009ec0 <_fflush_r>
 8009c64:	bb30      	cbnz	r0, 8009cb4 <__swbuf_r+0x90>
 8009c66:	68a3      	ldr	r3, [r4, #8]
 8009c68:	3b01      	subs	r3, #1
 8009c6a:	60a3      	str	r3, [r4, #8]
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	1c5a      	adds	r2, r3, #1
 8009c70:	6022      	str	r2, [r4, #0]
 8009c72:	701e      	strb	r6, [r3, #0]
 8009c74:	6963      	ldr	r3, [r4, #20]
 8009c76:	3001      	adds	r0, #1
 8009c78:	4283      	cmp	r3, r0
 8009c7a:	d004      	beq.n	8009c86 <__swbuf_r+0x62>
 8009c7c:	89a3      	ldrh	r3, [r4, #12]
 8009c7e:	07db      	lsls	r3, r3, #31
 8009c80:	d506      	bpl.n	8009c90 <__swbuf_r+0x6c>
 8009c82:	2e0a      	cmp	r6, #10
 8009c84:	d104      	bne.n	8009c90 <__swbuf_r+0x6c>
 8009c86:	4621      	mov	r1, r4
 8009c88:	4628      	mov	r0, r5
 8009c8a:	f000 f919 	bl	8009ec0 <_fflush_r>
 8009c8e:	b988      	cbnz	r0, 8009cb4 <__swbuf_r+0x90>
 8009c90:	4638      	mov	r0, r7
 8009c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c94:	4b0a      	ldr	r3, [pc, #40]	; (8009cc0 <__swbuf_r+0x9c>)
 8009c96:	429c      	cmp	r4, r3
 8009c98:	d101      	bne.n	8009c9e <__swbuf_r+0x7a>
 8009c9a:	68ac      	ldr	r4, [r5, #8]
 8009c9c:	e7cf      	b.n	8009c3e <__swbuf_r+0x1a>
 8009c9e:	4b09      	ldr	r3, [pc, #36]	; (8009cc4 <__swbuf_r+0xa0>)
 8009ca0:	429c      	cmp	r4, r3
 8009ca2:	bf08      	it	eq
 8009ca4:	68ec      	ldreq	r4, [r5, #12]
 8009ca6:	e7ca      	b.n	8009c3e <__swbuf_r+0x1a>
 8009ca8:	4621      	mov	r1, r4
 8009caa:	4628      	mov	r0, r5
 8009cac:	f000 f80c 	bl	8009cc8 <__swsetup_r>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	d0cb      	beq.n	8009c4c <__swbuf_r+0x28>
 8009cb4:	f04f 37ff 	mov.w	r7, #4294967295
 8009cb8:	e7ea      	b.n	8009c90 <__swbuf_r+0x6c>
 8009cba:	bf00      	nop
 8009cbc:	0800a8cc 	.word	0x0800a8cc
 8009cc0:	0800a8ec 	.word	0x0800a8ec
 8009cc4:	0800a8ac 	.word	0x0800a8ac

08009cc8 <__swsetup_r>:
 8009cc8:	4b32      	ldr	r3, [pc, #200]	; (8009d94 <__swsetup_r+0xcc>)
 8009cca:	b570      	push	{r4, r5, r6, lr}
 8009ccc:	681d      	ldr	r5, [r3, #0]
 8009cce:	4606      	mov	r6, r0
 8009cd0:	460c      	mov	r4, r1
 8009cd2:	b125      	cbz	r5, 8009cde <__swsetup_r+0x16>
 8009cd4:	69ab      	ldr	r3, [r5, #24]
 8009cd6:	b913      	cbnz	r3, 8009cde <__swsetup_r+0x16>
 8009cd8:	4628      	mov	r0, r5
 8009cda:	f000 f985 	bl	8009fe8 <__sinit>
 8009cde:	4b2e      	ldr	r3, [pc, #184]	; (8009d98 <__swsetup_r+0xd0>)
 8009ce0:	429c      	cmp	r4, r3
 8009ce2:	d10f      	bne.n	8009d04 <__swsetup_r+0x3c>
 8009ce4:	686c      	ldr	r4, [r5, #4]
 8009ce6:	89a3      	ldrh	r3, [r4, #12]
 8009ce8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cec:	0719      	lsls	r1, r3, #28
 8009cee:	d42c      	bmi.n	8009d4a <__swsetup_r+0x82>
 8009cf0:	06dd      	lsls	r5, r3, #27
 8009cf2:	d411      	bmi.n	8009d18 <__swsetup_r+0x50>
 8009cf4:	2309      	movs	r3, #9
 8009cf6:	6033      	str	r3, [r6, #0]
 8009cf8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009cfc:	81a3      	strh	r3, [r4, #12]
 8009cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8009d02:	e03e      	b.n	8009d82 <__swsetup_r+0xba>
 8009d04:	4b25      	ldr	r3, [pc, #148]	; (8009d9c <__swsetup_r+0xd4>)
 8009d06:	429c      	cmp	r4, r3
 8009d08:	d101      	bne.n	8009d0e <__swsetup_r+0x46>
 8009d0a:	68ac      	ldr	r4, [r5, #8]
 8009d0c:	e7eb      	b.n	8009ce6 <__swsetup_r+0x1e>
 8009d0e:	4b24      	ldr	r3, [pc, #144]	; (8009da0 <__swsetup_r+0xd8>)
 8009d10:	429c      	cmp	r4, r3
 8009d12:	bf08      	it	eq
 8009d14:	68ec      	ldreq	r4, [r5, #12]
 8009d16:	e7e6      	b.n	8009ce6 <__swsetup_r+0x1e>
 8009d18:	0758      	lsls	r0, r3, #29
 8009d1a:	d512      	bpl.n	8009d42 <__swsetup_r+0x7a>
 8009d1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d1e:	b141      	cbz	r1, 8009d32 <__swsetup_r+0x6a>
 8009d20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d24:	4299      	cmp	r1, r3
 8009d26:	d002      	beq.n	8009d2e <__swsetup_r+0x66>
 8009d28:	4630      	mov	r0, r6
 8009d2a:	f7ff fdab 	bl	8009884 <_free_r>
 8009d2e:	2300      	movs	r3, #0
 8009d30:	6363      	str	r3, [r4, #52]	; 0x34
 8009d32:	89a3      	ldrh	r3, [r4, #12]
 8009d34:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d38:	81a3      	strh	r3, [r4, #12]
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	6063      	str	r3, [r4, #4]
 8009d3e:	6923      	ldr	r3, [r4, #16]
 8009d40:	6023      	str	r3, [r4, #0]
 8009d42:	89a3      	ldrh	r3, [r4, #12]
 8009d44:	f043 0308 	orr.w	r3, r3, #8
 8009d48:	81a3      	strh	r3, [r4, #12]
 8009d4a:	6923      	ldr	r3, [r4, #16]
 8009d4c:	b94b      	cbnz	r3, 8009d62 <__swsetup_r+0x9a>
 8009d4e:	89a3      	ldrh	r3, [r4, #12]
 8009d50:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d58:	d003      	beq.n	8009d62 <__swsetup_r+0x9a>
 8009d5a:	4621      	mov	r1, r4
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	f000 fa07 	bl	800a170 <__smakebuf_r>
 8009d62:	89a0      	ldrh	r0, [r4, #12]
 8009d64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d68:	f010 0301 	ands.w	r3, r0, #1
 8009d6c:	d00a      	beq.n	8009d84 <__swsetup_r+0xbc>
 8009d6e:	2300      	movs	r3, #0
 8009d70:	60a3      	str	r3, [r4, #8]
 8009d72:	6963      	ldr	r3, [r4, #20]
 8009d74:	425b      	negs	r3, r3
 8009d76:	61a3      	str	r3, [r4, #24]
 8009d78:	6923      	ldr	r3, [r4, #16]
 8009d7a:	b943      	cbnz	r3, 8009d8e <__swsetup_r+0xc6>
 8009d7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009d80:	d1ba      	bne.n	8009cf8 <__swsetup_r+0x30>
 8009d82:	bd70      	pop	{r4, r5, r6, pc}
 8009d84:	0781      	lsls	r1, r0, #30
 8009d86:	bf58      	it	pl
 8009d88:	6963      	ldrpl	r3, [r4, #20]
 8009d8a:	60a3      	str	r3, [r4, #8]
 8009d8c:	e7f4      	b.n	8009d78 <__swsetup_r+0xb0>
 8009d8e:	2000      	movs	r0, #0
 8009d90:	e7f7      	b.n	8009d82 <__swsetup_r+0xba>
 8009d92:	bf00      	nop
 8009d94:	20000010 	.word	0x20000010
 8009d98:	0800a8cc 	.word	0x0800a8cc
 8009d9c:	0800a8ec 	.word	0x0800a8ec
 8009da0:	0800a8ac 	.word	0x0800a8ac

08009da4 <abort>:
 8009da4:	b508      	push	{r3, lr}
 8009da6:	2006      	movs	r0, #6
 8009da8:	f000 fa52 	bl	800a250 <raise>
 8009dac:	2001      	movs	r0, #1
 8009dae:	f7f7 fb91 	bl	80014d4 <_exit>
	...

08009db4 <__sflush_r>:
 8009db4:	898a      	ldrh	r2, [r1, #12]
 8009db6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dba:	4605      	mov	r5, r0
 8009dbc:	0710      	lsls	r0, r2, #28
 8009dbe:	460c      	mov	r4, r1
 8009dc0:	d458      	bmi.n	8009e74 <__sflush_r+0xc0>
 8009dc2:	684b      	ldr	r3, [r1, #4]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	dc05      	bgt.n	8009dd4 <__sflush_r+0x20>
 8009dc8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	dc02      	bgt.n	8009dd4 <__sflush_r+0x20>
 8009dce:	2000      	movs	r0, #0
 8009dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009dd6:	2e00      	cmp	r6, #0
 8009dd8:	d0f9      	beq.n	8009dce <__sflush_r+0x1a>
 8009dda:	2300      	movs	r3, #0
 8009ddc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009de0:	682f      	ldr	r7, [r5, #0]
 8009de2:	602b      	str	r3, [r5, #0]
 8009de4:	d032      	beq.n	8009e4c <__sflush_r+0x98>
 8009de6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009de8:	89a3      	ldrh	r3, [r4, #12]
 8009dea:	075a      	lsls	r2, r3, #29
 8009dec:	d505      	bpl.n	8009dfa <__sflush_r+0x46>
 8009dee:	6863      	ldr	r3, [r4, #4]
 8009df0:	1ac0      	subs	r0, r0, r3
 8009df2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009df4:	b10b      	cbz	r3, 8009dfa <__sflush_r+0x46>
 8009df6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009df8:	1ac0      	subs	r0, r0, r3
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	4602      	mov	r2, r0
 8009dfe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e00:	6a21      	ldr	r1, [r4, #32]
 8009e02:	4628      	mov	r0, r5
 8009e04:	47b0      	blx	r6
 8009e06:	1c43      	adds	r3, r0, #1
 8009e08:	89a3      	ldrh	r3, [r4, #12]
 8009e0a:	d106      	bne.n	8009e1a <__sflush_r+0x66>
 8009e0c:	6829      	ldr	r1, [r5, #0]
 8009e0e:	291d      	cmp	r1, #29
 8009e10:	d82c      	bhi.n	8009e6c <__sflush_r+0xb8>
 8009e12:	4a2a      	ldr	r2, [pc, #168]	; (8009ebc <__sflush_r+0x108>)
 8009e14:	40ca      	lsrs	r2, r1
 8009e16:	07d6      	lsls	r6, r2, #31
 8009e18:	d528      	bpl.n	8009e6c <__sflush_r+0xb8>
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	6062      	str	r2, [r4, #4]
 8009e1e:	04d9      	lsls	r1, r3, #19
 8009e20:	6922      	ldr	r2, [r4, #16]
 8009e22:	6022      	str	r2, [r4, #0]
 8009e24:	d504      	bpl.n	8009e30 <__sflush_r+0x7c>
 8009e26:	1c42      	adds	r2, r0, #1
 8009e28:	d101      	bne.n	8009e2e <__sflush_r+0x7a>
 8009e2a:	682b      	ldr	r3, [r5, #0]
 8009e2c:	b903      	cbnz	r3, 8009e30 <__sflush_r+0x7c>
 8009e2e:	6560      	str	r0, [r4, #84]	; 0x54
 8009e30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e32:	602f      	str	r7, [r5, #0]
 8009e34:	2900      	cmp	r1, #0
 8009e36:	d0ca      	beq.n	8009dce <__sflush_r+0x1a>
 8009e38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e3c:	4299      	cmp	r1, r3
 8009e3e:	d002      	beq.n	8009e46 <__sflush_r+0x92>
 8009e40:	4628      	mov	r0, r5
 8009e42:	f7ff fd1f 	bl	8009884 <_free_r>
 8009e46:	2000      	movs	r0, #0
 8009e48:	6360      	str	r0, [r4, #52]	; 0x34
 8009e4a:	e7c1      	b.n	8009dd0 <__sflush_r+0x1c>
 8009e4c:	6a21      	ldr	r1, [r4, #32]
 8009e4e:	2301      	movs	r3, #1
 8009e50:	4628      	mov	r0, r5
 8009e52:	47b0      	blx	r6
 8009e54:	1c41      	adds	r1, r0, #1
 8009e56:	d1c7      	bne.n	8009de8 <__sflush_r+0x34>
 8009e58:	682b      	ldr	r3, [r5, #0]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d0c4      	beq.n	8009de8 <__sflush_r+0x34>
 8009e5e:	2b1d      	cmp	r3, #29
 8009e60:	d001      	beq.n	8009e66 <__sflush_r+0xb2>
 8009e62:	2b16      	cmp	r3, #22
 8009e64:	d101      	bne.n	8009e6a <__sflush_r+0xb6>
 8009e66:	602f      	str	r7, [r5, #0]
 8009e68:	e7b1      	b.n	8009dce <__sflush_r+0x1a>
 8009e6a:	89a3      	ldrh	r3, [r4, #12]
 8009e6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e70:	81a3      	strh	r3, [r4, #12]
 8009e72:	e7ad      	b.n	8009dd0 <__sflush_r+0x1c>
 8009e74:	690f      	ldr	r7, [r1, #16]
 8009e76:	2f00      	cmp	r7, #0
 8009e78:	d0a9      	beq.n	8009dce <__sflush_r+0x1a>
 8009e7a:	0793      	lsls	r3, r2, #30
 8009e7c:	680e      	ldr	r6, [r1, #0]
 8009e7e:	bf08      	it	eq
 8009e80:	694b      	ldreq	r3, [r1, #20]
 8009e82:	600f      	str	r7, [r1, #0]
 8009e84:	bf18      	it	ne
 8009e86:	2300      	movne	r3, #0
 8009e88:	eba6 0807 	sub.w	r8, r6, r7
 8009e8c:	608b      	str	r3, [r1, #8]
 8009e8e:	f1b8 0f00 	cmp.w	r8, #0
 8009e92:	dd9c      	ble.n	8009dce <__sflush_r+0x1a>
 8009e94:	6a21      	ldr	r1, [r4, #32]
 8009e96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e98:	4643      	mov	r3, r8
 8009e9a:	463a      	mov	r2, r7
 8009e9c:	4628      	mov	r0, r5
 8009e9e:	47b0      	blx	r6
 8009ea0:	2800      	cmp	r0, #0
 8009ea2:	dc06      	bgt.n	8009eb2 <__sflush_r+0xfe>
 8009ea4:	89a3      	ldrh	r3, [r4, #12]
 8009ea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eaa:	81a3      	strh	r3, [r4, #12]
 8009eac:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb0:	e78e      	b.n	8009dd0 <__sflush_r+0x1c>
 8009eb2:	4407      	add	r7, r0
 8009eb4:	eba8 0800 	sub.w	r8, r8, r0
 8009eb8:	e7e9      	b.n	8009e8e <__sflush_r+0xda>
 8009eba:	bf00      	nop
 8009ebc:	20400001 	.word	0x20400001

08009ec0 <_fflush_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	690b      	ldr	r3, [r1, #16]
 8009ec4:	4605      	mov	r5, r0
 8009ec6:	460c      	mov	r4, r1
 8009ec8:	b913      	cbnz	r3, 8009ed0 <_fflush_r+0x10>
 8009eca:	2500      	movs	r5, #0
 8009ecc:	4628      	mov	r0, r5
 8009ece:	bd38      	pop	{r3, r4, r5, pc}
 8009ed0:	b118      	cbz	r0, 8009eda <_fflush_r+0x1a>
 8009ed2:	6983      	ldr	r3, [r0, #24]
 8009ed4:	b90b      	cbnz	r3, 8009eda <_fflush_r+0x1a>
 8009ed6:	f000 f887 	bl	8009fe8 <__sinit>
 8009eda:	4b14      	ldr	r3, [pc, #80]	; (8009f2c <_fflush_r+0x6c>)
 8009edc:	429c      	cmp	r4, r3
 8009ede:	d11b      	bne.n	8009f18 <_fflush_r+0x58>
 8009ee0:	686c      	ldr	r4, [r5, #4]
 8009ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d0ef      	beq.n	8009eca <_fflush_r+0xa>
 8009eea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009eec:	07d0      	lsls	r0, r2, #31
 8009eee:	d404      	bmi.n	8009efa <_fflush_r+0x3a>
 8009ef0:	0599      	lsls	r1, r3, #22
 8009ef2:	d402      	bmi.n	8009efa <_fflush_r+0x3a>
 8009ef4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ef6:	f000 f915 	bl	800a124 <__retarget_lock_acquire_recursive>
 8009efa:	4628      	mov	r0, r5
 8009efc:	4621      	mov	r1, r4
 8009efe:	f7ff ff59 	bl	8009db4 <__sflush_r>
 8009f02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f04:	07da      	lsls	r2, r3, #31
 8009f06:	4605      	mov	r5, r0
 8009f08:	d4e0      	bmi.n	8009ecc <_fflush_r+0xc>
 8009f0a:	89a3      	ldrh	r3, [r4, #12]
 8009f0c:	059b      	lsls	r3, r3, #22
 8009f0e:	d4dd      	bmi.n	8009ecc <_fflush_r+0xc>
 8009f10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f12:	f000 f908 	bl	800a126 <__retarget_lock_release_recursive>
 8009f16:	e7d9      	b.n	8009ecc <_fflush_r+0xc>
 8009f18:	4b05      	ldr	r3, [pc, #20]	; (8009f30 <_fflush_r+0x70>)
 8009f1a:	429c      	cmp	r4, r3
 8009f1c:	d101      	bne.n	8009f22 <_fflush_r+0x62>
 8009f1e:	68ac      	ldr	r4, [r5, #8]
 8009f20:	e7df      	b.n	8009ee2 <_fflush_r+0x22>
 8009f22:	4b04      	ldr	r3, [pc, #16]	; (8009f34 <_fflush_r+0x74>)
 8009f24:	429c      	cmp	r4, r3
 8009f26:	bf08      	it	eq
 8009f28:	68ec      	ldreq	r4, [r5, #12]
 8009f2a:	e7da      	b.n	8009ee2 <_fflush_r+0x22>
 8009f2c:	0800a8cc 	.word	0x0800a8cc
 8009f30:	0800a8ec 	.word	0x0800a8ec
 8009f34:	0800a8ac 	.word	0x0800a8ac

08009f38 <std>:
 8009f38:	2300      	movs	r3, #0
 8009f3a:	b510      	push	{r4, lr}
 8009f3c:	4604      	mov	r4, r0
 8009f3e:	e9c0 3300 	strd	r3, r3, [r0]
 8009f42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f46:	6083      	str	r3, [r0, #8]
 8009f48:	8181      	strh	r1, [r0, #12]
 8009f4a:	6643      	str	r3, [r0, #100]	; 0x64
 8009f4c:	81c2      	strh	r2, [r0, #14]
 8009f4e:	6183      	str	r3, [r0, #24]
 8009f50:	4619      	mov	r1, r3
 8009f52:	2208      	movs	r2, #8
 8009f54:	305c      	adds	r0, #92	; 0x5c
 8009f56:	f7fc ff79 	bl	8006e4c <memset>
 8009f5a:	4b05      	ldr	r3, [pc, #20]	; (8009f70 <std+0x38>)
 8009f5c:	6263      	str	r3, [r4, #36]	; 0x24
 8009f5e:	4b05      	ldr	r3, [pc, #20]	; (8009f74 <std+0x3c>)
 8009f60:	62a3      	str	r3, [r4, #40]	; 0x28
 8009f62:	4b05      	ldr	r3, [pc, #20]	; (8009f78 <std+0x40>)
 8009f64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009f66:	4b05      	ldr	r3, [pc, #20]	; (8009f7c <std+0x44>)
 8009f68:	6224      	str	r4, [r4, #32]
 8009f6a:	6323      	str	r3, [r4, #48]	; 0x30
 8009f6c:	bd10      	pop	{r4, pc}
 8009f6e:	bf00      	nop
 8009f70:	0800a289 	.word	0x0800a289
 8009f74:	0800a2ab 	.word	0x0800a2ab
 8009f78:	0800a2e3 	.word	0x0800a2e3
 8009f7c:	0800a307 	.word	0x0800a307

08009f80 <_cleanup_r>:
 8009f80:	4901      	ldr	r1, [pc, #4]	; (8009f88 <_cleanup_r+0x8>)
 8009f82:	f000 b8af 	b.w	800a0e4 <_fwalk_reent>
 8009f86:	bf00      	nop
 8009f88:	08009ec1 	.word	0x08009ec1

08009f8c <__sfmoreglue>:
 8009f8c:	b570      	push	{r4, r5, r6, lr}
 8009f8e:	1e4a      	subs	r2, r1, #1
 8009f90:	2568      	movs	r5, #104	; 0x68
 8009f92:	4355      	muls	r5, r2
 8009f94:	460e      	mov	r6, r1
 8009f96:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009f9a:	f7ff f893 	bl	80090c4 <_malloc_r>
 8009f9e:	4604      	mov	r4, r0
 8009fa0:	b140      	cbz	r0, 8009fb4 <__sfmoreglue+0x28>
 8009fa2:	2100      	movs	r1, #0
 8009fa4:	e9c0 1600 	strd	r1, r6, [r0]
 8009fa8:	300c      	adds	r0, #12
 8009faa:	60a0      	str	r0, [r4, #8]
 8009fac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009fb0:	f7fc ff4c 	bl	8006e4c <memset>
 8009fb4:	4620      	mov	r0, r4
 8009fb6:	bd70      	pop	{r4, r5, r6, pc}

08009fb8 <__sfp_lock_acquire>:
 8009fb8:	4801      	ldr	r0, [pc, #4]	; (8009fc0 <__sfp_lock_acquire+0x8>)
 8009fba:	f000 b8b3 	b.w	800a124 <__retarget_lock_acquire_recursive>
 8009fbe:	bf00      	nop
 8009fc0:	20001bfc 	.word	0x20001bfc

08009fc4 <__sfp_lock_release>:
 8009fc4:	4801      	ldr	r0, [pc, #4]	; (8009fcc <__sfp_lock_release+0x8>)
 8009fc6:	f000 b8ae 	b.w	800a126 <__retarget_lock_release_recursive>
 8009fca:	bf00      	nop
 8009fcc:	20001bfc 	.word	0x20001bfc

08009fd0 <__sinit_lock_acquire>:
 8009fd0:	4801      	ldr	r0, [pc, #4]	; (8009fd8 <__sinit_lock_acquire+0x8>)
 8009fd2:	f000 b8a7 	b.w	800a124 <__retarget_lock_acquire_recursive>
 8009fd6:	bf00      	nop
 8009fd8:	20001bf7 	.word	0x20001bf7

08009fdc <__sinit_lock_release>:
 8009fdc:	4801      	ldr	r0, [pc, #4]	; (8009fe4 <__sinit_lock_release+0x8>)
 8009fde:	f000 b8a2 	b.w	800a126 <__retarget_lock_release_recursive>
 8009fe2:	bf00      	nop
 8009fe4:	20001bf7 	.word	0x20001bf7

08009fe8 <__sinit>:
 8009fe8:	b510      	push	{r4, lr}
 8009fea:	4604      	mov	r4, r0
 8009fec:	f7ff fff0 	bl	8009fd0 <__sinit_lock_acquire>
 8009ff0:	69a3      	ldr	r3, [r4, #24]
 8009ff2:	b11b      	cbz	r3, 8009ffc <__sinit+0x14>
 8009ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ff8:	f7ff bff0 	b.w	8009fdc <__sinit_lock_release>
 8009ffc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a000:	6523      	str	r3, [r4, #80]	; 0x50
 800a002:	4b13      	ldr	r3, [pc, #76]	; (800a050 <__sinit+0x68>)
 800a004:	4a13      	ldr	r2, [pc, #76]	; (800a054 <__sinit+0x6c>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	62a2      	str	r2, [r4, #40]	; 0x28
 800a00a:	42a3      	cmp	r3, r4
 800a00c:	bf04      	itt	eq
 800a00e:	2301      	moveq	r3, #1
 800a010:	61a3      	streq	r3, [r4, #24]
 800a012:	4620      	mov	r0, r4
 800a014:	f000 f820 	bl	800a058 <__sfp>
 800a018:	6060      	str	r0, [r4, #4]
 800a01a:	4620      	mov	r0, r4
 800a01c:	f000 f81c 	bl	800a058 <__sfp>
 800a020:	60a0      	str	r0, [r4, #8]
 800a022:	4620      	mov	r0, r4
 800a024:	f000 f818 	bl	800a058 <__sfp>
 800a028:	2200      	movs	r2, #0
 800a02a:	60e0      	str	r0, [r4, #12]
 800a02c:	2104      	movs	r1, #4
 800a02e:	6860      	ldr	r0, [r4, #4]
 800a030:	f7ff ff82 	bl	8009f38 <std>
 800a034:	68a0      	ldr	r0, [r4, #8]
 800a036:	2201      	movs	r2, #1
 800a038:	2109      	movs	r1, #9
 800a03a:	f7ff ff7d 	bl	8009f38 <std>
 800a03e:	68e0      	ldr	r0, [r4, #12]
 800a040:	2202      	movs	r2, #2
 800a042:	2112      	movs	r1, #18
 800a044:	f7ff ff78 	bl	8009f38 <std>
 800a048:	2301      	movs	r3, #1
 800a04a:	61a3      	str	r3, [r4, #24]
 800a04c:	e7d2      	b.n	8009ff4 <__sinit+0xc>
 800a04e:	bf00      	nop
 800a050:	0800a4cc 	.word	0x0800a4cc
 800a054:	08009f81 	.word	0x08009f81

0800a058 <__sfp>:
 800a058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05a:	4607      	mov	r7, r0
 800a05c:	f7ff ffac 	bl	8009fb8 <__sfp_lock_acquire>
 800a060:	4b1e      	ldr	r3, [pc, #120]	; (800a0dc <__sfp+0x84>)
 800a062:	681e      	ldr	r6, [r3, #0]
 800a064:	69b3      	ldr	r3, [r6, #24]
 800a066:	b913      	cbnz	r3, 800a06e <__sfp+0x16>
 800a068:	4630      	mov	r0, r6
 800a06a:	f7ff ffbd 	bl	8009fe8 <__sinit>
 800a06e:	3648      	adds	r6, #72	; 0x48
 800a070:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a074:	3b01      	subs	r3, #1
 800a076:	d503      	bpl.n	800a080 <__sfp+0x28>
 800a078:	6833      	ldr	r3, [r6, #0]
 800a07a:	b30b      	cbz	r3, 800a0c0 <__sfp+0x68>
 800a07c:	6836      	ldr	r6, [r6, #0]
 800a07e:	e7f7      	b.n	800a070 <__sfp+0x18>
 800a080:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a084:	b9d5      	cbnz	r5, 800a0bc <__sfp+0x64>
 800a086:	4b16      	ldr	r3, [pc, #88]	; (800a0e0 <__sfp+0x88>)
 800a088:	60e3      	str	r3, [r4, #12]
 800a08a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a08e:	6665      	str	r5, [r4, #100]	; 0x64
 800a090:	f000 f847 	bl	800a122 <__retarget_lock_init_recursive>
 800a094:	f7ff ff96 	bl	8009fc4 <__sfp_lock_release>
 800a098:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a09c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a0a0:	6025      	str	r5, [r4, #0]
 800a0a2:	61a5      	str	r5, [r4, #24]
 800a0a4:	2208      	movs	r2, #8
 800a0a6:	4629      	mov	r1, r5
 800a0a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a0ac:	f7fc fece 	bl	8006e4c <memset>
 800a0b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a0b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a0b8:	4620      	mov	r0, r4
 800a0ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0bc:	3468      	adds	r4, #104	; 0x68
 800a0be:	e7d9      	b.n	800a074 <__sfp+0x1c>
 800a0c0:	2104      	movs	r1, #4
 800a0c2:	4638      	mov	r0, r7
 800a0c4:	f7ff ff62 	bl	8009f8c <__sfmoreglue>
 800a0c8:	4604      	mov	r4, r0
 800a0ca:	6030      	str	r0, [r6, #0]
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	d1d5      	bne.n	800a07c <__sfp+0x24>
 800a0d0:	f7ff ff78 	bl	8009fc4 <__sfp_lock_release>
 800a0d4:	230c      	movs	r3, #12
 800a0d6:	603b      	str	r3, [r7, #0]
 800a0d8:	e7ee      	b.n	800a0b8 <__sfp+0x60>
 800a0da:	bf00      	nop
 800a0dc:	0800a4cc 	.word	0x0800a4cc
 800a0e0:	ffff0001 	.word	0xffff0001

0800a0e4 <_fwalk_reent>:
 800a0e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0e8:	4606      	mov	r6, r0
 800a0ea:	4688      	mov	r8, r1
 800a0ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a0f0:	2700      	movs	r7, #0
 800a0f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a0f6:	f1b9 0901 	subs.w	r9, r9, #1
 800a0fa:	d505      	bpl.n	800a108 <_fwalk_reent+0x24>
 800a0fc:	6824      	ldr	r4, [r4, #0]
 800a0fe:	2c00      	cmp	r4, #0
 800a100:	d1f7      	bne.n	800a0f2 <_fwalk_reent+0xe>
 800a102:	4638      	mov	r0, r7
 800a104:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a108:	89ab      	ldrh	r3, [r5, #12]
 800a10a:	2b01      	cmp	r3, #1
 800a10c:	d907      	bls.n	800a11e <_fwalk_reent+0x3a>
 800a10e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a112:	3301      	adds	r3, #1
 800a114:	d003      	beq.n	800a11e <_fwalk_reent+0x3a>
 800a116:	4629      	mov	r1, r5
 800a118:	4630      	mov	r0, r6
 800a11a:	47c0      	blx	r8
 800a11c:	4307      	orrs	r7, r0
 800a11e:	3568      	adds	r5, #104	; 0x68
 800a120:	e7e9      	b.n	800a0f6 <_fwalk_reent+0x12>

0800a122 <__retarget_lock_init_recursive>:
 800a122:	4770      	bx	lr

0800a124 <__retarget_lock_acquire_recursive>:
 800a124:	4770      	bx	lr

0800a126 <__retarget_lock_release_recursive>:
 800a126:	4770      	bx	lr

0800a128 <__swhatbuf_r>:
 800a128:	b570      	push	{r4, r5, r6, lr}
 800a12a:	460e      	mov	r6, r1
 800a12c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a130:	2900      	cmp	r1, #0
 800a132:	b096      	sub	sp, #88	; 0x58
 800a134:	4614      	mov	r4, r2
 800a136:	461d      	mov	r5, r3
 800a138:	da07      	bge.n	800a14a <__swhatbuf_r+0x22>
 800a13a:	2300      	movs	r3, #0
 800a13c:	602b      	str	r3, [r5, #0]
 800a13e:	89b3      	ldrh	r3, [r6, #12]
 800a140:	061a      	lsls	r2, r3, #24
 800a142:	d410      	bmi.n	800a166 <__swhatbuf_r+0x3e>
 800a144:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a148:	e00e      	b.n	800a168 <__swhatbuf_r+0x40>
 800a14a:	466a      	mov	r2, sp
 800a14c:	f000 f902 	bl	800a354 <_fstat_r>
 800a150:	2800      	cmp	r0, #0
 800a152:	dbf2      	blt.n	800a13a <__swhatbuf_r+0x12>
 800a154:	9a01      	ldr	r2, [sp, #4]
 800a156:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a15a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a15e:	425a      	negs	r2, r3
 800a160:	415a      	adcs	r2, r3
 800a162:	602a      	str	r2, [r5, #0]
 800a164:	e7ee      	b.n	800a144 <__swhatbuf_r+0x1c>
 800a166:	2340      	movs	r3, #64	; 0x40
 800a168:	2000      	movs	r0, #0
 800a16a:	6023      	str	r3, [r4, #0]
 800a16c:	b016      	add	sp, #88	; 0x58
 800a16e:	bd70      	pop	{r4, r5, r6, pc}

0800a170 <__smakebuf_r>:
 800a170:	898b      	ldrh	r3, [r1, #12]
 800a172:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a174:	079d      	lsls	r5, r3, #30
 800a176:	4606      	mov	r6, r0
 800a178:	460c      	mov	r4, r1
 800a17a:	d507      	bpl.n	800a18c <__smakebuf_r+0x1c>
 800a17c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a180:	6023      	str	r3, [r4, #0]
 800a182:	6123      	str	r3, [r4, #16]
 800a184:	2301      	movs	r3, #1
 800a186:	6163      	str	r3, [r4, #20]
 800a188:	b002      	add	sp, #8
 800a18a:	bd70      	pop	{r4, r5, r6, pc}
 800a18c:	ab01      	add	r3, sp, #4
 800a18e:	466a      	mov	r2, sp
 800a190:	f7ff ffca 	bl	800a128 <__swhatbuf_r>
 800a194:	9900      	ldr	r1, [sp, #0]
 800a196:	4605      	mov	r5, r0
 800a198:	4630      	mov	r0, r6
 800a19a:	f7fe ff93 	bl	80090c4 <_malloc_r>
 800a19e:	b948      	cbnz	r0, 800a1b4 <__smakebuf_r+0x44>
 800a1a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1a4:	059a      	lsls	r2, r3, #22
 800a1a6:	d4ef      	bmi.n	800a188 <__smakebuf_r+0x18>
 800a1a8:	f023 0303 	bic.w	r3, r3, #3
 800a1ac:	f043 0302 	orr.w	r3, r3, #2
 800a1b0:	81a3      	strh	r3, [r4, #12]
 800a1b2:	e7e3      	b.n	800a17c <__smakebuf_r+0xc>
 800a1b4:	4b0d      	ldr	r3, [pc, #52]	; (800a1ec <__smakebuf_r+0x7c>)
 800a1b6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a1b8:	89a3      	ldrh	r3, [r4, #12]
 800a1ba:	6020      	str	r0, [r4, #0]
 800a1bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1c0:	81a3      	strh	r3, [r4, #12]
 800a1c2:	9b00      	ldr	r3, [sp, #0]
 800a1c4:	6163      	str	r3, [r4, #20]
 800a1c6:	9b01      	ldr	r3, [sp, #4]
 800a1c8:	6120      	str	r0, [r4, #16]
 800a1ca:	b15b      	cbz	r3, 800a1e4 <__smakebuf_r+0x74>
 800a1cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1d0:	4630      	mov	r0, r6
 800a1d2:	f000 f8d1 	bl	800a378 <_isatty_r>
 800a1d6:	b128      	cbz	r0, 800a1e4 <__smakebuf_r+0x74>
 800a1d8:	89a3      	ldrh	r3, [r4, #12]
 800a1da:	f023 0303 	bic.w	r3, r3, #3
 800a1de:	f043 0301 	orr.w	r3, r3, #1
 800a1e2:	81a3      	strh	r3, [r4, #12]
 800a1e4:	89a0      	ldrh	r0, [r4, #12]
 800a1e6:	4305      	orrs	r5, r0
 800a1e8:	81a5      	strh	r5, [r4, #12]
 800a1ea:	e7cd      	b.n	800a188 <__smakebuf_r+0x18>
 800a1ec:	08009f81 	.word	0x08009f81

0800a1f0 <_malloc_usable_size_r>:
 800a1f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1f4:	1f18      	subs	r0, r3, #4
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	bfbc      	itt	lt
 800a1fa:	580b      	ldrlt	r3, [r1, r0]
 800a1fc:	18c0      	addlt	r0, r0, r3
 800a1fe:	4770      	bx	lr

0800a200 <_raise_r>:
 800a200:	291f      	cmp	r1, #31
 800a202:	b538      	push	{r3, r4, r5, lr}
 800a204:	4604      	mov	r4, r0
 800a206:	460d      	mov	r5, r1
 800a208:	d904      	bls.n	800a214 <_raise_r+0x14>
 800a20a:	2316      	movs	r3, #22
 800a20c:	6003      	str	r3, [r0, #0]
 800a20e:	f04f 30ff 	mov.w	r0, #4294967295
 800a212:	bd38      	pop	{r3, r4, r5, pc}
 800a214:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a216:	b112      	cbz	r2, 800a21e <_raise_r+0x1e>
 800a218:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a21c:	b94b      	cbnz	r3, 800a232 <_raise_r+0x32>
 800a21e:	4620      	mov	r0, r4
 800a220:	f000 f830 	bl	800a284 <_getpid_r>
 800a224:	462a      	mov	r2, r5
 800a226:	4601      	mov	r1, r0
 800a228:	4620      	mov	r0, r4
 800a22a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a22e:	f000 b817 	b.w	800a260 <_kill_r>
 800a232:	2b01      	cmp	r3, #1
 800a234:	d00a      	beq.n	800a24c <_raise_r+0x4c>
 800a236:	1c59      	adds	r1, r3, #1
 800a238:	d103      	bne.n	800a242 <_raise_r+0x42>
 800a23a:	2316      	movs	r3, #22
 800a23c:	6003      	str	r3, [r0, #0]
 800a23e:	2001      	movs	r0, #1
 800a240:	e7e7      	b.n	800a212 <_raise_r+0x12>
 800a242:	2400      	movs	r4, #0
 800a244:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a248:	4628      	mov	r0, r5
 800a24a:	4798      	blx	r3
 800a24c:	2000      	movs	r0, #0
 800a24e:	e7e0      	b.n	800a212 <_raise_r+0x12>

0800a250 <raise>:
 800a250:	4b02      	ldr	r3, [pc, #8]	; (800a25c <raise+0xc>)
 800a252:	4601      	mov	r1, r0
 800a254:	6818      	ldr	r0, [r3, #0]
 800a256:	f7ff bfd3 	b.w	800a200 <_raise_r>
 800a25a:	bf00      	nop
 800a25c:	20000010 	.word	0x20000010

0800a260 <_kill_r>:
 800a260:	b538      	push	{r3, r4, r5, lr}
 800a262:	4d07      	ldr	r5, [pc, #28]	; (800a280 <_kill_r+0x20>)
 800a264:	2300      	movs	r3, #0
 800a266:	4604      	mov	r4, r0
 800a268:	4608      	mov	r0, r1
 800a26a:	4611      	mov	r1, r2
 800a26c:	602b      	str	r3, [r5, #0]
 800a26e:	f7f7 f921 	bl	80014b4 <_kill>
 800a272:	1c43      	adds	r3, r0, #1
 800a274:	d102      	bne.n	800a27c <_kill_r+0x1c>
 800a276:	682b      	ldr	r3, [r5, #0]
 800a278:	b103      	cbz	r3, 800a27c <_kill_r+0x1c>
 800a27a:	6023      	str	r3, [r4, #0]
 800a27c:	bd38      	pop	{r3, r4, r5, pc}
 800a27e:	bf00      	nop
 800a280:	20001bf0 	.word	0x20001bf0

0800a284 <_getpid_r>:
 800a284:	f7f7 b90e 	b.w	80014a4 <_getpid>

0800a288 <__sread>:
 800a288:	b510      	push	{r4, lr}
 800a28a:	460c      	mov	r4, r1
 800a28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a290:	f000 f894 	bl	800a3bc <_read_r>
 800a294:	2800      	cmp	r0, #0
 800a296:	bfab      	itete	ge
 800a298:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a29a:	89a3      	ldrhlt	r3, [r4, #12]
 800a29c:	181b      	addge	r3, r3, r0
 800a29e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a2a2:	bfac      	ite	ge
 800a2a4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a2a6:	81a3      	strhlt	r3, [r4, #12]
 800a2a8:	bd10      	pop	{r4, pc}

0800a2aa <__swrite>:
 800a2aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ae:	461f      	mov	r7, r3
 800a2b0:	898b      	ldrh	r3, [r1, #12]
 800a2b2:	05db      	lsls	r3, r3, #23
 800a2b4:	4605      	mov	r5, r0
 800a2b6:	460c      	mov	r4, r1
 800a2b8:	4616      	mov	r6, r2
 800a2ba:	d505      	bpl.n	800a2c8 <__swrite+0x1e>
 800a2bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2c0:	2302      	movs	r3, #2
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	f000 f868 	bl	800a398 <_lseek_r>
 800a2c8:	89a3      	ldrh	r3, [r4, #12]
 800a2ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a2d2:	81a3      	strh	r3, [r4, #12]
 800a2d4:	4632      	mov	r2, r6
 800a2d6:	463b      	mov	r3, r7
 800a2d8:	4628      	mov	r0, r5
 800a2da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2de:	f000 b817 	b.w	800a310 <_write_r>

0800a2e2 <__sseek>:
 800a2e2:	b510      	push	{r4, lr}
 800a2e4:	460c      	mov	r4, r1
 800a2e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2ea:	f000 f855 	bl	800a398 <_lseek_r>
 800a2ee:	1c43      	adds	r3, r0, #1
 800a2f0:	89a3      	ldrh	r3, [r4, #12]
 800a2f2:	bf15      	itete	ne
 800a2f4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a2f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a2fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a2fe:	81a3      	strheq	r3, [r4, #12]
 800a300:	bf18      	it	ne
 800a302:	81a3      	strhne	r3, [r4, #12]
 800a304:	bd10      	pop	{r4, pc}

0800a306 <__sclose>:
 800a306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a30a:	f000 b813 	b.w	800a334 <_close_r>
	...

0800a310 <_write_r>:
 800a310:	b538      	push	{r3, r4, r5, lr}
 800a312:	4d07      	ldr	r5, [pc, #28]	; (800a330 <_write_r+0x20>)
 800a314:	4604      	mov	r4, r0
 800a316:	4608      	mov	r0, r1
 800a318:	4611      	mov	r1, r2
 800a31a:	2200      	movs	r2, #0
 800a31c:	602a      	str	r2, [r5, #0]
 800a31e:	461a      	mov	r2, r3
 800a320:	f7f7 f8ff 	bl	8001522 <_write>
 800a324:	1c43      	adds	r3, r0, #1
 800a326:	d102      	bne.n	800a32e <_write_r+0x1e>
 800a328:	682b      	ldr	r3, [r5, #0]
 800a32a:	b103      	cbz	r3, 800a32e <_write_r+0x1e>
 800a32c:	6023      	str	r3, [r4, #0]
 800a32e:	bd38      	pop	{r3, r4, r5, pc}
 800a330:	20001bf0 	.word	0x20001bf0

0800a334 <_close_r>:
 800a334:	b538      	push	{r3, r4, r5, lr}
 800a336:	4d06      	ldr	r5, [pc, #24]	; (800a350 <_close_r+0x1c>)
 800a338:	2300      	movs	r3, #0
 800a33a:	4604      	mov	r4, r0
 800a33c:	4608      	mov	r0, r1
 800a33e:	602b      	str	r3, [r5, #0]
 800a340:	f7f7 f90b 	bl	800155a <_close>
 800a344:	1c43      	adds	r3, r0, #1
 800a346:	d102      	bne.n	800a34e <_close_r+0x1a>
 800a348:	682b      	ldr	r3, [r5, #0]
 800a34a:	b103      	cbz	r3, 800a34e <_close_r+0x1a>
 800a34c:	6023      	str	r3, [r4, #0]
 800a34e:	bd38      	pop	{r3, r4, r5, pc}
 800a350:	20001bf0 	.word	0x20001bf0

0800a354 <_fstat_r>:
 800a354:	b538      	push	{r3, r4, r5, lr}
 800a356:	4d07      	ldr	r5, [pc, #28]	; (800a374 <_fstat_r+0x20>)
 800a358:	2300      	movs	r3, #0
 800a35a:	4604      	mov	r4, r0
 800a35c:	4608      	mov	r0, r1
 800a35e:	4611      	mov	r1, r2
 800a360:	602b      	str	r3, [r5, #0]
 800a362:	f7f7 f906 	bl	8001572 <_fstat>
 800a366:	1c43      	adds	r3, r0, #1
 800a368:	d102      	bne.n	800a370 <_fstat_r+0x1c>
 800a36a:	682b      	ldr	r3, [r5, #0]
 800a36c:	b103      	cbz	r3, 800a370 <_fstat_r+0x1c>
 800a36e:	6023      	str	r3, [r4, #0]
 800a370:	bd38      	pop	{r3, r4, r5, pc}
 800a372:	bf00      	nop
 800a374:	20001bf0 	.word	0x20001bf0

0800a378 <_isatty_r>:
 800a378:	b538      	push	{r3, r4, r5, lr}
 800a37a:	4d06      	ldr	r5, [pc, #24]	; (800a394 <_isatty_r+0x1c>)
 800a37c:	2300      	movs	r3, #0
 800a37e:	4604      	mov	r4, r0
 800a380:	4608      	mov	r0, r1
 800a382:	602b      	str	r3, [r5, #0]
 800a384:	f7f7 f905 	bl	8001592 <_isatty>
 800a388:	1c43      	adds	r3, r0, #1
 800a38a:	d102      	bne.n	800a392 <_isatty_r+0x1a>
 800a38c:	682b      	ldr	r3, [r5, #0]
 800a38e:	b103      	cbz	r3, 800a392 <_isatty_r+0x1a>
 800a390:	6023      	str	r3, [r4, #0]
 800a392:	bd38      	pop	{r3, r4, r5, pc}
 800a394:	20001bf0 	.word	0x20001bf0

0800a398 <_lseek_r>:
 800a398:	b538      	push	{r3, r4, r5, lr}
 800a39a:	4d07      	ldr	r5, [pc, #28]	; (800a3b8 <_lseek_r+0x20>)
 800a39c:	4604      	mov	r4, r0
 800a39e:	4608      	mov	r0, r1
 800a3a0:	4611      	mov	r1, r2
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	602a      	str	r2, [r5, #0]
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	f7f7 f8fe 	bl	80015a8 <_lseek>
 800a3ac:	1c43      	adds	r3, r0, #1
 800a3ae:	d102      	bne.n	800a3b6 <_lseek_r+0x1e>
 800a3b0:	682b      	ldr	r3, [r5, #0]
 800a3b2:	b103      	cbz	r3, 800a3b6 <_lseek_r+0x1e>
 800a3b4:	6023      	str	r3, [r4, #0]
 800a3b6:	bd38      	pop	{r3, r4, r5, pc}
 800a3b8:	20001bf0 	.word	0x20001bf0

0800a3bc <_read_r>:
 800a3bc:	b538      	push	{r3, r4, r5, lr}
 800a3be:	4d07      	ldr	r5, [pc, #28]	; (800a3dc <_read_r+0x20>)
 800a3c0:	4604      	mov	r4, r0
 800a3c2:	4608      	mov	r0, r1
 800a3c4:	4611      	mov	r1, r2
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	602a      	str	r2, [r5, #0]
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	f7f7 f88c 	bl	80014e8 <_read>
 800a3d0:	1c43      	adds	r3, r0, #1
 800a3d2:	d102      	bne.n	800a3da <_read_r+0x1e>
 800a3d4:	682b      	ldr	r3, [r5, #0]
 800a3d6:	b103      	cbz	r3, 800a3da <_read_r+0x1e>
 800a3d8:	6023      	str	r3, [r4, #0]
 800a3da:	bd38      	pop	{r3, r4, r5, pc}
 800a3dc:	20001bf0 	.word	0x20001bf0

0800a3e0 <_init>:
 800a3e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3e2:	bf00      	nop
 800a3e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3e6:	bc08      	pop	{r3}
 800a3e8:	469e      	mov	lr, r3
 800a3ea:	4770      	bx	lr

0800a3ec <_fini>:
 800a3ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ee:	bf00      	nop
 800a3f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3f2:	bc08      	pop	{r3}
 800a3f4:	469e      	mov	lr, r3
 800a3f6:	4770      	bx	lr
