Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9c0d594c0be241f685490eb26c90281d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbeach_behav xil_defaultlib.testbeach xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [D:/Users/onuong/LowFilter/LowFilter.srcs/sources_1/new/ADC_Driver.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=38,CLKIN...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.Fir
Compiling module xil_defaultlib.DAC_Driver
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.Wave_Ram
Compiling module xil_defaultlib.ADC_Driver
Compiling module xil_defaultlib.LowFilter
Compiling module xil_defaultlib.Clk_Division
Compiling module xil_defaultlib.Clk_Division_1
Compiling module xil_defaultlib.testbeach
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbeach_behav
