
34. Printing statistics.

=== rr_4x4_13 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder6_1 is unknown!

=== rr_6x6_9 ===

   Number of wires:                 16
   Number of wire bits:             92
   Number of public wires:          16
   Number of public wire bits:      92
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_4                          1
     NR_4_2                          1
     customAdder6_0                  1
     customAdder8_1                  1
     rr_4x4_13                       1

   Area for cell type \NR_2_4 is unknown!
   Area for cell type \NR_4_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder8_1 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_4x4_13 is unknown!

=== rr_7x7_5 ===

   Number of wires:                 16
   Number of wire bits:            101
   Number of public wires:          16
   Number of public wire bits:     101
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_6                          1
     NR_6_1                          1
     customAdder6_0                  1
     customAdder7_0                  1
     rr_6x6_9                        1

   Area for cell type \NR_6_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_6 is unknown!
   Area for cell type \customAdder7_0 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_6x6_9 is unknown!

=== rr_9x9_4 ===

   Number of wires:                 16
   Number of wire bits:            137
   Number of public wires:          16
   Number of public wire bits:     137
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_7                          1
     NR_7_2                          1
     customAdder16_6                 1
     customAdder9_0                  1
     rr_7x7_5                        1

   Area for cell type \NR_2_7 is unknown!
   Area for cell type \NR_7_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder9_0 is unknown!
   Area for cell type \customAdder16_6 is unknown!
   Area for cell type \rr_7x7_5 is unknown!

=== rr_11x11_3 ===

   Number of wires:                 16
   Number of wire bits:            167
   Number of public wires:          16
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_9                          1
     NR_9_2                          1
     customAdder11_0                 1
     customAdder20_8                 1
     rr_9x9_4                        1

   Area for cell type \NR_9_2 is unknown!
   Area for cell type \NR_2_9 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder20_8 is unknown!
   Area for cell type \customAdder11_0 is unknown!
   Area for cell type \rr_9x9_4 is unknown!

=== rr_12x12_2 ===

   Number of wires:                 16
   Number of wire bits:            178
   Number of public wires:          16
   Number of public wire bits:     178
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_11_1                         1
     NR_1_1                          1
     NR_1_11                         1
     customAdder11_0                 1
     customAdder23_11                1
     rr_11x11_3                      1

   Area for cell type \NR_11_1 is unknown!
   Area for cell type \NR_1_11 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \customAdder11_0 is unknown!
   Area for cell type \customAdder23_11 is unknown!
   Area for cell type \rr_11x11_3 is unknown!

=== rr_14x14_1 ===

   Number of wires:                 16
   Number of wire bits:            212
   Number of public wires:          16
   Number of public wire bits:     212
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_12_2                         1
     NR_2_12                         1
     NR_2_2                          1
     customAdder14_0                 1
     customAdder26_11                1
     rr_12x12_2                      1

   Area for cell type \NR_12_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_12 is unknown!
   Area for cell type \customAdder26_11 is unknown!
   Area for cell type \customAdder14_0 is unknown!
   Area for cell type \rr_12x12_2 is unknown!

=== multiplier16bit_30 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_14_2                         1
     NR_2_14                         1
     NR_2_2                          1
     customAdder16_0                 1
     customAdder30_13                1
     rr_14x14_1                      1

   Area for cell type \NR_2_14 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_14_2 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \customAdder30_13 is unknown!
   Area for cell type \rr_14x14_1 is unknown!

=== unsignedBrentKungAdder23bit ===

   Number of wires:                123
   Number of wire bits:            190
   Number of public wires:         123
   Number of public wire bits:     190
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     BitwisePG                      23
     BlackCell                      15
     GrayCell                       22
     XorGate                        22

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder23_11 ===

   Number of wires:                  3
   Number of wire bits:             59
   Number of public wires:           3
   Number of public wire bits:      59
   Number of ports:                  3
   Number of port bits:             59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder23bit      1

   Area for cell type \unsignedBrentKungAdder23bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder14_0 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder7_0 ===

   Number of wires:                  3
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder30_13 ===

   Number of wires:                  3
   Number of wire bits:             78
   Number of public wires:           3
   Number of public wire bits:      78
   Number of ports:                  3
   Number of port bits:             78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder30bit      1

   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder20_8 ===

   Number of wires:                  3
   Number of wire bits:             53
   Number of public wires:           3
   Number of public wire bits:      53
   Number of ports:                  3
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder20bit      1

   Area for cell type \unsignedBrentKungAdder20bit is unknown!

=== unsignedBrentKungAdder11bit ===

   Number of wires:                 55
   Number of wire bits:             86
   Number of public wires:          55
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     BitwisePG                      11
     BlackCell                       5
     GrayCell                       10
     XorGate                        10

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder9_0 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== customAdder16_6 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== customAdder26_11 ===

   Number of wires:                  3
   Number of wire bits:             68
   Number of public wires:           3
   Number of public wire bits:      68
   Number of ports:                  3
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder26bit      1

   Area for cell type \unsignedBrentKungAdder26bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder11_0 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder11bit      1

   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== unsignedBrentKungAdder26bit ===

   Number of wires:                143
   Number of wire bits:            219
   Number of public wires:         143
   Number of public wire bits:     219
   Number of ports:                  3
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     BitwisePG                      26
     BlackCell                      19
     GrayCell                       25
     XorGate                        25

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_7_2 ===

   Number of wires:                 17
   Number of wire bits:             32
   Number of public wires:          17
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AndGate                        14
     unsignedBrentKungAdder6bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_6 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_1_6': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== NR_4_2 ===

   Number of wires:                 11
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AndGate                         8
     unsignedBrentKungAdder3bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== customAdder8_1 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== NR_6_1 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_6_1': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_11 ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of ports:                  3
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AND2x2_ASAP7_75t_R             11

   Chip area for module '\NR_1_11': 0.962280
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_12 ===

   Number of wires:                 27
   Number of wire bits:             52
   Number of public wires:          27
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AndGate                        24
     unsignedBrentKungAdder11bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== NR_9_2 ===

   Number of wires:                 21
   Number of wire bits:             40
   Number of public wires:          21
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     AndGate                        18
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== NR_14_2 ===

   Number of wires:                 31
   Number of wire bits:             60
   Number of public wires:          31
   Number of public wire bits:      60
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     AndGate                        28
     unsignedBrentKungAdder13bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== NR_2_7 ===

   Number of wires:                 17
   Number of wire bits:             32
   Number of public wires:          17
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AndGate                        14
     unsignedBrentKungAdder6bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_4 ===

   Number of wires:                 11
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AndGate                         8
     unsignedBrentKungAdder3bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== NR_2_14 ===

   Number of wires:                 31
   Number of wire bits:             60
   Number of public wires:          31
   Number of public wire bits:      60
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     AndGate                        28
     unsignedBrentKungAdder13bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_12_2 ===

   Number of wires:                 27
   Number of wire bits:             52
   Number of public wires:          27
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AndGate                        24
     unsignedBrentKungAdder11bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== NR_2_9 ===

   Number of wires:                 21
   Number of wire bits:             40
   Number of public wires:          21
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     AndGate                        18
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder20bit ===

   Number of wires:                109
   Number of wire bits:            167
   Number of public wires:         109
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     BitwisePG                      20
     BlackCell                      14
     GrayCell                       19
     XorGate                        19

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_11_1 ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of ports:                  3
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AND2x2_ASAP7_75t_R             11

   Chip area for module '\NR_11_1': 0.962280
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_30                1
     NR_14_2                         1
       AndGate                      28
       unsignedBrentKungAdder13bit      1
         BitwisePG                  13
         BlackCell                   7
         GrayCell                   12
         XorGate                    12
     NR_2_14                         1
       AndGate                      28
       unsignedBrentKungAdder13bit      1
         BitwisePG                  13
         BlackCell                   7
         GrayCell                   12
         XorGate                    12
     NR_2_2                          1
       AndGate                       4
       unsignedBrentKungAdder1bit      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder30_13                1
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     rr_14x14_1                      1
       NR_12_2                       1
         AndGate                    24
         unsignedBrentKungAdder11bit      1
           BitwisePG                11
           BlackCell                 5
           GrayCell                 10
           XorGate                  10
       NR_2_12                       1
         AndGate                    24
         unsignedBrentKungAdder11bit      1
           BitwisePG                11
           BlackCell                 5
           GrayCell                 10
           XorGate                  10
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       customAdder14_0               1
         unsignedBrentKungAdder14bit      1
           BitwisePG                14
           BlackCell                 8
           GrayCell                 13
           XorGate                  13
       customAdder26_11              1
         unsignedBrentKungAdder26bit      1
           BitwisePG                26
           BlackCell                19
           GrayCell                 25
           XorGate                  25
       rr_12x12_2                    1
         NR_11_1                     1
         NR_1_1                      1
         NR_1_11                     1
         customAdder11_0             1
           unsignedBrentKungAdder11bit      1
             BitwisePG              11
             BlackCell               5
             GrayCell               10
             XorGate                10
         customAdder23_11            1
           unsignedBrentKungAdder23bit      1
             BitwisePG              23
             BlackCell              15
             GrayCell               22
             XorGate                22
         rr_11x11_3                  1
           NR_2_2                    1
             AndGate                 4
             unsignedBrentKungAdder1bit      1
           NR_2_9                    1
             AndGate                18
             unsignedBrentKungAdder8bit      1
               BitwisePG             8
               BlackCell             4
               GrayCell              7
               XorGate               7
           NR_9_2                    1
             AndGate                18
             unsignedBrentKungAdder8bit      1
               BitwisePG             8
               BlackCell             4
               GrayCell              7
               XorGate               7
           customAdder11_0           1
             unsignedBrentKungAdder11bit      1
               BitwisePG            11
               BlackCell             5
               GrayCell             10
               XorGate              10
           customAdder20_8           1
             unsignedBrentKungAdder20bit      1
               BitwisePG            20
               BlackCell            14
               GrayCell             19
               XorGate              19
           rr_9x9_4                  1
             NR_2_2                  1
               AndGate               4
               unsignedBrentKungAdder1bit      1
             NR_2_7                  1
               AndGate              14
               unsignedBrentKungAdder6bit      1
                 BitwisePG           6
                 BlackCell           2
                 GrayCell            5
                 XorGate             5
             NR_7_2                  1
               AndGate              14
               unsignedBrentKungAdder6bit      1
                 BitwisePG           6
                 BlackCell           2
                 GrayCell            5
                 XorGate             5
             customAdder16_6         1
               unsignedBrentKungAdder16bit      1
                 BitwisePG          16
                 BlackCell          11
                 GrayCell           15
                 XorGate            15
             customAdder9_0          1
               unsignedBrentKungAdder9bit      1
                 BitwisePG           9
                 BlackCell           4
                 GrayCell            8
                 XorGate             8
             rr_7x7_5                1
               NR_1_1                1
               NR_1_6                1
               NR_6_1                1
               customAdder6_0        1
                 unsignedBrentKungAdder6bit      1
                   BitwisePG         6
                   BlackCell         2
                   GrayCell          5
                   XorGate           5
               customAdder7_0        1
                 unsignedBrentKungAdder7bit      1
                   BitwisePG         7
                   BlackCell         2
                   GrayCell          6
                   XorGate           6
               rr_6x6_9              1
                 NR_2_2              1
                   AndGate           4
                   unsignedBrentKungAdder1bit      1
                 NR_2_4              1
                   AndGate           8
                   unsignedBrentKungAdder3bit      1
                     BitwisePG       3
                     GrayCell        2
                     XorGate         2
                 NR_4_2              1
                   AndGate           8
                   unsignedBrentKungAdder3bit      1
                     BitwisePG       3
                     GrayCell        2
                     XorGate         2
                 customAdder6_0      1
                   unsignedBrentKungAdder6bit      1
                     BitwisePG       6
                     BlackCell       2
                     GrayCell        5
                     XorGate         5
                 customAdder8_1      1
                   unsignedBrentKungAdder8bit      1
                     BitwisePG       8
                     BlackCell       4
                     GrayCell        7
                     XorGate         7
                 rr_4x4_13           1
                   NR_2_2            4
                     AndGate         4
                     unsignedBrentKungAdder1bit      1
                   customAdder4_0      1
                     unsignedBrentKungAdder4bit      1
                       BitwisePG      4
                       BlackCell      1
                       GrayCell      3
                       XorGate       3
                   customAdder6_1      1
                     unsignedBrentKungAdder6bit      1
                       BitwisePG      6
                       BlackCell      2
                       GrayCell      5
                       XorGate       5

   Number of wires:               7000
   Number of wire bits:           9760
   Number of public wires:        7000
   Number of public wire bits:    9760
   Number of ports:               5222
   Number of port bits:           7211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1728
     AND2x2_ASAP7_75t_R            723
     AO21x1_ASAP7_75t_R            432
     XOR2xp5_ASAP7_75t_R           573

   Chip area for top module '\multiplier16bit_30': 176.228460
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          3.84e-05   4.54e-05   1.92e-07   8.41e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.84e-05   4.54e-05   1.92e-07   8.41e-05 100.0%
                          45.7%      54.1%       0.2%
Startpoint: B[10] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  34.93   34.93 ^ B[10] (in)
  32.38   67.32 ^ M1/M1/M1/M1/M1/M4/M4/M2/uut2/_0_/Y (AND2x2_ASAP7_75t_R)
  30.46   97.78 ^ M1/M1/M1/M1/M1/M4/M4/M2/uut4/_1_/Y (XOR2xp5_ASAP7_75t_R)
  35.22  132.99 ^ M1/M1/M1/M1/M1/M4/M4/adder1/adder_module/uut1/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.83  163.82 ^ M1/M1/M1/M1/M1/M4/M4/adder1/adder_module/uut4/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.69  185.51 ^ M1/M1/M1/M1/M1/M4/M4/adder1/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.26  215.77 ^ M1/M1/M1/M1/M1/M4/M4/adder1/adder_module/uut10/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.16  255.93 ^ M1/M1/M1/M1/M1/M4/M4/adder2/adder_module/uut3/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.60  281.53 ^ M1/M1/M1/M1/M1/M4/M4/adder2/adder_module/uut7/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  24.14  305.67 ^ M1/M1/M1/M1/M1/M4/M4/adder2/adder_module/uut9/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.62  327.28 ^ M1/M1/M1/M1/M1/M4/M4/adder2/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  357.90 ^ M1/M1/M1/M1/M1/M4/M4/adder2/adder_module/uut17/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.98  396.88 ^ M1/M1/M1/M1/M1/M4/adder2/adder_module/uut3/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.60  422.47 ^ M1/M1/M1/M1/M1/M4/adder2/adder_module/uut9/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.46  448.94 ^ M1/M1/M1/M1/M1/M4/adder2/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.15  483.09 ^ M1/M1/M1/M1/M1/M4/adder2/adder_module/uut22/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.51  522.60 ^ M1/M1/M1/M1/M1/adder2/adder_module/uut2/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  36.77  559.37 ^ M1/M1/M1/M1/M1/adder2/adder_module/uut16/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.57  598.94 ^ M1/M1/M1/M1/adder2/adder_module/uut10/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.08  626.02 ^ M1/M1/M1/M1/adder2/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  656.63 ^ M1/M1/M1/M1/adder2/adder_module/uut52/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.98  695.60 ^ M1/M1/M1/adder2/adder_module/uut15/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  722.16 ^ M1/M1/M1/adder2/adder_module/uut27/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  742.32 ^ M1/M1/M1/adder2/adder_module/uut33/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  761.04 ^ M1/M1/M1/adder2/adder_module/uut36/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  787.14 ^ M1/M1/M1/adder2/adder_module/uut37/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.20  821.34 ^ M1/M1/M1/adder2/adder_module/uut68/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.16  860.50 ^ M1/M1/adder2/adder_module/uut19/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  887.05 ^ M1/M1/adder2/adder_module/uut32/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.96  906.01 ^ M1/M1/adder2/adder_module/uut38/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.79  929.80 ^ M1/M1/adder2/adder_module/uut43/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  33.09  962.89 ^ M1/M1/adder2/adder_module/uut79/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.08 1001.97 ^ M1/adder2/adder_module/uut23/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55 1028.52 ^ M1/adder2/adder_module/uut37/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17 1048.69 ^ M1/adder2/adder_module/uut44/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72 1067.40 ^ M1/adder2/adder_module/uut47/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.78 1091.19 ^ M1/adder2/adder_module/uut49/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  33.12 1124.30 ^ M1/adder2/adder_module/uut93/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.41 1163.72 ^ adder2/adder_module/uut28/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.08 1190.80 ^ adder2/adder_module/uut80/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31 1229.11 ^ adder2/adder_module/uut109/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1229.11 ^ P[31] (out)
        1229.11   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1229.11   data arrival time
---------------------------------------------------------
        8770.89   slack (MET)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.15e-05   4.70e-05   1.07e-07   8.86e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.15e-05   4.70e-05   1.07e-07   8.86e-05 100.0%
                          46.8%      53.0%       0.1%
Startpoint: B[2] (input port clocked by clk)
Endpoint: P[28] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  31.17   31.17 ^ B[2] (in)
  32.78   63.95 ^ M2/uut24/_0_/Y (AND2x2_ASAP7_75t_R)
  29.16   93.11 ^ M2/uut64/_2_/Y (MAJx2_ASAP7_75t_R)
  25.94  119.05 v M2/uut64/_5_/Y (OAI21xp33_ASAP7_75t_R)
  37.99  157.05 v M2/uut75/_2_/Y (MAJx2_ASAP7_75t_R)
  26.89  183.94 ^ M2/uut75/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.07  226.01 ^ M2/uut85/uut3/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.63  251.64 ^ M2/uut85/uut15/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.46  278.10 ^ M2/uut85/uut21/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.89  303.00 ^ M2/uut85/uut26/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.86  334.86 ^ M2/uut85/uut40/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.22  374.08 ^ adder1/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.84  400.93 ^ adder1/adder_module/uut19/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.97  419.90 ^ adder1/adder_module/uut25/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  448.27 ^ adder1/adder_module/uut28/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.68  473.94 ^ adder1/adder_module/uut33/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.83  494.77 ^ adder1/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.26  525.03 ^ adder1/adder_module/uut52/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.68  564.71 ^ adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.60  591.30 ^ adder2/adder_module/uut32/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.29  611.60 ^ adder2/adder_module/uut42/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.98  630.58 ^ adder2/adder_module/uut47/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  658.95 ^ adder2/adder_module/uut49/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.03  686.98 ^ adder2/adder_module/uut52/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17  711.15 ^ adder2/adder_module/uut57/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78  731.93 ^ adder2/adder_module/uut69/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31  770.24 ^ adder2/adder_module/uut94/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  770.24 ^ P[28] (out)
         770.24   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -770.24   data arrival time
---------------------------------------------------------
        9229.76   slack (MET)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          8.10e-05   9.03e-05   1.07e-07   1.71e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.10e-05   9.03e-05   1.07e-07   1.71e-04 100.0%
                          47.2%      52.7%       0.1%
Startpoint: B[1] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  32.35   32.35 ^ B[1] (in)
  34.91   67.26 ^ M2/M4/M4/M1/M4/M2/_0_/Y (AND2x2_ASAP7_75t_R)
  22.50   89.75 ^ M2/M4/M4/M1/M4/adder1/adder_module/uut0/G\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  29.71  119.46 ^ M2/M4/M4/M1/M4/adder1/adder_module/uut3/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  36.16  155.62 ^ M2/M4/M4/M1/M4/adder2/adder_module/uut1/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  28.58  184.21 ^ M2/M4/M4/M1/M4/adder2/adder_module/uut3/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.99  216.19 ^ M2/M4/M4/M1/M4/adder2/adder_module/uut6/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  35.27  251.46 ^ M2/M4/M4/M1/adder2/adder_module/uut1/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  35.40  286.86 ^ M2/M4/M4/M1/adder2/adder_module/uut8/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.07  325.93 ^ M2/M4/M4/adder2/adder_module/uut5/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.66  352.59 ^ M2/M4/M4/adder2/adder_module/uut11/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.44  375.03 ^ M2/M4/M4/adder2/adder_module/uut16/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  395.83 ^ M2/M4/M4/adder2/adder_module/uut19/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  426.44 ^ M2/M4/M4/adder2/adder_module/uut27/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.98  465.42 ^ M2/M4/adder2/adder_module/uut3/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.60  491.01 ^ M2/M4/adder2/adder_module/uut10/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.46  517.47 ^ M2/M4/adder2/adder_module/uut13/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.37  539.84 ^ M2/M4/adder2/adder_module/uut18/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.62  570.46 ^ M2/M4/adder2/adder_module/uut25/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.17  609.63 ^ M2/adder2/adder_module/uut3/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.60  635.22 ^ M2/adder2/adder_module/uut9/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.46  661.68 ^ M2/adder2/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.15  695.84 ^ M2/adder2/adder_module/uut22/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.23  735.07 ^ adder1/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.83  761.91 ^ adder1/adder_module/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.29  782.20 ^ adder1/adder_module/uut26/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  24.46  806.66 ^ adder1/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17  830.82 ^ adder1/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78  851.60 ^ adder1/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.27  881.87 ^ adder1/adder_module/uut56/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.24  922.12 ^ adder2/adder_module/uut15/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.84  948.96 ^ adder2/adder_module/uut31/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.18  969.14 ^ adder2/adder_module/uut39/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  987.86 ^ adder2/adder_module/uut43/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37 1016.22 ^ adder2/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.03 1044.26 ^ adder2/adder_module/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17 1068.43 ^ adder2/adder_module/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78 1089.20 ^ adder2/adder_module/uut64/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31 1127.51 ^ adder2/adder_module/uut87/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1127.51 ^ P[31] (out)
        1127.51   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1127.51   data arrival time
---------------------------------------------------------
        8872.49   slack (MET)


