

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3'
================================================================
* Date:           Thu Sep  7 08:48:55 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4623|     4623|  46.230 us|  46.230 us|  4623|  4623|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_scale_outp_i3_l_j3  |     4621|     4621|        15|          1|          1|  4608|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    879|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|     286|    707|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     491|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     777|   1713|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U2246  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2247  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    |mux_124_48_1_1_U2250                 |mux_124_48_1_1                 |        0|   0|    0|   65|    0|
    |sitofp_32s_32_6_no_dsp_1_U2248       |sitofp_32s_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_6_no_dsp_1_U2249       |sitofp_32s_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                |                               |        0|   6|  286|  707|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_1_fu_898_p2   |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_837_p2     |         +|   0|  0|   14|           9|           8|
    |add_ln62_1_fu_671_p2    |         +|   0|  0|   14|          13|           1|
    |add_ln62_fu_729_p2      |         +|   0|  0|   13|           4|           1|
    |add_ln63_fu_710_p2      |         +|   0|  0|   14|           9|           1|
    |result_V_11_fu_1052_p2  |         -|   0|  0|   15|           1|           8|
    |result_V_15_fu_1098_p2  |         -|   0|  0|   15|           1|           8|
    |sub_ln1512_1_fu_912_p2  |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_fu_851_p2    |         -|   0|  0|   15|           7|           8|
    |icmp_ln62_fu_665_p2     |      icmp|   0|  0|   12|          13|          13|
    |icmp_ln63_fu_680_p2     |      icmp|   0|  0|   11|           9|           9|
    |r_V_54_fu_1011_p2       |      lshr|   0|  0|  163|          55|          55|
    |r_V_fu_950_p2           |      lshr|   0|  0|  163|          55|          55|
    |or_ln73_fu_1121_p2      |        or|   0|  0|   10|          10|           1|
    |p_Val2_s_fu_742_p13     |    select|   0|  0|    4|           1|           4|
    |result_V_16_fu_1103_p3  |    select|   0|  0|    8|           1|           8|
    |result_V_fu_1057_p3     |    select|   0|  0|    8|           1|           8|
    |select_ln62_fu_686_p3   |    select|   0|  0|    9|           1|           1|
    |ush_1_fu_922_p3         |    select|   0|  0|    9|           1|           9|
    |ush_fu_861_p3           |    select|   0|  0|    9|           1|           9|
    |val_1_fu_1045_p3        |    select|   0|  0|    8|           1|           8|
    |val_fu_984_p3           |    select|   0|  0|    8|           1|           8|
    |r_V_53_fu_956_p2        |       shl|   0|  0|  163|          55|          55|
    |r_V_55_fu_1017_p2       |       shl|   0|  0|  163|          55|          55|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  879|         321|         351|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j3_load               |   9|          2|    9|         18|
    |i3_fu_156                              |   9|          2|    4|          8|
    |indvar_flatten7_fu_160                 |   9|          2|   13|         26|
    |j3_fu_152                              |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   50|        100|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |conv_i1_reg_1278                     |  32|   0|   32|          0|
    |conv_i_reg_1273                      |  32|   0|   32|          0|
    |i3_fu_156                            |   4|   0|    4|          0|
    |icmp_ln63_reg_1168                   |   1|   0|    1|          0|
    |indvar_flatten7_fu_160               |  13|   0|   13|          0|
    |isNeg_1_reg_1329                     |   1|   0|    1|          0|
    |isNeg_reg_1309                       |   1|   0|    1|          0|
    |j3_fu_152                            |   9|   0|    9|          0|
    |outp0_dp_reg_1243                    |  24|   0|   24|          0|
    |outp0_f_reg_1289                     |  32|   0|   32|          0|
    |outp1_dp_reg_1248                    |  24|   0|   24|          0|
    |outp1_f_reg_1294                     |  32|   0|   32|          0|
    |p_Result_36_reg_1304                 |  23|   0|   23|          0|
    |p_Result_37_reg_1319                 |   1|   0|    1|          0|
    |p_Result_37_reg_1319_pp0_iter13_reg  |   1|   0|    1|          0|
    |p_Result_38_reg_1324                 |  23|   0|   23|          0|
    |p_Result_s_reg_1299                  |   1|   0|    1|          0|
    |p_Result_s_reg_1299_pp0_iter13_reg   |   1|   0|    1|          0|
    |select_ln62_1_reg_1238               |   4|   0|    4|          0|
    |select_ln62_reg_1173                 |   9|   0|    9|          0|
    |ush_1_reg_1334                       |   9|   0|    9|          0|
    |ush_reg_1314                         |   9|   0|    9|          0|
    |v341_load_reg_1268                   |  32|   0|   32|          0|
    |val_1_reg_1345                       |   8|   0|    8|          0|
    |val_reg_1339                         |   8|   0|    8|          0|
    |select_ln62_1_reg_1238               |  64|  32|    4|          0|
    |select_ln62_reg_1173                 |  64|  32|    9|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 491|  64|  376|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3|  return value|
|v341_address0           |  out|    4|   ap_memory|                                            v341|         array|
|v341_ce0                |  out|    1|   ap_memory|                                            v341|         array|
|v341_q0                 |   in|   32|   ap_memory|                                            v341|         array|
|v13_11_address0         |  out|   10|   ap_memory|                                          v13_11|         array|
|v13_11_ce0              |  out|    1|   ap_memory|                                          v13_11|         array|
|v13_11_we0              |  out|    1|   ap_memory|                                          v13_11|         array|
|v13_11_d0               |  out|    8|   ap_memory|                                          v13_11|         array|
|v13_11_address1         |  out|   10|   ap_memory|                                          v13_11|         array|
|v13_11_ce1              |  out|    1|   ap_memory|                                          v13_11|         array|
|v13_11_we1              |  out|    1|   ap_memory|                                          v13_11|         array|
|v13_11_d1               |  out|    8|   ap_memory|                                          v13_11|         array|
|v13_10_address0         |  out|   10|   ap_memory|                                          v13_10|         array|
|v13_10_ce0              |  out|    1|   ap_memory|                                          v13_10|         array|
|v13_10_we0              |  out|    1|   ap_memory|                                          v13_10|         array|
|v13_10_d0               |  out|    8|   ap_memory|                                          v13_10|         array|
|v13_10_address1         |  out|   10|   ap_memory|                                          v13_10|         array|
|v13_10_ce1              |  out|    1|   ap_memory|                                          v13_10|         array|
|v13_10_we1              |  out|    1|   ap_memory|                                          v13_10|         array|
|v13_10_d1               |  out|    8|   ap_memory|                                          v13_10|         array|
|v13_9_address0          |  out|   10|   ap_memory|                                           v13_9|         array|
|v13_9_ce0               |  out|    1|   ap_memory|                                           v13_9|         array|
|v13_9_we0               |  out|    1|   ap_memory|                                           v13_9|         array|
|v13_9_d0                |  out|    8|   ap_memory|                                           v13_9|         array|
|v13_9_address1          |  out|   10|   ap_memory|                                           v13_9|         array|
|v13_9_ce1               |  out|    1|   ap_memory|                                           v13_9|         array|
|v13_9_we1               |  out|    1|   ap_memory|                                           v13_9|         array|
|v13_9_d1                |  out|    8|   ap_memory|                                           v13_9|         array|
|v13_8_address0          |  out|   10|   ap_memory|                                           v13_8|         array|
|v13_8_ce0               |  out|    1|   ap_memory|                                           v13_8|         array|
|v13_8_we0               |  out|    1|   ap_memory|                                           v13_8|         array|
|v13_8_d0                |  out|    8|   ap_memory|                                           v13_8|         array|
|v13_8_address1          |  out|   10|   ap_memory|                                           v13_8|         array|
|v13_8_ce1               |  out|    1|   ap_memory|                                           v13_8|         array|
|v13_8_we1               |  out|    1|   ap_memory|                                           v13_8|         array|
|v13_8_d1                |  out|    8|   ap_memory|                                           v13_8|         array|
|v13_7_address0          |  out|   10|   ap_memory|                                           v13_7|         array|
|v13_7_ce0               |  out|    1|   ap_memory|                                           v13_7|         array|
|v13_7_we0               |  out|    1|   ap_memory|                                           v13_7|         array|
|v13_7_d0                |  out|    8|   ap_memory|                                           v13_7|         array|
|v13_7_address1          |  out|   10|   ap_memory|                                           v13_7|         array|
|v13_7_ce1               |  out|    1|   ap_memory|                                           v13_7|         array|
|v13_7_we1               |  out|    1|   ap_memory|                                           v13_7|         array|
|v13_7_d1                |  out|    8|   ap_memory|                                           v13_7|         array|
|v13_6_address0          |  out|   10|   ap_memory|                                           v13_6|         array|
|v13_6_ce0               |  out|    1|   ap_memory|                                           v13_6|         array|
|v13_6_we0               |  out|    1|   ap_memory|                                           v13_6|         array|
|v13_6_d0                |  out|    8|   ap_memory|                                           v13_6|         array|
|v13_6_address1          |  out|   10|   ap_memory|                                           v13_6|         array|
|v13_6_ce1               |  out|    1|   ap_memory|                                           v13_6|         array|
|v13_6_we1               |  out|    1|   ap_memory|                                           v13_6|         array|
|v13_6_d1                |  out|    8|   ap_memory|                                           v13_6|         array|
|v13_5_address0          |  out|   10|   ap_memory|                                           v13_5|         array|
|v13_5_ce0               |  out|    1|   ap_memory|                                           v13_5|         array|
|v13_5_we0               |  out|    1|   ap_memory|                                           v13_5|         array|
|v13_5_d0                |  out|    8|   ap_memory|                                           v13_5|         array|
|v13_5_address1          |  out|   10|   ap_memory|                                           v13_5|         array|
|v13_5_ce1               |  out|    1|   ap_memory|                                           v13_5|         array|
|v13_5_we1               |  out|    1|   ap_memory|                                           v13_5|         array|
|v13_5_d1                |  out|    8|   ap_memory|                                           v13_5|         array|
|v13_4_address0          |  out|   10|   ap_memory|                                           v13_4|         array|
|v13_4_ce0               |  out|    1|   ap_memory|                                           v13_4|         array|
|v13_4_we0               |  out|    1|   ap_memory|                                           v13_4|         array|
|v13_4_d0                |  out|    8|   ap_memory|                                           v13_4|         array|
|v13_4_address1          |  out|   10|   ap_memory|                                           v13_4|         array|
|v13_4_ce1               |  out|    1|   ap_memory|                                           v13_4|         array|
|v13_4_we1               |  out|    1|   ap_memory|                                           v13_4|         array|
|v13_4_d1                |  out|    8|   ap_memory|                                           v13_4|         array|
|v13_3_address0          |  out|   10|   ap_memory|                                           v13_3|         array|
|v13_3_ce0               |  out|    1|   ap_memory|                                           v13_3|         array|
|v13_3_we0               |  out|    1|   ap_memory|                                           v13_3|         array|
|v13_3_d0                |  out|    8|   ap_memory|                                           v13_3|         array|
|v13_3_address1          |  out|   10|   ap_memory|                                           v13_3|         array|
|v13_3_ce1               |  out|    1|   ap_memory|                                           v13_3|         array|
|v13_3_we1               |  out|    1|   ap_memory|                                           v13_3|         array|
|v13_3_d1                |  out|    8|   ap_memory|                                           v13_3|         array|
|v13_2_address0          |  out|   10|   ap_memory|                                           v13_2|         array|
|v13_2_ce0               |  out|    1|   ap_memory|                                           v13_2|         array|
|v13_2_we0               |  out|    1|   ap_memory|                                           v13_2|         array|
|v13_2_d0                |  out|    8|   ap_memory|                                           v13_2|         array|
|v13_2_address1          |  out|   10|   ap_memory|                                           v13_2|         array|
|v13_2_ce1               |  out|    1|   ap_memory|                                           v13_2|         array|
|v13_2_we1               |  out|    1|   ap_memory|                                           v13_2|         array|
|v13_2_d1                |  out|    8|   ap_memory|                                           v13_2|         array|
|v13_1_address0          |  out|   10|   ap_memory|                                           v13_1|         array|
|v13_1_ce0               |  out|    1|   ap_memory|                                           v13_1|         array|
|v13_1_we0               |  out|    1|   ap_memory|                                           v13_1|         array|
|v13_1_d0                |  out|    8|   ap_memory|                                           v13_1|         array|
|v13_1_address1          |  out|   10|   ap_memory|                                           v13_1|         array|
|v13_1_ce1               |  out|    1|   ap_memory|                                           v13_1|         array|
|v13_1_we1               |  out|    1|   ap_memory|                                           v13_1|         array|
|v13_1_d1                |  out|    8|   ap_memory|                                           v13_1|         array|
|v13_0_address0          |  out|   10|   ap_memory|                                           v13_0|         array|
|v13_0_ce0               |  out|    1|   ap_memory|                                           v13_0|         array|
|v13_0_we0               |  out|    1|   ap_memory|                                           v13_0|         array|
|v13_0_d0                |  out|    8|   ap_memory|                                           v13_0|         array|
|v13_0_address1          |  out|   10|   ap_memory|                                           v13_0|         array|
|v13_0_ce1               |  out|    1|   ap_memory|                                           v13_0|         array|
|v13_0_we1               |  out|    1|   ap_memory|                                           v13_0|         array|
|v13_0_d1                |  out|    8|   ap_memory|                                           v13_0|         array|
|acc_outp_V_address0     |  out|    9|   ap_memory|                                      acc_outp_V|         array|
|acc_outp_V_ce0          |  out|    1|   ap_memory|                                      acc_outp_V|         array|
|acc_outp_V_q0           |   in|   48|   ap_memory|                                      acc_outp_V|         array|
|acc_outp_V_1_address0   |  out|    9|   ap_memory|                                    acc_outp_V_1|         array|
|acc_outp_V_1_ce0        |  out|    1|   ap_memory|                                    acc_outp_V_1|         array|
|acc_outp_V_1_q0         |   in|   48|   ap_memory|                                    acc_outp_V_1|         array|
|acc_outp_V_2_address0   |  out|    9|   ap_memory|                                    acc_outp_V_2|         array|
|acc_outp_V_2_ce0        |  out|    1|   ap_memory|                                    acc_outp_V_2|         array|
|acc_outp_V_2_q0         |   in|   48|   ap_memory|                                    acc_outp_V_2|         array|
|acc_outp_V_3_address0   |  out|    9|   ap_memory|                                    acc_outp_V_3|         array|
|acc_outp_V_3_ce0        |  out|    1|   ap_memory|                                    acc_outp_V_3|         array|
|acc_outp_V_3_q0         |   in|   48|   ap_memory|                                    acc_outp_V_3|         array|
|acc_outp_V_4_address0   |  out|    9|   ap_memory|                                    acc_outp_V_4|         array|
|acc_outp_V_4_ce0        |  out|    1|   ap_memory|                                    acc_outp_V_4|         array|
|acc_outp_V_4_q0         |   in|   48|   ap_memory|                                    acc_outp_V_4|         array|
|acc_outp_V_5_address0   |  out|    9|   ap_memory|                                    acc_outp_V_5|         array|
|acc_outp_V_5_ce0        |  out|    1|   ap_memory|                                    acc_outp_V_5|         array|
|acc_outp_V_5_q0         |   in|   48|   ap_memory|                                    acc_outp_V_5|         array|
|acc_outp_V_6_address0   |  out|    9|   ap_memory|                                    acc_outp_V_6|         array|
|acc_outp_V_6_ce0        |  out|    1|   ap_memory|                                    acc_outp_V_6|         array|
|acc_outp_V_6_q0         |   in|   48|   ap_memory|                                    acc_outp_V_6|         array|
|acc_outp_V_7_address0   |  out|    9|   ap_memory|                                    acc_outp_V_7|         array|
|acc_outp_V_7_ce0        |  out|    1|   ap_memory|                                    acc_outp_V_7|         array|
|acc_outp_V_7_q0         |   in|   48|   ap_memory|                                    acc_outp_V_7|         array|
|acc_outp_V_8_address0   |  out|    9|   ap_memory|                                    acc_outp_V_8|         array|
|acc_outp_V_8_ce0        |  out|    1|   ap_memory|                                    acc_outp_V_8|         array|
|acc_outp_V_8_q0         |   in|   48|   ap_memory|                                    acc_outp_V_8|         array|
|acc_outp_V_9_address0   |  out|    9|   ap_memory|                                    acc_outp_V_9|         array|
|acc_outp_V_9_ce0        |  out|    1|   ap_memory|                                    acc_outp_V_9|         array|
|acc_outp_V_9_q0         |   in|   48|   ap_memory|                                    acc_outp_V_9|         array|
|acc_outp_V_10_address0  |  out|    9|   ap_memory|                                   acc_outp_V_10|         array|
|acc_outp_V_10_ce0       |  out|    1|   ap_memory|                                   acc_outp_V_10|         array|
|acc_outp_V_10_q0        |   in|   48|   ap_memory|                                   acc_outp_V_10|         array|
|acc_outp_V_11_address0  |  out|    9|   ap_memory|                                   acc_outp_V_11|         array|
|acc_outp_V_11_ce0       |  out|    1|   ap_memory|                                   acc_outp_V_11|         array|
|acc_outp_V_11_q0        |   in|   48|   ap_memory|                                   acc_outp_V_11|         array|
+------------------------+-----+-----+------------+------------------------------------------------+--------------+

