#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* S_H_SC */
S_H_SC__BST EQU CYREG_SC0_BST
S_H_SC__CLK EQU CYREG_SC0_CLK
S_H_SC__CMPINV EQU CYREG_SC_CMPINV
S_H_SC__CMPINV_MASK EQU 0x01
S_H_SC__CPTR EQU CYREG_SC_CPTR
S_H_SC__CPTR_MASK EQU 0x01
S_H_SC__CR0 EQU CYREG_SC0_CR0
S_H_SC__CR1 EQU CYREG_SC0_CR1
S_H_SC__CR2 EQU CYREG_SC0_CR2
S_H_SC__MSK EQU CYREG_SC_MSK
S_H_SC__MSK_MASK EQU 0x01
S_H_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
S_H_SC__PM_ACT_MSK EQU 0x01
S_H_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
S_H_SC__PM_STBY_MSK EQU 0x01
S_H_SC__SR EQU CYREG_SC_SR
S_H_SC__SR_MASK EQU 0x01
S_H_SC__SW0 EQU CYREG_SC0_SW0
S_H_SC__SW10 EQU CYREG_SC0_SW10
S_H_SC__SW2 EQU CYREG_SC0_SW2
S_H_SC__SW3 EQU CYREG_SC0_SW3
S_H_SC__SW4 EQU CYREG_SC0_SW4
S_H_SC__SW6 EQU CYREG_SC0_SW6
S_H_SC__SW7 EQU CYREG_SC0_SW7
S_H_SC__SW8 EQU CYREG_SC0_SW8
S_H_SC__WRK1 EQU CYREG_SC_WRK1
S_H_SC__WRK1_MASK EQU 0x01

/* P0_1 */
P0_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
P0_1__0__MASK EQU 0x02
P0_1__0__PC EQU CYREG_PRT0_PC1
P0_1__0__PORT EQU 0
P0_1__0__SHIFT EQU 1
P0_1__AG EQU CYREG_PRT0_AG
P0_1__AMUX EQU CYREG_PRT0_AMUX
P0_1__BIE EQU CYREG_PRT0_BIE
P0_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_1__BYP EQU CYREG_PRT0_BYP
P0_1__CTL EQU CYREG_PRT0_CTL
P0_1__DM0 EQU CYREG_PRT0_DM0
P0_1__DM1 EQU CYREG_PRT0_DM1
P0_1__DM2 EQU CYREG_PRT0_DM2
P0_1__DR EQU CYREG_PRT0_DR
P0_1__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_1__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_1__MASK EQU 0x02
P0_1__PORT EQU 0
P0_1__PRT EQU CYREG_PRT0_PRT
P0_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_1__PS EQU CYREG_PRT0_PS
P0_1__SHIFT EQU 1
P0_1__SLW EQU CYREG_PRT0_SLW

/* P0_3 */
P0_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
P0_3__0__MASK EQU 0x08
P0_3__0__PC EQU CYREG_PRT0_PC3
P0_3__0__PORT EQU 0
P0_3__0__SHIFT EQU 3
P0_3__AG EQU CYREG_PRT0_AG
P0_3__AMUX EQU CYREG_PRT0_AMUX
P0_3__BIE EQU CYREG_PRT0_BIE
P0_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_3__BYP EQU CYREG_PRT0_BYP
P0_3__CTL EQU CYREG_PRT0_CTL
P0_3__DM0 EQU CYREG_PRT0_DM0
P0_3__DM1 EQU CYREG_PRT0_DM1
P0_3__DM2 EQU CYREG_PRT0_DM2
P0_3__DR EQU CYREG_PRT0_DR
P0_3__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_3__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_3__MASK EQU 0x08
P0_3__PORT EQU 0
P0_3__PRT EQU CYREG_PRT0_PRT
P0_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_3__PS EQU CYREG_PRT0_PS
P0_3__SHIFT EQU 3
P0_3__SLW EQU CYREG_PRT0_SLW

/* P0_4 */
P0_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
P0_4__0__MASK EQU 0x10
P0_4__0__PC EQU CYREG_PRT0_PC4
P0_4__0__PORT EQU 0
P0_4__0__SHIFT EQU 4
P0_4__AG EQU CYREG_PRT0_AG
P0_4__AMUX EQU CYREG_PRT0_AMUX
P0_4__BIE EQU CYREG_PRT0_BIE
P0_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_4__BYP EQU CYREG_PRT0_BYP
P0_4__CTL EQU CYREG_PRT0_CTL
P0_4__DM0 EQU CYREG_PRT0_DM0
P0_4__DM1 EQU CYREG_PRT0_DM1
P0_4__DM2 EQU CYREG_PRT0_DM2
P0_4__DR EQU CYREG_PRT0_DR
P0_4__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_4__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_4__MASK EQU 0x10
P0_4__PORT EQU 0
P0_4__PRT EQU CYREG_PRT0_PRT
P0_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_4__PS EQU CYREG_PRT0_PS
P0_4__SHIFT EQU 4
P0_4__SLW EQU CYREG_PRT0_SLW

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Pin_1__0__MASK EQU 0x80
Pin_1__0__PC EQU CYREG_PRT6_PC7
Pin_1__0__PORT EQU 6
Pin_1__0__SHIFT EQU 7
Pin_1__AG EQU CYREG_PRT6_AG
Pin_1__AMUX EQU CYREG_PRT6_AMUX
Pin_1__BIE EQU CYREG_PRT6_BIE
Pin_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_1__BYP EQU CYREG_PRT6_BYP
Pin_1__CTL EQU CYREG_PRT6_CTL
Pin_1__DM0 EQU CYREG_PRT6_DM0
Pin_1__DM1 EQU CYREG_PRT6_DM1
Pin_1__DM2 EQU CYREG_PRT6_DM2
Pin_1__DR EQU CYREG_PRT6_DR
Pin_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_1__MASK EQU 0x80
Pin_1__PORT EQU 6
Pin_1__PRT EQU CYREG_PRT6_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_1__PS EQU CYREG_PRT6_PS
Pin_1__SHIFT EQU 7
Pin_1__SLW EQU CYREG_PRT6_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Clock_1__CFG3_PHASE_DLY_MASK EQU 0x0F
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Clock_1__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
