# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AES_on_FPGA.srcs/sources_1/imports/AES-on-FPGA.srcs/sources_1/new/aes_sbox.v" \
"../../../../AES_on_FPGA.srcs/sources_1/imports/AES-on-FPGA.srcs/sources_1/new/AES_TOP.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
