<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AMC-CARRIER-CORE: mapping Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AMC-CARRIER-CORE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classRtmRfInterlockCore_1_1mapping.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">mapping Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:ac07de2dcab1a3b254015f8f4a8cebe37"><td class="memItemLeft" align="right" valign="top"><a id="ac07de2dcab1a3b254015f8f4a8cebe37"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ac07de2dcab1a3b254015f8f4a8cebe37">BUFFER_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abe4c2b4c48cdee81127df857a90088c6"><td class="memItemLeft" align="right" valign="top"><a id="abe4c2b4c48cdee81127df857a90088c6"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#abe4c2b4c48cdee81127df857a90088c6">BUFFER_ADDR_SIZE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d399bfea08cc375d139e84cea6f6231"><td class="memItemLeft" align="right" valign="top"><a id="a0d399bfea08cc375d139e84cea6f6231"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a0d399bfea08cc375d139e84cea6f6231">NUM_AXI_MASTERS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7dbd47a6dc127e695cef9b1844ac6daa"><td class="memItemLeft" align="right" valign="top"><a id="a7dbd47a6dc127e695cef9b1844ac6daa"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a7dbd47a6dc127e695cef9b1844ac6daa">CPLD_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0fe230b290eefa04852e3b002d174ccd"><td class="memItemLeft" align="right" valign="top"><a id="a0fe230b290eefa04852e3b002d174ccd"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a0fe230b290eefa04852e3b002d174ccd">THR_KLY_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8457c5ef8de64a92a1e101dd1b39e2e1"><td class="memItemLeft" align="right" valign="top"><a id="a8457c5ef8de64a92a1e101dd1b39e2e1"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a8457c5ef8de64a92a1e101dd1b39e2e1">THR_MOD_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac2fb5c91558c8ca65c1c4f3e0f2a310c"><td class="memItemLeft" align="right" valign="top"><a id="ac2fb5c91558c8ca65c1c4f3e0f2a310c"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ac2fb5c91558c8ca65c1c4f3e0f2a310c">THR_ADC_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a96c9cd10f9cda4f20feed55c1af03000"><td class="memItemLeft" align="right" valign="top"><a id="a96c9cd10f9cda4f20feed55c1af03000"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a96c9cd10f9cda4f20feed55c1af03000">RTM_REG_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a37c70c0f57d588460b5821cc529c83ba"><td class="memItemLeft" align="right" valign="top"><a id="a37c70c0f57d588460b5821cc529c83ba"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a37c70c0f57d588460b5821cc529c83ba">BUF0_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a99682b789f35fe40e6e1d72324220f35"><td class="memItemLeft" align="right" valign="top"><a id="a99682b789f35fe40e6e1d72324220f35"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a99682b789f35fe40e6e1d72324220f35">BUF1_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae93ae14af17df5a42a6c3523a2091bc3"><td class="memItemLeft" align="right" valign="top"><a id="ae93ae14af17df5a42a6c3523a2091bc3"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ae93ae14af17df5a42a6c3523a2091bc3">BUF0_HIST_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aca9dca9c6a2471694155279886cad2a7"><td class="memItemLeft" align="right" valign="top"><a id="aca9dca9c6a2471694155279886cad2a7"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#aca9dca9c6a2471694155279886cad2a7">BUF1_HIST_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5d5ee9c837174295adcfbec2f31ea26"><td class="memItemLeft" align="right" valign="top"><a id="ae5d5ee9c837174295adcfbec2f31ea26"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ae5d5ee9c837174295adcfbec2f31ea26">CPLD_ADDRESS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_0000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0c50918581df3b2191d4345f52ee56c7"><td class="memItemLeft" align="right" valign="top"><a id="a0c50918581df3b2191d4345f52ee56c7"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a0c50918581df3b2191d4345f52ee56c7">THR_KLY_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_0400 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abab0403f2b7b49c0d4069b70c805b11f"><td class="memItemLeft" align="right" valign="top"><a id="abab0403f2b7b49c0d4069b70c805b11f"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#abab0403f2b7b49c0d4069b70c805b11f">THR_MOD_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_0800 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8d5a1d8c019cc5af50d9e3202d64410a"><td class="memItemLeft" align="right" valign="top"><a id="a8d5a1d8c019cc5af50d9e3202d64410a"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a8d5a1d8c019cc5af50d9e3202d64410a">THR_ADC_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_0C00 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a01bdf2ae7b64b03ad9e761a5db4ce289"><td class="memItemLeft" align="right" valign="top"><a id="a01bdf2ae7b64b03ad9e761a5db4ce289"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a01bdf2ae7b64b03ad9e761a5db4ce289">RTM_REG_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_1000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4eb8df9ef8690ce7e0e17349420cfa1c"><td class="memItemLeft" align="right" valign="top"><a id="a4eb8df9ef8690ce7e0e17349420cfa1c"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a4eb8df9ef8690ce7e0e17349420cfa1c">BUF0_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_2000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a394d0f0698093943f2dbd9afd4d822cb"><td class="memItemLeft" align="right" valign="top"><a id="a394d0f0698093943f2dbd9afd4d822cb"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a394d0f0698093943f2dbd9afd4d822cb">BUF1_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_3000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afb49838ddef9b504c1caeebddbbea9ae"><td class="memItemLeft" align="right" valign="top"><a id="afb49838ddef9b504c1caeebddbbea9ae"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#afb49838ddef9b504c1caeebddbbea9ae">BUF0_HIST_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_4000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aff406881f8efd0ec5ea8243f3f361be1"><td class="memItemLeft" align="right" valign="top"><a id="aff406881f8efd0ec5ea8243f3f361be1"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#aff406881f8efd0ec5ea8243f3f361be1">BUF1_HIST_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_8000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae895d7f8b9548fbe2b3c7901dbc043f2"><td class="memItemLeft" align="right" valign="top"><a id="ae895d7f8b9548fbe2b3c7901dbc043f2"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ae895d7f8b9548fbe2b3c7901dbc043f2">AXI_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteCrossbarMasterConfigArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">CPLD_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">CPLD_ADDRESS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">THR_KLY_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">THR_KLY_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">THR_MOD_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">THR_MOD_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">THR_ADC_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">THR_ADC_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">RTM_REG_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RTM_REG_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">BUF0_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUF0_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">BUF1_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUF1_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">BUF0_HIST_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUF0_HIST_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">BUF1_HIST_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUF1_HIST_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a1af949f9b0889fd5d8100d751daf02ae"><td class="memItemLeft" align="right" valign="top"><a id="a1af949f9b0889fd5d8100d751daf02ae"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a1af949f9b0889fd5d8100d751daf02ae">writeMasters</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteMasterArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acf5495fbda004b2e989b0eb07d1a3c4b"><td class="memItemLeft" align="right" valign="top"><a id="acf5495fbda004b2e989b0eb07d1a3c4b"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#acf5495fbda004b2e989b0eb07d1a3c4b">writeSlaves</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa6d8e79d196a9a6cc1de0c2cfa018631"><td class="memItemLeft" align="right" valign="top"><a id="aa6d8e79d196a9a6cc1de0c2cfa018631"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#aa6d8e79d196a9a6cc1de0c2cfa018631">readMasters</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadMasterArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5a7a9a425f8ac883942edddbe53f2f0f"><td class="memItemLeft" align="right" valign="top"><a id="a5a7a9a425f8ac883942edddbe53f2f0f"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a5a7a9a425f8ac883942edddbe53f2f0f">readSlaves</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a303042817278688dee3aab2210d1c7a0"><td class="memItemLeft" align="right" valign="top"><a id="a303042817278688dee3aab2210d1c7a0"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a303042817278688dee3aab2210d1c7a0">s_recClkDiv2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af409936abf5a5a6ba23f613ac2445980"><td class="memItemLeft" align="right" valign="top"><a id="af409936abf5a5a6ba23f613ac2445980"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#af409936abf5a5a6ba23f613ac2445980">s_recRstDiv2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa54a421c104a681ea2f53333ee63f6b7"><td class="memItemLeft" align="right" valign="top"><a id="aa54a421c104a681ea2f53333ee63f6b7"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#aa54a421c104a681ea2f53333ee63f6b7">s_hsAdcdataAsync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afccda49e87c133bbc4b2dc7373c5f234"><td class="memItemLeft" align="right" valign="top"><a id="afccda49e87c133bbc4b2dc7373c5f234"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#afccda49e87c133bbc4b2dc7373c5f234">s_hsAdcdataSync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a197a2ca93bad7383fbfc1a89af08b72e"><td class="memItemLeft" align="right" valign="top"><a id="a197a2ca93bad7383fbfc1a89af08b72e"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a197a2ca93bad7383fbfc1a89af08b72e">s_hsAdcValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa93fadc23178eeb3e27c5bbf2c0a6042"><td class="memItemLeft" align="right" valign="top"><a id="aa93fadc23178eeb3e27c5bbf2c0a6042"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#aa93fadc23178eeb3e27c5bbf2c0a6042">s_ringClr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a07e39bf1e2a283544b0c51181349bcf1"><td class="memItemLeft" align="right" valign="top"><a id="a07e39bf1e2a283544b0c51181349bcf1"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a07e39bf1e2a283544b0c51181349bcf1">s_ringWrEn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5b2039eac9b102663a3ee0691f86ac14"><td class="memItemLeft" align="right" valign="top"><a id="a5b2039eac9b102663a3ee0691f86ac14"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a5b2039eac9b102663a3ee0691f86ac14">s_bufferData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Slv32Array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a961d5d97fb6d6b3d6c0b6ea1c8077403"><td class="memItemLeft" align="right" valign="top"><a id="a961d5d97fb6d6b3d6c0b6ea1c8077403"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a961d5d97fb6d6b3d6c0b6ea1c8077403">s_faultClearExt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab5432f4533b6d0c51f4f069c32e527d3"><td class="memItemLeft" align="right" valign="top"><a id="ab5432f4533b6d0c51f4f069c32e527d3"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ab5432f4533b6d0c51f4f069c32e527d3">s_softClear</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acc8aa4831dd52a36489c324c583a3d0b"><td class="memItemLeft" align="right" valign="top"><a id="acc8aa4831dd52a36489c324c583a3d0b"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#acc8aa4831dd52a36489c324c583a3d0b">s_softTrig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a23c9dd30f0e820212fb8359a2f0c2950"><td class="memItemLeft" align="right" valign="top"><a id="a23c9dd30f0e820212fb8359a2f0c2950"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a23c9dd30f0e820212fb8359a2f0c2950">s_hsAdcLocked</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5f99ff4ccb2d844e9766c00aca13074b"><td class="memItemLeft" align="right" valign="top"><a id="a5f99ff4ccb2d844e9766c00aca13074b"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a5f99ff4ccb2d844e9766c00aca13074b">s_curDelay</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Slv9Array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2333174f380d062f6105a79aa00234fc"><td class="memItemLeft" align="right" valign="top"><a id="a2333174f380d062f6105a79aa00234fc"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a2333174f380d062f6105a79aa00234fc">s_setDelay</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Slv9Array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa07d4e8e92e834cdfa18734d84d0ef46"><td class="memItemLeft" align="right" valign="top"><a id="aa07d4e8e92e834cdfa18734d84d0ef46"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#aa07d4e8e92e834cdfa18734d84d0ef46">s_setValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af81fc04ab1ae63579f98e6f8e966416d"><td class="memItemLeft" align="right" valign="top"><a id="af81fc04ab1ae63579f98e6f8e966416d"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#af81fc04ab1ae63579f98e6f8e966416d">s_sclkVec</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afb4ae3cfe5ed337667844418c43a4ca1"><td class="memItemLeft" align="right" valign="top"><a id="afb4ae3cfe5ed337667844418c43a4ca1"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#afb4ae3cfe5ed337667844418c43a4ca1">s_doutVec</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aede354af0437046adcc8a6854553e240"><td class="memItemLeft" align="right" valign="top"><a id="aede354af0437046adcc8a6854553e240"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#aede354af0437046adcc8a6854553e240">s_csbVec</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4a06f14132ace6008abc035765227920"><td class="memItemLeft" align="right" valign="top"><a id="a4a06f14132ace6008abc035765227920"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a4a06f14132ace6008abc035765227920">s_muxSClk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0e288ec67ece74be3a061aac5098394f"><td class="memItemLeft" align="right" valign="top"><a id="a0e288ec67ece74be3a061aac5098394f"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a0e288ec67ece74be3a061aac5098394f">s_writePointer</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUFFER_ADDR_SIZE_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abc13d72e0f32bbad5625332411bcbbd4"><td class="memItemLeft" align="right" valign="top"><a id="abc13d72e0f32bbad5625332411bcbbd4"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#abc13d72e0f32bbad5625332411bcbbd4">s_timestamp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Slv64Array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2006933b04afb4c76bea433e87c005f5"><td class="memItemLeft" align="right" valign="top"><a id="a2006933b04afb4c76bea433e87c005f5"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a2006933b04afb4c76bea433e87c005f5">s_streamEn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a5df5f0eba02f3e58776cb180da69bf4a"><td class="memItemLeft" align="right" valign="top"><a id="a5df5f0eba02f3e58776cb180da69bf4a"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a5df5f0eba02f3e58776cb180da69bf4a">u_xbar</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axilitecrossbar</b>  </td></tr>
<tr class="memitem:a3753ac6c58617c8518efe5c1c8bd24e0"><td class="memItemLeft" align="right" valign="top"><a id="a3753ac6c58617c8518efe5c1c8bd24e0"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a3753ac6c58617c8518efe5c1c8bd24e0">u_clockmanager</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>clockmanagerultrascale</b>  </td></tr>
<tr class="memitem:a9880ccece38aa4b4dc40219420735a16"><td class="memItemLeft" align="right" valign="top"><a id="a9880ccece38aa4b4dc40219420735a16"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a9880ccece38aa4b4dc40219420735a16">u_ad9229core</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Ad9229Core</b>  <em><a class="el" href="classAd9229Core.html">&lt;Entity Ad9229Core&gt;</a></em></td></tr>
<tr class="memitem:a9199b5e48a4d0ff4c0714111601ab26f"><td class="memItemLeft" align="right" valign="top"><a id="a9199b5e48a4d0ff4c0714111601ab26f"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a9199b5e48a4d0ff4c0714111601ab26f">u_syncfifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>synchronizerfifo</b>  </td></tr>
<tr class="memitem:a91f23737971baca7db09bd1f304960dc"><td class="memItemLeft" align="right" valign="top"><a id="a91f23737971baca7db09bd1f304960dc"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a91f23737971baca7db09bd1f304960dc">u_cpldspi</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axispimaster</b>  </td></tr>
<tr class="memitem:a9578c64c0a9c4bafb618334fe98b5162"><td class="memItemLeft" align="right" valign="top"><a id="a9578c64c0a9c4bafb618334fe98b5162"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a9578c64c0a9c4bafb618334fe98b5162">u_thrspi</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axispimaster</b>  </td></tr>
<tr class="memitem:a31ef830b485de8d8e3c4b56722b9c4de"><td class="memItemLeft" align="right" valign="top"><a id="a31ef830b485de8d8e3c4b56722b9c4de"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a31ef830b485de8d8e3c4b56722b9c4de">u_adcspi</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiSpiAd7682</b>  <em><a class="el" href="classAxiSpiAd7682.html">&lt;Entity AxiSpiAd7682&gt;</a></em></td></tr>
<tr class="memitem:adfdec67316d874e79579d5984be4cd6b"><td class="memItemLeft" align="right" valign="top"><a id="adfdec67316d874e79579d5984be4cd6b"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#adfdec67316d874e79579d5984be4cd6b">u_rtmllrfmpsreg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RtmRfInterlockReg</b>  <em><a class="el" href="classRtmRfInterlockReg.html">&lt;Entity RtmRfInterlockReg&gt;</a></em></td></tr>
<tr class="memitem:a6a72624eb6b8306bd26b76d583f9714f"><td class="memItemLeft" align="right" valign="top"><a id="a6a72624eb6b8306bd26b76d583f9714f"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a6a72624eb6b8306bd26b76d583f9714f">u_ringbufferctrl</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RingBufferCtrl</b>  <em><a class="el" href="classRingBufferCtrl.html">&lt;Entity RingBufferCtrl&gt;</a></em></td></tr>
<tr class="memitem:a175045c0d6f10488f67484729eced9b0"><td class="memItemLeft" align="right" valign="top"><a id="a175045c0d6f10488f67484729eced9b0"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a175045c0d6f10488f67484729eced9b0">u_axiliteringbuffer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axiliteringbuffer</b>  </td></tr>
<tr class="memitem:a1343283259c72ff639617f12f3a6b4a1"><td class="memItemLeft" align="right" valign="top"><a id="a1343283259c72ff639617f12f3a6b4a1"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a1343283259c72ff639617f12f3a6b4a1">u_hist_buf</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RtmRfInterlockFaultBuffer</b>  <em><a class="el" href="classRtmRfInterlockFaultBuffer.html">&lt;Entity RtmRfInterlockFaultBuffer&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>AppHardware/RtmRfInterlock/core/RtmRfInterlockCore.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classRtmRfInterlockCore.html">RtmRfInterlockCore</a></li><li class="navelem"><a class="el" href="classRtmRfInterlockCore_1_1mapping.html">mapping</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
