
adc_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003074  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080031fc  080031fc  000041fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800322c  0800322c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800322c  0800322c  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800322c  0800322c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800322c  0800322c  0000422c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003230  08003230  00004230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003234  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  08003240  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  08003240  00005080  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000074b2  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016ce  00000000  00000000  0000c4ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000630  00000000  00000000  0000dbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000490  00000000  00000000  0000e1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2ee  00000000  00000000  0000e680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000085ee  00000000  00000000  0002896e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a448  00000000  00000000  00030f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb3a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000177c  00000000  00000000  000cb3e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000ccb64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080031e4 	.word	0x080031e4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080031e4 	.word	0x080031e4

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fa0e 	bl	80005ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f80c 	bl	80001ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f8c2 	bl	800035c <MX_GPIO_Init>
  MX_ADC1_Init();
 80001d8:	f000 f864 	bl	80002a4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_IT(&hadc1);
 80001dc:	4802      	ldr	r0, [pc, #8]	@ (80001e8 <main+0x20>)
 80001de:	f000 fc05 	bl	80009ec <HAL_ADC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001e2:	bf00      	nop
 80001e4:	e7fd      	b.n	80001e2 <main+0x1a>
 80001e6:	bf00      	nop
 80001e8:	20000028 	.word	0x20000028

080001ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b09c      	sub	sp, #112	@ 0x70
 80001f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80001f6:	2228      	movs	r2, #40	@ 0x28
 80001f8:	2100      	movs	r1, #0
 80001fa:	4618      	mov	r0, r3
 80001fc:	f002 ffc6 	bl	800318c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000200:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000204:	2200      	movs	r2, #0
 8000206:	601a      	str	r2, [r3, #0]
 8000208:	605a      	str	r2, [r3, #4]
 800020a:	609a      	str	r2, [r3, #8]
 800020c:	60da      	str	r2, [r3, #12]
 800020e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000210:	463b      	mov	r3, r7
 8000212:	2234      	movs	r2, #52	@ 0x34
 8000214:	2100      	movs	r1, #0
 8000216:	4618      	mov	r0, r3
 8000218:	f002 ffb8 	bl	800318c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800021c:	2301      	movs	r3, #1
 800021e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000220:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000224:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800022a:	2301      	movs	r3, #1
 800022c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800022e:	2302      	movs	r3, #2
 8000230:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000232:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000236:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000238:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800023c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000242:	4618      	mov	r0, r3
 8000244:	f001 fc42 	bl	8001acc <HAL_RCC_OscConfig>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800024e:	f000 f8e9 	bl	8000424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000252:	230f      	movs	r3, #15
 8000254:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000256:	2302      	movs	r3, #2
 8000258:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800025a:	2300      	movs	r3, #0
 800025c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800025e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000262:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000264:	2300      	movs	r3, #0
 8000266:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000268:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800026c:	2102      	movs	r1, #2
 800026e:	4618      	mov	r0, r3
 8000270:	f002 fc3a 	bl	8002ae8 <HAL_RCC_ClockConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800027a:	f000 f8d3 	bl	8000424 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC1;
 800027e:	2380      	movs	r3, #128	@ 0x80
 8000280:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV6;
 8000282:	f44f 7398 	mov.w	r3, #304	@ 0x130
 8000286:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000288:	463b      	mov	r3, r7
 800028a:	4618      	mov	r0, r3
 800028c:	f002 fdee 	bl	8002e6c <HAL_RCCEx_PeriphCLKConfig>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000296:	f000 f8c5 	bl	8000424 <Error_Handler>
  }
}
 800029a:	bf00      	nop
 800029c:	3770      	adds	r7, #112	@ 0x70
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
	...

080002a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b086      	sub	sp, #24
 80002a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002aa:	463b      	mov	r3, r7
 80002ac:	2200      	movs	r2, #0
 80002ae:	601a      	str	r2, [r3, #0]
 80002b0:	605a      	str	r2, [r3, #4]
 80002b2:	609a      	str	r2, [r3, #8]
 80002b4:	60da      	str	r2, [r3, #12]
 80002b6:	611a      	str	r2, [r3, #16]
 80002b8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002ba:	4b27      	ldr	r3, [pc, #156]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002bc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80002c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002c2:	4b25      	ldr	r3, [pc, #148]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002c8:	4b23      	ldr	r3, [pc, #140]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002ce:	4b22      	ldr	r3, [pc, #136]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80002d4:	4b20      	ldr	r3, [pc, #128]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002d6:	2201      	movs	r2, #1
 80002d8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002da:	4b1f      	ldr	r3, [pc, #124]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002dc:	2200      	movs	r2, #0
 80002de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80002e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80002f4:	4b18      	ldr	r3, [pc, #96]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002f6:	2201      	movs	r2, #1
 80002f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80002fa:	4b17      	ldr	r3, [pc, #92]	@ (8000358 <MX_ADC1_Init+0xb4>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000302:	4b15      	ldr	r3, [pc, #84]	@ (8000358 <MX_ADC1_Init+0xb4>)
 8000304:	2204      	movs	r2, #4
 8000306:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000308:	4b13      	ldr	r3, [pc, #76]	@ (8000358 <MX_ADC1_Init+0xb4>)
 800030a:	2200      	movs	r2, #0
 800030c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800030e:	4b12      	ldr	r3, [pc, #72]	@ (8000358 <MX_ADC1_Init+0xb4>)
 8000310:	2200      	movs	r2, #0
 8000312:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000314:	4810      	ldr	r0, [pc, #64]	@ (8000358 <MX_ADC1_Init+0xb4>)
 8000316:	f000 f9e3 	bl	80006e0 <HAL_ADC_Init>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 8000320:	f000 f880 	bl	8000424 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000324:	2301      	movs	r3, #1
 8000326:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000328:	2301      	movs	r3, #1
 800032a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800032c:	2300      	movs	r3, #0
 800032e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000330:	2304      	movs	r3, #4
 8000332:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000334:	2300      	movs	r3, #0
 8000336:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000338:	2300      	movs	r3, #0
 800033a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800033c:	463b      	mov	r3, r7
 800033e:	4619      	mov	r1, r3
 8000340:	4805      	ldr	r0, [pc, #20]	@ (8000358 <MX_ADC1_Init+0xb4>)
 8000342:	f000 fdc3 	bl	8000ecc <HAL_ADC_ConfigChannel>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800034c:	f000 f86a 	bl	8000424 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000350:	bf00      	nop
 8000352:	3718      	adds	r7, #24
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	20000028 	.word	0x20000028

0800035c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b08a      	sub	sp, #40	@ 0x28
 8000360:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000362:	f107 0314 	add.w	r3, r7, #20
 8000366:	2200      	movs	r2, #0
 8000368:	601a      	str	r2, [r3, #0]
 800036a:	605a      	str	r2, [r3, #4]
 800036c:	609a      	str	r2, [r3, #8]
 800036e:	60da      	str	r2, [r3, #12]
 8000370:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000372:	4b22      	ldr	r3, [pc, #136]	@ (80003fc <MX_GPIO_Init+0xa0>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a21      	ldr	r2, [pc, #132]	@ (80003fc <MX_GPIO_Init+0xa0>)
 8000378:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800037c:	6153      	str	r3, [r2, #20]
 800037e:	4b1f      	ldr	r3, [pc, #124]	@ (80003fc <MX_GPIO_Init+0xa0>)
 8000380:	695b      	ldr	r3, [r3, #20]
 8000382:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000386:	613b      	str	r3, [r7, #16]
 8000388:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800038a:	4b1c      	ldr	r3, [pc, #112]	@ (80003fc <MX_GPIO_Init+0xa0>)
 800038c:	695b      	ldr	r3, [r3, #20]
 800038e:	4a1b      	ldr	r2, [pc, #108]	@ (80003fc <MX_GPIO_Init+0xa0>)
 8000390:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000394:	6153      	str	r3, [r2, #20]
 8000396:	4b19      	ldr	r3, [pc, #100]	@ (80003fc <MX_GPIO_Init+0xa0>)
 8000398:	695b      	ldr	r3, [r3, #20]
 800039a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800039e:	60fb      	str	r3, [r7, #12]
 80003a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a2:	4b16      	ldr	r3, [pc, #88]	@ (80003fc <MX_GPIO_Init+0xa0>)
 80003a4:	695b      	ldr	r3, [r3, #20]
 80003a6:	4a15      	ldr	r2, [pc, #84]	@ (80003fc <MX_GPIO_Init+0xa0>)
 80003a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003ac:	6153      	str	r3, [r2, #20]
 80003ae:	4b13      	ldr	r3, [pc, #76]	@ (80003fc <MX_GPIO_Init+0xa0>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003b6:	60bb      	str	r3, [r7, #8]
 80003b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ba:	4b10      	ldr	r3, [pc, #64]	@ (80003fc <MX_GPIO_Init+0xa0>)
 80003bc:	695b      	ldr	r3, [r3, #20]
 80003be:	4a0f      	ldr	r2, [pc, #60]	@ (80003fc <MX_GPIO_Init+0xa0>)
 80003c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003c4:	6153      	str	r3, [r2, #20]
 80003c6:	4b0d      	ldr	r3, [pc, #52]	@ (80003fc <MX_GPIO_Init+0xa0>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003ce:	607b      	str	r3, [r7, #4]
 80003d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80003d2:	230c      	movs	r3, #12
 80003d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003d6:	2302      	movs	r3, #2
 80003d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003da:	2300      	movs	r3, #0
 80003dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003de:	2300      	movs	r3, #0
 80003e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80003e2:	2307      	movs	r3, #7
 80003e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e6:	f107 0314 	add.w	r3, r7, #20
 80003ea:	4619      	mov	r1, r3
 80003ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003f0:	f001 f9fa 	bl	80017e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003f4:	bf00      	nop
 80003f6:	3728      	adds	r7, #40	@ 0x28
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40021000 	.word	0x40021000

08000400 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
	data = HAL_ADC_GetValue(hadc);
 8000408:	6878      	ldr	r0, [r7, #4]
 800040a:	f000 fb87 	bl	8000b1c <HAL_ADC_GetValue>
 800040e:	4603      	mov	r3, r0
 8000410:	b29a      	uxth	r2, r3
 8000412:	4b03      	ldr	r3, [pc, #12]	@ (8000420 <HAL_ADC_ConvCpltCallback+0x20>)
 8000414:	801a      	strh	r2, [r3, #0]
	//HAL_ADC_Start_IT(&hadc1);
}
 8000416:	bf00      	nop
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	20000078 	.word	0x20000078

08000424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000428:	b672      	cpsid	i
}
 800042a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800042c:	bf00      	nop
 800042e:	e7fd      	b.n	800042c <Error_Handler+0x8>

08000430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000436:	4b0f      	ldr	r3, [pc, #60]	@ (8000474 <HAL_MspInit+0x44>)
 8000438:	699b      	ldr	r3, [r3, #24]
 800043a:	4a0e      	ldr	r2, [pc, #56]	@ (8000474 <HAL_MspInit+0x44>)
 800043c:	f043 0301 	orr.w	r3, r3, #1
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b0c      	ldr	r3, [pc, #48]	@ (8000474 <HAL_MspInit+0x44>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0301 	and.w	r3, r3, #1
 800044a:	607b      	str	r3, [r7, #4]
 800044c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800044e:	4b09      	ldr	r3, [pc, #36]	@ (8000474 <HAL_MspInit+0x44>)
 8000450:	69db      	ldr	r3, [r3, #28]
 8000452:	4a08      	ldr	r2, [pc, #32]	@ (8000474 <HAL_MspInit+0x44>)
 8000454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000458:	61d3      	str	r3, [r2, #28]
 800045a:	4b06      	ldr	r3, [pc, #24]	@ (8000474 <HAL_MspInit+0x44>)
 800045c:	69db      	ldr	r3, [r3, #28]
 800045e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000462:	603b      	str	r3, [r7, #0]
 8000464:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000466:	2007      	movs	r0, #7
 8000468:	f001 f97c 	bl	8001764 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800046c:	bf00      	nop
 800046e:	3708      	adds	r7, #8
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	40021000 	.word	0x40021000

08000478 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b08a      	sub	sp, #40	@ 0x28
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000480:	f107 0314 	add.w	r3, r7, #20
 8000484:	2200      	movs	r2, #0
 8000486:	601a      	str	r2, [r3, #0]
 8000488:	605a      	str	r2, [r3, #4]
 800048a:	609a      	str	r2, [r3, #8]
 800048c:	60da      	str	r2, [r3, #12]
 800048e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000498:	d12c      	bne.n	80004f4 <HAL_ADC_MspInit+0x7c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800049a:	4b18      	ldr	r3, [pc, #96]	@ (80004fc <HAL_ADC_MspInit+0x84>)
 800049c:	695b      	ldr	r3, [r3, #20]
 800049e:	4a17      	ldr	r2, [pc, #92]	@ (80004fc <HAL_ADC_MspInit+0x84>)
 80004a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004a4:	6153      	str	r3, [r2, #20]
 80004a6:	4b15      	ldr	r3, [pc, #84]	@ (80004fc <HAL_ADC_MspInit+0x84>)
 80004a8:	695b      	ldr	r3, [r3, #20]
 80004aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004ae:	613b      	str	r3, [r7, #16]
 80004b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b2:	4b12      	ldr	r3, [pc, #72]	@ (80004fc <HAL_ADC_MspInit+0x84>)
 80004b4:	695b      	ldr	r3, [r3, #20]
 80004b6:	4a11      	ldr	r2, [pc, #68]	@ (80004fc <HAL_ADC_MspInit+0x84>)
 80004b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004bc:	6153      	str	r3, [r2, #20]
 80004be:	4b0f      	ldr	r3, [pc, #60]	@ (80004fc <HAL_ADC_MspInit+0x84>)
 80004c0:	695b      	ldr	r3, [r3, #20]
 80004c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80004c6:	60fb      	str	r3, [r7, #12]
 80004c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004ca:	2301      	movs	r3, #1
 80004cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004ce:	2303      	movs	r3, #3
 80004d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d2:	2300      	movs	r3, #0
 80004d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d6:	f107 0314 	add.w	r3, r7, #20
 80004da:	4619      	mov	r1, r3
 80004dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004e0:	f001 f982 	bl	80017e8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80004e4:	2200      	movs	r2, #0
 80004e6:	2100      	movs	r1, #0
 80004e8:	2012      	movs	r0, #18
 80004ea:	f001 f946 	bl	800177a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80004ee:	2012      	movs	r0, #18
 80004f0:	f001 f95f 	bl	80017b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80004f4:	bf00      	nop
 80004f6:	3728      	adds	r7, #40	@ 0x28
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	40021000 	.word	0x40021000

08000500 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000504:	bf00      	nop
 8000506:	e7fd      	b.n	8000504 <NMI_Handler+0x4>

08000508 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800050c:	bf00      	nop
 800050e:	e7fd      	b.n	800050c <HardFault_Handler+0x4>

08000510 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000514:	bf00      	nop
 8000516:	e7fd      	b.n	8000514 <MemManage_Handler+0x4>

08000518 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800051c:	bf00      	nop
 800051e:	e7fd      	b.n	800051c <BusFault_Handler+0x4>

08000520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000524:	bf00      	nop
 8000526:	e7fd      	b.n	8000524 <UsageFault_Handler+0x4>

08000528 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr

08000536 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000536:	b480      	push	{r7}
 8000538:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800053a:	bf00      	nop
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr

08000544 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000548:	bf00      	nop
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr

08000552 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000552:	b580      	push	{r7, lr}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000556:	f000 f88f 	bl	8000678 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
	...

08000560 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000564:	4802      	ldr	r0, [pc, #8]	@ (8000570 <ADC1_IRQHandler+0x10>)
 8000566:	f000 fae7 	bl	8000b38 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800056a:	bf00      	nop
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	20000028 	.word	0x20000028

08000574 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000578:	4b06      	ldr	r3, [pc, #24]	@ (8000594 <SystemInit+0x20>)
 800057a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800057e:	4a05      	ldr	r2, [pc, #20]	@ (8000594 <SystemInit+0x20>)
 8000580:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000584:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000588:	bf00      	nop
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	e000ed00 	.word	0xe000ed00

08000598 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000598:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005d0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800059c:	f7ff ffea 	bl	8000574 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005a0:	480c      	ldr	r0, [pc, #48]	@ (80005d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80005a2:	490d      	ldr	r1, [pc, #52]	@ (80005d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005a4:	4a0d      	ldr	r2, [pc, #52]	@ (80005dc <LoopForever+0xe>)
  movs r3, #0
 80005a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005a8:	e002      	b.n	80005b0 <LoopCopyDataInit>

080005aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ae:	3304      	adds	r3, #4

080005b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005b4:	d3f9      	bcc.n	80005aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005b6:	4a0a      	ldr	r2, [pc, #40]	@ (80005e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005b8:	4c0a      	ldr	r4, [pc, #40]	@ (80005e4 <LoopForever+0x16>)
  movs r3, #0
 80005ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005bc:	e001      	b.n	80005c2 <LoopFillZerobss>

080005be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005c0:	3204      	adds	r2, #4

080005c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005c4:	d3fb      	bcc.n	80005be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005c6:	f002 fde9 	bl	800319c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005ca:	f7ff fdfd 	bl	80001c8 <main>

080005ce <LoopForever>:

LoopForever:
    b LoopForever
 80005ce:	e7fe      	b.n	80005ce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005d0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80005d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005d8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005dc:	08003234 	.word	0x08003234
  ldr r2, =_sbss
 80005e0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005e4:	20000080 	.word	0x20000080

080005e8 <CAN_RX1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005e8:	e7fe      	b.n	80005e8 <CAN_RX1_IRQHandler>
	...

080005ec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005f0:	4b08      	ldr	r3, [pc, #32]	@ (8000614 <HAL_Init+0x28>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a07      	ldr	r2, [pc, #28]	@ (8000614 <HAL_Init+0x28>)
 80005f6:	f043 0310 	orr.w	r3, r3, #16
 80005fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005fc:	2003      	movs	r0, #3
 80005fe:	f001 f8b1 	bl	8001764 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000602:	2000      	movs	r0, #0
 8000604:	f000 f808 	bl	8000618 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000608:	f7ff ff12 	bl	8000430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800060c:	2300      	movs	r3, #0
}
 800060e:	4618      	mov	r0, r3
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40022000 	.word	0x40022000

08000618 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000620:	4b12      	ldr	r3, [pc, #72]	@ (800066c <HAL_InitTick+0x54>)
 8000622:	681a      	ldr	r2, [r3, #0]
 8000624:	4b12      	ldr	r3, [pc, #72]	@ (8000670 <HAL_InitTick+0x58>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	4619      	mov	r1, r3
 800062a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800062e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000632:	fbb2 f3f3 	udiv	r3, r2, r3
 8000636:	4618      	mov	r0, r3
 8000638:	f001 f8c9 	bl	80017ce <HAL_SYSTICK_Config>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000642:	2301      	movs	r3, #1
 8000644:	e00e      	b.n	8000664 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2b0f      	cmp	r3, #15
 800064a:	d80a      	bhi.n	8000662 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800064c:	2200      	movs	r2, #0
 800064e:	6879      	ldr	r1, [r7, #4]
 8000650:	f04f 30ff 	mov.w	r0, #4294967295
 8000654:	f001 f891 	bl	800177a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000658:	4a06      	ldr	r2, [pc, #24]	@ (8000674 <HAL_InitTick+0x5c>)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800065e:	2300      	movs	r3, #0
 8000660:	e000      	b.n	8000664 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000662:	2301      	movs	r3, #1
}
 8000664:	4618      	mov	r0, r3
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	20000000 	.word	0x20000000
 8000670:	20000008 	.word	0x20000008
 8000674:	20000004 	.word	0x20000004

08000678 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800067c:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <HAL_IncTick+0x20>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	461a      	mov	r2, r3
 8000682:	4b06      	ldr	r3, [pc, #24]	@ (800069c <HAL_IncTick+0x24>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4413      	add	r3, r2
 8000688:	4a04      	ldr	r2, [pc, #16]	@ (800069c <HAL_IncTick+0x24>)
 800068a:	6013      	str	r3, [r2, #0]
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	20000008 	.word	0x20000008
 800069c:	2000007c 	.word	0x2000007c

080006a0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  return uwTick;  
 80006a4:	4b03      	ldr	r3, [pc, #12]	@ (80006b4 <HAL_GetTick+0x14>)
 80006a6:	681b      	ldr	r3, [r3, #0]
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	2000007c 	.word	0x2000007c

080006b8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80006c0:	bf00      	nop
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr

080006cc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80006d4:	bf00      	nop
 80006d6:	370c      	adds	r7, #12
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr

080006e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b09a      	sub	sp, #104	@ 0x68
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006e8:	2300      	movs	r3, #0
 80006ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80006ee:	2300      	movs	r3, #0
 80006f0:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d101      	bne.n	8000700 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80006fc:	2301      	movs	r3, #1
 80006fe:	e169      	b.n	80009d4 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	691b      	ldr	r3, [r3, #16]
 8000704:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800070a:	f003 0310 	and.w	r3, r3, #16
 800070e:	2b00      	cmp	r3, #0
 8000710:	d176      	bne.n	8000800 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000716:	2b00      	cmp	r3, #0
 8000718:	d152      	bne.n	80007c0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2200      	movs	r2, #0
 800071e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2200      	movs	r2, #0
 8000724:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2200      	movs	r2, #0
 800072a:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff fe9f 	bl	8000478 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	689b      	ldr	r3, [r3, #8]
 8000740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000744:	2b00      	cmp	r3, #0
 8000746:	d13b      	bne.n	80007c0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	f000 fed5 	bl	80014f8 <ADC_Disable>
 800074e:	4603      	mov	r3, r0
 8000750:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000758:	f003 0310 	and.w	r3, r3, #16
 800075c:	2b00      	cmp	r3, #0
 800075e:	d12f      	bne.n	80007c0 <HAL_ADC_Init+0xe0>
 8000760:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000764:	2b00      	cmp	r3, #0
 8000766:	d12b      	bne.n	80007c0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800076c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000770:	f023 0302 	bic.w	r3, r3, #2
 8000774:	f043 0202 	orr.w	r2, r3, #2
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	689a      	ldr	r2, [r3, #8]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800078a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	689a      	ldr	r2, [r3, #8]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800079a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800079c:	4b8f      	ldr	r3, [pc, #572]	@ (80009dc <HAL_ADC_Init+0x2fc>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a8f      	ldr	r2, [pc, #572]	@ (80009e0 <HAL_ADC_Init+0x300>)
 80007a2:	fba2 2303 	umull	r2, r3, r2, r3
 80007a6:	0c9a      	lsrs	r2, r3, #18
 80007a8:	4613      	mov	r3, r2
 80007aa:	009b      	lsls	r3, r3, #2
 80007ac:	4413      	add	r3, r2
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80007b2:	e002      	b.n	80007ba <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d1f9      	bne.n	80007b4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	689b      	ldr	r3, [r3, #8]
 80007c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d007      	beq.n	80007de <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	689b      	ldr	r3, [r3, #8]
 80007d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80007d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80007dc:	d110      	bne.n	8000800 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e2:	f023 0312 	bic.w	r3, r3, #18
 80007e6:	f043 0210 	orr.w	r2, r3, #16
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007f2:	f043 0201 	orr.w	r2, r3, #1
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
 80007fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000804:	f003 0310 	and.w	r3, r3, #16
 8000808:	2b00      	cmp	r3, #0
 800080a:	f040 80d6 	bne.w	80009ba <HAL_ADC_Init+0x2da>
 800080e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000812:	2b00      	cmp	r3, #0
 8000814:	f040 80d1 	bne.w	80009ba <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	689b      	ldr	r3, [r3, #8]
 800081e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000822:	2b00      	cmp	r3, #0
 8000824:	f040 80c9 	bne.w	80009ba <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800082c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000830:	f043 0202 	orr.w	r2, r3, #2
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000838:	4b6a      	ldr	r3, [pc, #424]	@ (80009e4 <HAL_ADC_Init+0x304>)
 800083a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800083c:	2300      	movs	r3, #0
 800083e:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	f003 0303 	and.w	r3, r3, #3
 800084a:	2b01      	cmp	r3, #1
 800084c:	d108      	bne.n	8000860 <HAL_ADC_Init+0x180>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f003 0301 	and.w	r3, r3, #1
 8000858:	2b01      	cmp	r3, #1
 800085a:	d101      	bne.n	8000860 <HAL_ADC_Init+0x180>
 800085c:	2301      	movs	r3, #1
 800085e:	e000      	b.n	8000862 <HAL_ADC_Init+0x182>
 8000860:	2300      	movs	r3, #0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d11c      	bne.n	80008a0 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000866:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000868:	2b00      	cmp	r3, #0
 800086a:	d010      	beq.n	800088e <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	689b      	ldr	r3, [r3, #8]
 8000870:	f003 0303 	and.w	r3, r3, #3
 8000874:	2b01      	cmp	r3, #1
 8000876:	d107      	bne.n	8000888 <HAL_ADC_Init+0x1a8>
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	2b01      	cmp	r3, #1
 8000882:	d101      	bne.n	8000888 <HAL_ADC_Init+0x1a8>
 8000884:	2301      	movs	r3, #1
 8000886:	e000      	b.n	800088a <HAL_ADC_Init+0x1aa>
 8000888:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800088a:	2b00      	cmp	r3, #0
 800088c:	d108      	bne.n	80008a0 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800088e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000890:	689b      	ldr	r3, [r3, #8]
 8000892:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	431a      	orrs	r2, r3
 800089c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800089e:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	7e5b      	ldrb	r3, [r3, #25]
 80008a4:	035b      	lsls	r3, r3, #13
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80008aa:	2a01      	cmp	r2, #1
 80008ac:	d002      	beq.n	80008b4 <HAL_ADC_Init+0x1d4>
 80008ae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80008b2:	e000      	b.n	80008b6 <HAL_ADC_Init+0x1d6>
 80008b4:	2200      	movs	r2, #0
 80008b6:	431a      	orrs	r2, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	68db      	ldr	r3, [r3, #12]
 80008bc:	431a      	orrs	r2, r3
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	689b      	ldr	r3, [r3, #8]
 80008c2:	4313      	orrs	r3, r2
 80008c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80008c6:	4313      	orrs	r3, r2
 80008c8:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d11b      	bne.n	800090c <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	7e5b      	ldrb	r3, [r3, #25]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d109      	bne.n	80008f0 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008e0:	3b01      	subs	r3, #1
 80008e2:	045a      	lsls	r2, r3, #17
 80008e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80008e6:	4313      	orrs	r3, r2
 80008e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80008ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80008ee:	e00d      	b.n	800090c <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80008f8:	f043 0220 	orr.w	r2, r3, #32
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000904:	f043 0201 	orr.w	r2, r3, #1
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000910:	2b01      	cmp	r3, #1
 8000912:	d007      	beq.n	8000924 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800091c:	4313      	orrs	r3, r2
 800091e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000920:	4313      	orrs	r3, r2
 8000922:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	689b      	ldr	r3, [r3, #8]
 800092a:	f003 030c 	and.w	r3, r3, #12
 800092e:	2b00      	cmp	r3, #0
 8000930:	d114      	bne.n	800095c <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	6812      	ldr	r2, [r2, #0]
 800093c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000940:	f023 0302 	bic.w	r3, r3, #2
 8000944:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	7e1b      	ldrb	r3, [r3, #24]
 800094a:	039a      	lsls	r2, r3, #14
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	4313      	orrs	r3, r2
 8000956:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000958:	4313      	orrs	r3, r2
 800095a:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	68da      	ldr	r2, [r3, #12]
 8000962:	4b21      	ldr	r3, [pc, #132]	@ (80009e8 <HAL_ADC_Init+0x308>)
 8000964:	4013      	ands	r3, r2
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	6812      	ldr	r2, [r2, #0]
 800096a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800096c:	430b      	orrs	r3, r1
 800096e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	691b      	ldr	r3, [r3, #16]
 8000974:	2b01      	cmp	r3, #1
 8000976:	d10c      	bne.n	8000992 <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	f023 010f 	bic.w	r1, r3, #15
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	69db      	ldr	r3, [r3, #28]
 8000986:	1e5a      	subs	r2, r3, #1
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	430a      	orrs	r2, r1
 800098e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000990:	e007      	b.n	80009a2 <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f022 020f 	bic.w	r2, r2, #15
 80009a0:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ac:	f023 0303 	bic.w	r3, r3, #3
 80009b0:	f043 0201 	orr.w	r2, r3, #1
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80009b8:	e00a      	b.n	80009d0 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009be:	f023 0312 	bic.w	r3, r3, #18
 80009c2:	f043 0210 	orr.w	r2, r3, #16
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80009ca:	2301      	movs	r3, #1
 80009cc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80009d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3768      	adds	r7, #104	@ 0x68
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	20000000 	.word	0x20000000
 80009e0:	431bde83 	.word	0x431bde83
 80009e4:	50000300 	.word	0x50000300
 80009e8:	fff0c007 	.word	0xfff0c007

080009ec <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009f4:	2300      	movs	r3, #0
 80009f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	689b      	ldr	r3, [r3, #8]
 80009fe:	f003 0304 	and.w	r3, r3, #4
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	f040 8083 	bne.w	8000b0e <HAL_ADC_Start_IT+0x122>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d101      	bne.n	8000a16 <HAL_ADC_Start_IT+0x2a>
 8000a12:	2302      	movs	r3, #2
 8000a14:	e07e      	b.n	8000b14 <HAL_ADC_Start_IT+0x128>
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f000 fd06 	bl	8001430 <ADC_Enable>
 8000a24:	4603      	mov	r3, r0
 8000a26:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000a28:	7bfb      	ldrb	r3, [r7, #15]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d16a      	bne.n	8000b04 <HAL_ADC_Start_IT+0x118>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a32:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000a36:	f023 0301 	bic.w	r3, r3, #1
 8000a3a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	641a      	str	r2, [r3, #64]	@ 0x40
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a46:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d007      	beq.n	8000a6c <HAL_ADC_Start_IT+0x80>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a60:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000a64:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	641a      	str	r2, [r3, #64]	@ 0x40
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000a78:	d106      	bne.n	8000a88 <HAL_ADC_Start_IT+0x9c>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7e:	f023 0206 	bic.w	r2, r3, #6
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a86:	e002      	b.n	8000a8e <HAL_ADC_Start_IT+0xa2>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	2200      	movs	r2, #0
 8000a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	221c      	movs	r2, #28
 8000a9c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	695b      	ldr	r3, [r3, #20]
 8000aa2:	2b08      	cmp	r3, #8
 8000aa4:	d110      	bne.n	8000ac8 <HAL_ADC_Start_IT+0xdc>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	685a      	ldr	r2, [r3, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f022 0204 	bic.w	r2, r2, #4
 8000ab4:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	685a      	ldr	r2, [r3, #4]
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f042 0208 	orr.w	r2, r2, #8
 8000ac4:	605a      	str	r2, [r3, #4]
          break;
 8000ac6:	e008      	b.n	8000ada <HAL_ADC_Start_IT+0xee>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	685a      	ldr	r2, [r3, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f042 020c 	orr.w	r2, r2, #12
 8000ad6:	605a      	str	r2, [r3, #4]
          break;
 8000ad8:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d107      	bne.n	8000af2 <HAL_ADC_Start_IT+0x106>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	685a      	ldr	r2, [r3, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f022 0210 	bic.w	r2, r2, #16
 8000af0:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	689a      	ldr	r2, [r3, #8]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f042 0204 	orr.w	r2, r2, #4
 8000b00:	609a      	str	r2, [r3, #8]
 8000b02:	e006      	b.n	8000b12 <HAL_ADC_Start_IT+0x126>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000b0c:	e001      	b.n	8000b12 <HAL_ADC_Start_IT+0x126>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
	...

08000b38 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b088      	sub	sp, #32
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8000b40:	2300      	movs	r3, #0
 8000b42:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	f003 0304 	and.w	r3, r3, #4
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d004      	beq.n	8000b70 <HAL_ADC_IRQHandler+0x38>
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	f003 0304 	and.w	r3, r3, #4
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d109      	bne.n	8000b84 <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d05a      	beq.n	8000c30 <HAL_ADC_IRQHandler+0xf8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	f003 0308 	and.w	r3, r3, #8
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d055      	beq.n	8000c30 <HAL_ADC_IRQHandler+0xf8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b88:	f003 0310 	and.w	r3, r3, #16
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d105      	bne.n	8000b9c <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b94:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d137      	bne.n	8000c22 <HAL_ADC_IRQHandler+0xea>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d132      	bne.n	8000c22 <HAL_ADC_IRQHandler+0xea>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	f003 0308 	and.w	r3, r3, #8
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d02d      	beq.n	8000c22 <HAL_ADC_IRQHandler+0xea>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	f003 0304 	and.w	r3, r3, #4
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d11a      	bne.n	8000c0a <HAL_ADC_IRQHandler+0xd2>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	685a      	ldr	r2, [r3, #4]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f022 020c 	bic.w	r2, r2, #12
 8000be2:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d112      	bne.n	8000c22 <HAL_ADC_IRQHandler+0xea>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c00:	f043 0201 	orr.w	r2, r3, #1
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c08:	e00b      	b.n	8000c22 <HAL_ADC_IRQHandler+0xea>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0e:	f043 0210 	orr.w	r2, r3, #16
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1a:	f043 0201 	orr.w	r2, r3, #1
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f7ff fbec 	bl	8000400 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	220c      	movs	r2, #12
 8000c2e:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	f003 0320 	and.w	r3, r3, #32
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d004      	beq.n	8000c44 <HAL_ADC_IRQHandler+0x10c>
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	f003 0320 	and.w	r3, r3, #32
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d109      	bne.n	8000c58 <HAL_ADC_IRQHandler+0x120>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d069      	beq.n	8000d22 <HAL_ADC_IRQHandler+0x1ea>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d064      	beq.n	8000d22 <HAL_ADC_IRQHandler+0x1ea>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	68db      	ldr	r3, [r3, #12]
 8000c6a:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d14c      	bne.n	8000d14 <HAL_ADC_IRQHandler+0x1dc>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d00b      	beq.n	8000c9c <HAL_ADC_IRQHandler+0x164>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	68db      	ldr	r3, [r3, #12]
 8000c8a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d140      	bne.n	8000d14 <HAL_ADC_IRQHandler+0x1dc>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8000c92:	69bb      	ldr	r3, [r7, #24]
 8000c94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d13b      	bne.n	8000d14 <HAL_ADC_IRQHandler+0x1dc>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d036      	beq.n	8000d14 <HAL_ADC_IRQHandler+0x1dc>
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d12d      	bne.n	8000d14 <HAL_ADC_IRQHandler+0x1dc>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	f003 0308 	and.w	r3, r3, #8
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d11a      	bne.n	8000cfc <HAL_ADC_IRQHandler+0x1c4>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	685a      	ldr	r2, [r3, #4]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8000cd4:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cda:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d112      	bne.n	8000d14 <HAL_ADC_IRQHandler+0x1dc>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf2:	f043 0201 	orr.w	r2, r3, #1
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	641a      	str	r2, [r3, #64]	@ 0x40
 8000cfa:	e00b      	b.n	8000d14 <HAL_ADC_IRQHandler+0x1dc>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d00:	f043 0210 	orr.w	r2, r3, #16
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d0c:	f043 0201 	orr.w	r2, r3, #1
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f000 f8b1 	bl	8000e7c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2260      	movs	r2, #96	@ 0x60
 8000d20:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d011      	beq.n	8000d50 <HAL_ADC_IRQHandler+0x218>
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d00c      	beq.n	8000d50 <HAL_ADC_IRQHandler+0x218>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff fcb8 	bl	80006b8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2280      	movs	r2, #128	@ 0x80
 8000d4e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d012      	beq.n	8000d80 <HAL_ADC_IRQHandler+0x248>
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d00d      	beq.n	8000d80 <HAL_ADC_IRQHandler+0x248>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d68:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8000d70:	6878      	ldr	r0, [r7, #4]
 8000d72:	f000 f897 	bl	8000ea4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d7e:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d012      	beq.n	8000db0 <HAL_ADC_IRQHandler+0x278>
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d00d      	beq.n	8000db0 <HAL_ADC_IRQHandler+0x278>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d98:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f000 f889 	bl	8000eb8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dae:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	f003 0310 	and.w	r3, r3, #16
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d03b      	beq.n	8000e32 <HAL_ADC_IRQHandler+0x2fa>
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	f003 0310 	and.w	r3, r3, #16
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d036      	beq.n	8000e32 <HAL_ADC_IRQHandler+0x2fa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d102      	bne.n	8000dd2 <HAL_ADC_IRQHandler+0x29a>
    {
      overrun_error = 1U;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	61fb      	str	r3, [r7, #28]
 8000dd0:	e019      	b.n	8000e06 <HAL_ADC_IRQHandler+0x2ce>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000dd2:	4b29      	ldr	r3, [pc, #164]	@ (8000e78 <HAL_ADC_IRQHandler+0x340>)
 8000dd4:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	f003 031f 	and.w	r3, r3, #31
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d109      	bne.n	8000df6 <HAL_ADC_IRQHandler+0x2be>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	f003 0301 	and.w	r3, r3, #1
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d10a      	bne.n	8000e06 <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 8000df0:	2301      	movs	r3, #1
 8000df2:	61fb      	str	r3, [r7, #28]
 8000df4:	e007      	b.n	8000e06 <HAL_ADC_IRQHandler+0x2ce>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 8000e02:	2301      	movs	r3, #1
 8000e04:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d10e      	bne.n	8000e2a <HAL_ADC_IRQHandler+0x2f2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e10:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1c:	f043 0202 	orr.w	r2, r3, #2
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff fc51 	bl	80006cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2210      	movs	r2, #16
 8000e30:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d018      	beq.n	8000e6e <HAL_ADC_IRQHandler+0x336>
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d013      	beq.n	8000e6e <HAL_ADC_IRQHandler+0x336>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e56:	f043 0208 	orr.w	r2, r3, #8
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e66:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f000 f811 	bl	8000e90 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8000e6e:	bf00      	nop
 8000e70:	3720      	adds	r7, #32
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	50000300 	.word	0x50000300

08000e7c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b09b      	sub	sp, #108	@ 0x6c
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000edc:	2300      	movs	r3, #0
 8000ede:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d101      	bne.n	8000eee <HAL_ADC_ConfigChannel+0x22>
 8000eea:	2302      	movs	r3, #2
 8000eec:	e295      	b.n	800141a <HAL_ADC_ConfigChannel+0x54e>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	f003 0304 	and.w	r3, r3, #4
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	f040 8279 	bne.w	80013f8 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	d81c      	bhi.n	8000f48 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685a      	ldr	r2, [r3, #4]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	4413      	add	r3, r2
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	461a      	mov	r2, r3
 8000f22:	231f      	movs	r3, #31
 8000f24:	4093      	lsls	r3, r2
 8000f26:	43db      	mvns	r3, r3
 8000f28:	4019      	ands	r1, r3
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	6818      	ldr	r0, [r3, #0]
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685a      	ldr	r2, [r3, #4]
 8000f32:	4613      	mov	r3, r2
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	4413      	add	r3, r2
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	fa00 f203 	lsl.w	r2, r0, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	430a      	orrs	r2, r1
 8000f44:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f46:	e063      	b.n	8001010 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	2b09      	cmp	r3, #9
 8000f4e:	d81e      	bhi.n	8000f8e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685a      	ldr	r2, [r3, #4]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	4413      	add	r3, r2
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	3b1e      	subs	r3, #30
 8000f64:	221f      	movs	r2, #31
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	4019      	ands	r1, r3
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	6818      	ldr	r0, [r3, #0]
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685a      	ldr	r2, [r3, #4]
 8000f76:	4613      	mov	r3, r2
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	4413      	add	r3, r2
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	3b1e      	subs	r3, #30
 8000f80:	fa00 f203 	lsl.w	r2, r0, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f8c:	e040      	b.n	8001010 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	2b0e      	cmp	r3, #14
 8000f94:	d81e      	bhi.n	8000fd4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685a      	ldr	r2, [r3, #4]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	4413      	add	r3, r2
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	3b3c      	subs	r3, #60	@ 0x3c
 8000faa:	221f      	movs	r2, #31
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	4019      	ands	r1, r3
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	6818      	ldr	r0, [r3, #0]
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685a      	ldr	r2, [r3, #4]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	4413      	add	r3, r2
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	3b3c      	subs	r3, #60	@ 0x3c
 8000fc6:	fa00 f203 	lsl.w	r2, r0, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fd2:	e01d      	b.n	8001010 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	4413      	add	r3, r2
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	3b5a      	subs	r3, #90	@ 0x5a
 8000fe8:	221f      	movs	r2, #31
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	4019      	ands	r1, r3
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	6818      	ldr	r0, [r3, #0]
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685a      	ldr	r2, [r3, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	4413      	add	r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	3b5a      	subs	r3, #90	@ 0x5a
 8001004:	fa00 f203 	lsl.w	r2, r0, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	430a      	orrs	r2, r1
 800100e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	f003 030c 	and.w	r3, r3, #12
 800101a:	2b00      	cmp	r3, #0
 800101c:	f040 80e5 	bne.w	80011ea <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b09      	cmp	r3, #9
 8001026:	d91c      	bls.n	8001062 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	6999      	ldr	r1, [r3, #24]
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4613      	mov	r3, r2
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	4413      	add	r3, r2
 8001038:	3b1e      	subs	r3, #30
 800103a:	2207      	movs	r2, #7
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	4019      	ands	r1, r3
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	6898      	ldr	r0, [r3, #8]
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4613      	mov	r3, r2
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	4413      	add	r3, r2
 8001052:	3b1e      	subs	r3, #30
 8001054:	fa00 f203 	lsl.w	r2, r0, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	430a      	orrs	r2, r1
 800105e:	619a      	str	r2, [r3, #24]
 8001060:	e019      	b.n	8001096 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6959      	ldr	r1, [r3, #20]
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4613      	mov	r3, r2
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	4413      	add	r3, r2
 8001072:	2207      	movs	r2, #7
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	4019      	ands	r1, r3
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	6898      	ldr	r0, [r3, #8]
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4613      	mov	r3, r2
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	4413      	add	r3, r2
 800108a:	fa00 f203 	lsl.w	r2, r0, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	430a      	orrs	r2, r1
 8001094:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	695a      	ldr	r2, [r3, #20]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	08db      	lsrs	r3, r3, #3
 80010a2:	f003 0303 	and.w	r3, r3, #3
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	691b      	ldr	r3, [r3, #16]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	d84f      	bhi.n	8001158 <HAL_ADC_ConfigChannel+0x28c>
 80010b8:	a201      	add	r2, pc, #4	@ (adr r2, 80010c0 <HAL_ADC_ConfigChannel+0x1f4>)
 80010ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010be:	bf00      	nop
 80010c0:	080010d1 	.word	0x080010d1
 80010c4:	080010f3 	.word	0x080010f3
 80010c8:	08001115 	.word	0x08001115
 80010cc:	08001137 	.word	0x08001137
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010d6:	4b97      	ldr	r3, [pc, #604]	@ (8001334 <HAL_ADC_ConfigChannel+0x468>)
 80010d8:	4013      	ands	r3, r2
 80010da:	683a      	ldr	r2, [r7, #0]
 80010dc:	6812      	ldr	r2, [r2, #0]
 80010de:	0691      	lsls	r1, r2, #26
 80010e0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80010e2:	430a      	orrs	r2, r1
 80010e4:	431a      	orrs	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80010ee:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80010f0:	e07b      	b.n	80011ea <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80010f8:	4b8e      	ldr	r3, [pc, #568]	@ (8001334 <HAL_ADC_ConfigChannel+0x468>)
 80010fa:	4013      	ands	r3, r2
 80010fc:	683a      	ldr	r2, [r7, #0]
 80010fe:	6812      	ldr	r2, [r2, #0]
 8001100:	0691      	lsls	r1, r2, #26
 8001102:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001104:	430a      	orrs	r2, r1
 8001106:	431a      	orrs	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001110:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001112:	e06a      	b.n	80011ea <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800111a:	4b86      	ldr	r3, [pc, #536]	@ (8001334 <HAL_ADC_ConfigChannel+0x468>)
 800111c:	4013      	ands	r3, r2
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	6812      	ldr	r2, [r2, #0]
 8001122:	0691      	lsls	r1, r2, #26
 8001124:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001126:	430a      	orrs	r2, r1
 8001128:	431a      	orrs	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001132:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001134:	e059      	b.n	80011ea <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800113c:	4b7d      	ldr	r3, [pc, #500]	@ (8001334 <HAL_ADC_ConfigChannel+0x468>)
 800113e:	4013      	ands	r3, r2
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	6812      	ldr	r2, [r2, #0]
 8001144:	0691      	lsls	r1, r2, #26
 8001146:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001148:	430a      	orrs	r2, r1
 800114a:	431a      	orrs	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001154:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001156:	e048      	b.n	80011ea <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800115e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	069b      	lsls	r3, r3, #26
 8001168:	429a      	cmp	r2, r3
 800116a:	d107      	bne.n	800117c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800117a:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001182:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	069b      	lsls	r3, r3, #26
 800118c:	429a      	cmp	r2, r3
 800118e:	d107      	bne.n	80011a0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800119e:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80011a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	069b      	lsls	r3, r3, #26
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d107      	bne.n	80011c4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80011c2:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80011ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	069b      	lsls	r3, r3, #26
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d107      	bne.n	80011e8 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80011e6:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80011e8:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	f003 0303 	and.w	r3, r3, #3
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d108      	bne.n	800120a <HAL_ADC_ConfigChannel+0x33e>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	2b01      	cmp	r3, #1
 8001204:	d101      	bne.n	800120a <HAL_ADC_ConfigChannel+0x33e>
 8001206:	2301      	movs	r3, #1
 8001208:	e000      	b.n	800120c <HAL_ADC_ConfigChannel+0x340>
 800120a:	2300      	movs	r3, #0
 800120c:	2b00      	cmp	r3, #0
 800120e:	f040 80fe 	bne.w	800140e <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	2b01      	cmp	r3, #1
 8001218:	d00f      	beq.n	800123a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2201      	movs	r2, #1
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	43da      	mvns	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	400a      	ands	r2, r1
 8001234:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001238:	e049      	b.n	80012ce <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2201      	movs	r2, #1
 8001248:	409a      	lsls	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	430a      	orrs	r2, r1
 8001250:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2b09      	cmp	r3, #9
 800125a:	d91c      	bls.n	8001296 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6999      	ldr	r1, [r3, #24]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4613      	mov	r3, r2
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	4413      	add	r3, r2
 800126c:	3b1b      	subs	r3, #27
 800126e:	2207      	movs	r2, #7
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	4019      	ands	r1, r3
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	6898      	ldr	r0, [r3, #8]
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4613      	mov	r3, r2
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	3b1b      	subs	r3, #27
 8001288:	fa00 f203 	lsl.w	r2, r0, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	430a      	orrs	r2, r1
 8001292:	619a      	str	r2, [r3, #24]
 8001294:	e01b      	b.n	80012ce <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	6959      	ldr	r1, [r3, #20]
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	1c5a      	adds	r2, r3, #1
 80012a2:	4613      	mov	r3, r2
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	4413      	add	r3, r2
 80012a8:	2207      	movs	r2, #7
 80012aa:	fa02 f303 	lsl.w	r3, r2, r3
 80012ae:	43db      	mvns	r3, r3
 80012b0:	4019      	ands	r1, r3
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	6898      	ldr	r0, [r3, #8]
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	1c5a      	adds	r2, r3, #1
 80012bc:	4613      	mov	r3, r2
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	4413      	add	r3, r2
 80012c2:	fa00 f203 	lsl.w	r2, r0, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	430a      	orrs	r2, r1
 80012cc:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001338 <HAL_ADC_ConfigChannel+0x46c>)
 80012d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b10      	cmp	r3, #16
 80012d8:	d105      	bne.n	80012e6 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80012da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d014      	beq.n	8001310 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80012ea:	2b11      	cmp	r3, #17
 80012ec:	d105      	bne.n	80012fa <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80012ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d00a      	beq.n	8001310 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80012fe:	2b12      	cmp	r3, #18
 8001300:	f040 8085 	bne.w	800140e <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001304:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800130c:	2b00      	cmp	r3, #0
 800130e:	d17e      	bne.n	800140e <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f003 0303 	and.w	r3, r3, #3
 800131e:	2b01      	cmp	r3, #1
 8001320:	d10c      	bne.n	800133c <HAL_ADC_ConfigChannel+0x470>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	2b01      	cmp	r3, #1
 800132e:	d105      	bne.n	800133c <HAL_ADC_ConfigChannel+0x470>
 8001330:	2301      	movs	r3, #1
 8001332:	e004      	b.n	800133e <HAL_ADC_ConfigChannel+0x472>
 8001334:	83fff000 	.word	0x83fff000
 8001338:	50000300 	.word	0x50000300
 800133c:	2300      	movs	r3, #0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d150      	bne.n	80013e4 <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001342:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001344:	2b00      	cmp	r3, #0
 8001346:	d010      	beq.n	800136a <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	f003 0303 	and.w	r3, r3, #3
 8001350:	2b01      	cmp	r3, #1
 8001352:	d107      	bne.n	8001364 <HAL_ADC_ConfigChannel+0x498>
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0301 	and.w	r3, r3, #1
 800135c:	2b01      	cmp	r3, #1
 800135e:	d101      	bne.n	8001364 <HAL_ADC_ConfigChannel+0x498>
 8001360:	2301      	movs	r3, #1
 8001362:	e000      	b.n	8001366 <HAL_ADC_ConfigChannel+0x49a>
 8001364:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001366:	2b00      	cmp	r3, #0
 8001368:	d13c      	bne.n	80013e4 <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2b10      	cmp	r3, #16
 8001370:	d11d      	bne.n	80013ae <HAL_ADC_ConfigChannel+0x4e2>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800137a:	d118      	bne.n	80013ae <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800137c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001384:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001386:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001388:	4b27      	ldr	r3, [pc, #156]	@ (8001428 <HAL_ADC_ConfigChannel+0x55c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a27      	ldr	r2, [pc, #156]	@ (800142c <HAL_ADC_ConfigChannel+0x560>)
 800138e:	fba2 2303 	umull	r2, r3, r2, r3
 8001392:	0c9a      	lsrs	r2, r3, #18
 8001394:	4613      	mov	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	4413      	add	r3, r2
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800139e:	e002      	b.n	80013a6 <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	3b01      	subs	r3, #1
 80013a4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1f9      	bne.n	80013a0 <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80013ac:	e02e      	b.n	800140c <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b11      	cmp	r3, #17
 80013b4:	d10b      	bne.n	80013ce <HAL_ADC_ConfigChannel+0x502>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80013be:	d106      	bne.n	80013ce <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80013c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80013c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013ca:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80013cc:	e01e      	b.n	800140c <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2b12      	cmp	r3, #18
 80013d4:	d11a      	bne.n	800140c <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80013d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80013de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013e0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80013e2:	e013      	b.n	800140c <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e8:	f043 0220 	orr.w	r2, r3, #32
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80013f6:	e00a      	b.n	800140e <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fc:	f043 0220 	orr.w	r2, r3, #32
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800140a:	e000      	b.n	800140e <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800140c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2200      	movs	r2, #0
 8001412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001416:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800141a:	4618      	mov	r0, r3
 800141c:	376c      	adds	r7, #108	@ 0x6c
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20000000 	.word	0x20000000
 800142c:	431bde83 	.word	0x431bde83

08001430 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001438:	2300      	movs	r3, #0
 800143a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f003 0303 	and.w	r3, r3, #3
 8001446:	2b01      	cmp	r3, #1
 8001448:	d108      	bne.n	800145c <ADC_Enable+0x2c>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0301 	and.w	r3, r3, #1
 8001454:	2b01      	cmp	r3, #1
 8001456:	d101      	bne.n	800145c <ADC_Enable+0x2c>
 8001458:	2301      	movs	r3, #1
 800145a:	e000      	b.n	800145e <ADC_Enable+0x2e>
 800145c:	2300      	movs	r3, #0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d143      	bne.n	80014ea <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689a      	ldr	r2, [r3, #8]
 8001468:	4b22      	ldr	r3, [pc, #136]	@ (80014f4 <ADC_Enable+0xc4>)
 800146a:	4013      	ands	r3, r2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d00d      	beq.n	800148c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001474:	f043 0210 	orr.w	r2, r3, #16
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001480:	f043 0201 	orr.w	r2, r3, #1
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e02f      	b.n	80014ec <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	689a      	ldr	r2, [r3, #8]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f042 0201 	orr.w	r2, r2, #1
 800149a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800149c:	f7ff f900 	bl	80006a0 <HAL_GetTick>
 80014a0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80014a2:	e01b      	b.n	80014dc <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80014a4:	f7ff f8fc 	bl	80006a0 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d914      	bls.n	80014dc <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d00d      	beq.n	80014dc <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c4:	f043 0210 	orr.w	r2, r3, #16
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d0:	f043 0201 	orr.w	r2, r3, #1
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e007      	b.n	80014ec <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d1dc      	bne.n	80014a4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	8000003f 	.word	0x8000003f

080014f8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001500:	2300      	movs	r3, #0
 8001502:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	f003 0303 	and.w	r3, r3, #3
 800150e:	2b01      	cmp	r3, #1
 8001510:	d108      	bne.n	8001524 <ADC_Disable+0x2c>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0301 	and.w	r3, r3, #1
 800151c:	2b01      	cmp	r3, #1
 800151e:	d101      	bne.n	8001524 <ADC_Disable+0x2c>
 8001520:	2301      	movs	r3, #1
 8001522:	e000      	b.n	8001526 <ADC_Disable+0x2e>
 8001524:	2300      	movs	r3, #0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d047      	beq.n	80015ba <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	f003 030d 	and.w	r3, r3, #13
 8001534:	2b01      	cmp	r3, #1
 8001536:	d10f      	bne.n	8001558 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	689a      	ldr	r2, [r3, #8]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f042 0202 	orr.w	r2, r2, #2
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2203      	movs	r2, #3
 800154e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001550:	f7ff f8a6 	bl	80006a0 <HAL_GetTick>
 8001554:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001556:	e029      	b.n	80015ac <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155c:	f043 0210 	orr.w	r2, r3, #16
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001568:	f043 0201 	orr.w	r2, r3, #1
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e023      	b.n	80015bc <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001574:	f7ff f894 	bl	80006a0 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b02      	cmp	r3, #2
 8001580:	d914      	bls.n	80015ac <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	2b01      	cmp	r3, #1
 800158e:	d10d      	bne.n	80015ac <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001594:	f043 0210 	orr.w	r2, r3, #16
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a0:	f043 0201 	orr.w	r2, r3, #1
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e007      	b.n	80015bc <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d0dc      	beq.n	8001574 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001608 <__NVIC_SetPriorityGrouping+0x44>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015e0:	4013      	ands	r3, r2
 80015e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015f6:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <__NVIC_SetPriorityGrouping+0x44>)
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	60d3      	str	r3, [r2, #12]
}
 80015fc:	bf00      	nop
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001610:	4b04      	ldr	r3, [pc, #16]	@ (8001624 <__NVIC_GetPriorityGrouping+0x18>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	0a1b      	lsrs	r3, r3, #8
 8001616:	f003 0307 	and.w	r3, r3, #7
}
 800161a:	4618      	mov	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	2b00      	cmp	r3, #0
 8001638:	db0b      	blt.n	8001652 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	f003 021f 	and.w	r2, r3, #31
 8001640:	4907      	ldr	r1, [pc, #28]	@ (8001660 <__NVIC_EnableIRQ+0x38>)
 8001642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001646:	095b      	lsrs	r3, r3, #5
 8001648:	2001      	movs	r0, #1
 800164a:	fa00 f202 	lsl.w	r2, r0, r2
 800164e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	e000e100 	.word	0xe000e100

08001664 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	6039      	str	r1, [r7, #0]
 800166e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001674:	2b00      	cmp	r3, #0
 8001676:	db0a      	blt.n	800168e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	b2da      	uxtb	r2, r3
 800167c:	490c      	ldr	r1, [pc, #48]	@ (80016b0 <__NVIC_SetPriority+0x4c>)
 800167e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001682:	0112      	lsls	r2, r2, #4
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	440b      	add	r3, r1
 8001688:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800168c:	e00a      	b.n	80016a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	b2da      	uxtb	r2, r3
 8001692:	4908      	ldr	r1, [pc, #32]	@ (80016b4 <__NVIC_SetPriority+0x50>)
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	f003 030f 	and.w	r3, r3, #15
 800169a:	3b04      	subs	r3, #4
 800169c:	0112      	lsls	r2, r2, #4
 800169e:	b2d2      	uxtb	r2, r2
 80016a0:	440b      	add	r3, r1
 80016a2:	761a      	strb	r2, [r3, #24]
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	e000e100 	.word	0xe000e100
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b089      	sub	sp, #36	@ 0x24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	f1c3 0307 	rsb	r3, r3, #7
 80016d2:	2b04      	cmp	r3, #4
 80016d4:	bf28      	it	cs
 80016d6:	2304      	movcs	r3, #4
 80016d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3304      	adds	r3, #4
 80016de:	2b06      	cmp	r3, #6
 80016e0:	d902      	bls.n	80016e8 <NVIC_EncodePriority+0x30>
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	3b03      	subs	r3, #3
 80016e6:	e000      	b.n	80016ea <NVIC_EncodePriority+0x32>
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ec:	f04f 32ff 	mov.w	r2, #4294967295
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	43da      	mvns	r2, r3
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	401a      	ands	r2, r3
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001700:	f04f 31ff 	mov.w	r1, #4294967295
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	fa01 f303 	lsl.w	r3, r1, r3
 800170a:	43d9      	mvns	r1, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001710:	4313      	orrs	r3, r2
         );
}
 8001712:	4618      	mov	r0, r3
 8001714:	3724      	adds	r7, #36	@ 0x24
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3b01      	subs	r3, #1
 800172c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001730:	d301      	bcc.n	8001736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001732:	2301      	movs	r3, #1
 8001734:	e00f      	b.n	8001756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001736:	4a0a      	ldr	r2, [pc, #40]	@ (8001760 <SysTick_Config+0x40>)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3b01      	subs	r3, #1
 800173c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800173e:	210f      	movs	r1, #15
 8001740:	f04f 30ff 	mov.w	r0, #4294967295
 8001744:	f7ff ff8e 	bl	8001664 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <SysTick_Config+0x40>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800174e:	4b04      	ldr	r3, [pc, #16]	@ (8001760 <SysTick_Config+0x40>)
 8001750:	2207      	movs	r2, #7
 8001752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	e000e010 	.word	0xe000e010

08001764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f7ff ff29 	bl	80015c4 <__NVIC_SetPriorityGrouping>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b086      	sub	sp, #24
 800177e:	af00      	add	r7, sp, #0
 8001780:	4603      	mov	r3, r0
 8001782:	60b9      	str	r1, [r7, #8]
 8001784:	607a      	str	r2, [r7, #4]
 8001786:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800178c:	f7ff ff3e 	bl	800160c <__NVIC_GetPriorityGrouping>
 8001790:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	68b9      	ldr	r1, [r7, #8]
 8001796:	6978      	ldr	r0, [r7, #20]
 8001798:	f7ff ff8e 	bl	80016b8 <NVIC_EncodePriority>
 800179c:	4602      	mov	r2, r0
 800179e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017a2:	4611      	mov	r1, r2
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff5d 	bl	8001664 <__NVIC_SetPriority>
}
 80017aa:	bf00      	nop
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	4603      	mov	r3, r0
 80017ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff ff31 	bl	8001628 <__NVIC_EnableIRQ>
}
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff ffa2 	bl	8001720 <SysTick_Config>
 80017dc:	4603      	mov	r3, r0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
	...

080017e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b087      	sub	sp, #28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017f6:	e14e      	b.n	8001a96 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	2101      	movs	r1, #1
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	fa01 f303 	lsl.w	r3, r1, r3
 8001804:	4013      	ands	r3, r2
 8001806:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2b00      	cmp	r3, #0
 800180c:	f000 8140 	beq.w	8001a90 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f003 0303 	and.w	r3, r3, #3
 8001818:	2b01      	cmp	r3, #1
 800181a:	d005      	beq.n	8001828 <HAL_GPIO_Init+0x40>
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f003 0303 	and.w	r3, r3, #3
 8001824:	2b02      	cmp	r3, #2
 8001826:	d130      	bne.n	800188a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	2203      	movs	r2, #3
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	4013      	ands	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	68da      	ldr	r2, [r3, #12]
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	4313      	orrs	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800185e:	2201      	movs	r2, #1
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	43db      	mvns	r3, r3
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	4013      	ands	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	091b      	lsrs	r3, r3, #4
 8001874:	f003 0201 	and.w	r2, r3, #1
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	4313      	orrs	r3, r2
 8001882:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f003 0303 	and.w	r3, r3, #3
 8001892:	2b03      	cmp	r3, #3
 8001894:	d017      	beq.n	80018c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	2203      	movs	r2, #3
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43db      	mvns	r3, r3
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	4013      	ands	r3, r2
 80018ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f003 0303 	and.w	r3, r3, #3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d123      	bne.n	800191a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	08da      	lsrs	r2, r3, #3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	3208      	adds	r2, #8
 80018da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	220f      	movs	r2, #15
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	4013      	ands	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	691a      	ldr	r2, [r3, #16]
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	f003 0307 	and.w	r3, r3, #7
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	08da      	lsrs	r2, r3, #3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3208      	adds	r2, #8
 8001914:	6939      	ldr	r1, [r7, #16]
 8001916:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	2203      	movs	r2, #3
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	43db      	mvns	r3, r3
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4013      	ands	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 0203 	and.w	r2, r3, #3
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	4313      	orrs	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001956:	2b00      	cmp	r3, #0
 8001958:	f000 809a 	beq.w	8001a90 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195c:	4b55      	ldr	r3, [pc, #340]	@ (8001ab4 <HAL_GPIO_Init+0x2cc>)
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	4a54      	ldr	r2, [pc, #336]	@ (8001ab4 <HAL_GPIO_Init+0x2cc>)
 8001962:	f043 0301 	orr.w	r3, r3, #1
 8001966:	6193      	str	r3, [r2, #24]
 8001968:	4b52      	ldr	r3, [pc, #328]	@ (8001ab4 <HAL_GPIO_Init+0x2cc>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001974:	4a50      	ldr	r2, [pc, #320]	@ (8001ab8 <HAL_GPIO_Init+0x2d0>)
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	089b      	lsrs	r3, r3, #2
 800197a:	3302      	adds	r3, #2
 800197c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001980:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	f003 0303 	and.w	r3, r3, #3
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	220f      	movs	r2, #15
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	43db      	mvns	r3, r3
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800199e:	d013      	beq.n	80019c8 <HAL_GPIO_Init+0x1e0>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a46      	ldr	r2, [pc, #280]	@ (8001abc <HAL_GPIO_Init+0x2d4>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d00d      	beq.n	80019c4 <HAL_GPIO_Init+0x1dc>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a45      	ldr	r2, [pc, #276]	@ (8001ac0 <HAL_GPIO_Init+0x2d8>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d007      	beq.n	80019c0 <HAL_GPIO_Init+0x1d8>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a44      	ldr	r2, [pc, #272]	@ (8001ac4 <HAL_GPIO_Init+0x2dc>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d101      	bne.n	80019bc <HAL_GPIO_Init+0x1d4>
 80019b8:	2303      	movs	r3, #3
 80019ba:	e006      	b.n	80019ca <HAL_GPIO_Init+0x1e2>
 80019bc:	2305      	movs	r3, #5
 80019be:	e004      	b.n	80019ca <HAL_GPIO_Init+0x1e2>
 80019c0:	2302      	movs	r3, #2
 80019c2:	e002      	b.n	80019ca <HAL_GPIO_Init+0x1e2>
 80019c4:	2301      	movs	r3, #1
 80019c6:	e000      	b.n	80019ca <HAL_GPIO_Init+0x1e2>
 80019c8:	2300      	movs	r3, #0
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	f002 0203 	and.w	r2, r2, #3
 80019d0:	0092      	lsls	r2, r2, #2
 80019d2:	4093      	lsls	r3, r2
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019da:	4937      	ldr	r1, [pc, #220]	@ (8001ab8 <HAL_GPIO_Init+0x2d0>)
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	089b      	lsrs	r3, r3, #2
 80019e0:	3302      	adds	r3, #2
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019e8:	4b37      	ldr	r3, [pc, #220]	@ (8001ac8 <HAL_GPIO_Init+0x2e0>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	43db      	mvns	r3, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d003      	beq.n	8001a0c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a0c:	4a2e      	ldr	r2, [pc, #184]	@ (8001ac8 <HAL_GPIO_Init+0x2e0>)
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a12:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac8 <HAL_GPIO_Init+0x2e0>)
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	43db      	mvns	r3, r3
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d003      	beq.n	8001a36 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a36:	4a24      	ldr	r2, [pc, #144]	@ (8001ac8 <HAL_GPIO_Init+0x2e0>)
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a3c:	4b22      	ldr	r3, [pc, #136]	@ (8001ac8 <HAL_GPIO_Init+0x2e0>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	43db      	mvns	r3, r3
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d003      	beq.n	8001a60 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001a58:	693a      	ldr	r2, [r7, #16]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a60:	4a19      	ldr	r2, [pc, #100]	@ (8001ac8 <HAL_GPIO_Init+0x2e0>)
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a66:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <HAL_GPIO_Init+0x2e0>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	4013      	ands	r3, r2
 8001a74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d003      	beq.n	8001a8a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a8a:	4a0f      	ldr	r2, [pc, #60]	@ (8001ac8 <HAL_GPIO_Init+0x2e0>)
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	3301      	adds	r3, #1
 8001a94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f47f aea9 	bne.w	80017f8 <HAL_GPIO_Init+0x10>
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	bf00      	nop
 8001aaa:	371c      	adds	r7, #28
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	40010000 	.word	0x40010000
 8001abc:	48000400 	.word	0x48000400
 8001ac0:	48000800 	.word	0x48000800
 8001ac4:	48000c00 	.word	0x48000c00
 8001ac8:	40010400 	.word	0x40010400

08001acc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001adc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ade:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	f000 bff4 	b.w	8002ada <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001af2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001af6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	f000 816d 	beq.w	8001de2 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b08:	4bb4      	ldr	r3, [pc, #720]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 030c 	and.w	r3, r3, #12
 8001b10:	2b04      	cmp	r3, #4
 8001b12:	d00c      	beq.n	8001b2e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b14:	4bb1      	ldr	r3, [pc, #708]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f003 030c 	and.w	r3, r3, #12
 8001b1c:	2b08      	cmp	r3, #8
 8001b1e:	d157      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x104>
 8001b20:	4bae      	ldr	r3, [pc, #696]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b2c:	d150      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x104>
 8001b2e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b32:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b36:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001b3a:	fa93 f3a3 	rbit	r3, r3
 8001b3e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b42:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b46:	fab3 f383 	clz	r3, r3
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b4e:	d802      	bhi.n	8001b56 <HAL_RCC_OscConfig+0x8a>
 8001b50:	4ba2      	ldr	r3, [pc, #648]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	e015      	b.n	8001b82 <HAL_RCC_OscConfig+0xb6>
 8001b56:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b5a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001b62:	fa93 f3a3 	rbit	r3, r3
 8001b66:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001b6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b6e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001b72:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001b76:	fa93 f3a3 	rbit	r3, r3
 8001b7a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001b7e:	4b97      	ldr	r3, [pc, #604]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b82:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b86:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001b8a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001b8e:	fa92 f2a2 	rbit	r2, r2
 8001b92:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001b96:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001b9a:	fab2 f282 	clz	r2, r2
 8001b9e:	b2d2      	uxtb	r2, r2
 8001ba0:	f042 0220 	orr.w	r2, r2, #32
 8001ba4:	b2d2      	uxtb	r2, r2
 8001ba6:	f002 021f 	and.w	r2, r2, #31
 8001baa:	2101      	movs	r1, #1
 8001bac:	fa01 f202 	lsl.w	r2, r1, r2
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 8114 	beq.w	8001de0 <HAL_RCC_OscConfig+0x314>
 8001bb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f040 810b 	bne.w	8001de0 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	f000 bf85 	b.w	8002ada <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001be0:	d106      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x124>
 8001be2:	4b7e      	ldr	r3, [pc, #504]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a7d      	ldr	r2, [pc, #500]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001be8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	e036      	b.n	8001c5e <HAL_RCC_OscConfig+0x192>
 8001bf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bf4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d10c      	bne.n	8001c1a <HAL_RCC_OscConfig+0x14e>
 8001c00:	4b76      	ldr	r3, [pc, #472]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a75      	ldr	r2, [pc, #468]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	4b73      	ldr	r3, [pc, #460]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a72      	ldr	r2, [pc, #456]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c16:	6013      	str	r3, [r2, #0]
 8001c18:	e021      	b.n	8001c5e <HAL_RCC_OscConfig+0x192>
 8001c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c2a:	d10c      	bne.n	8001c46 <HAL_RCC_OscConfig+0x17a>
 8001c2c:	4b6b      	ldr	r3, [pc, #428]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a6a      	ldr	r2, [pc, #424]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c36:	6013      	str	r3, [r2, #0]
 8001c38:	4b68      	ldr	r3, [pc, #416]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a67      	ldr	r2, [pc, #412]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	e00b      	b.n	8001c5e <HAL_RCC_OscConfig+0x192>
 8001c46:	4b65      	ldr	r3, [pc, #404]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a64      	ldr	r2, [pc, #400]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c50:	6013      	str	r3, [r2, #0]
 8001c52:	4b62      	ldr	r3, [pc, #392]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a61      	ldr	r2, [pc, #388]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c5c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c5e:	4b5f      	ldr	r3, [pc, #380]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c62:	f023 020f 	bic.w	r2, r3, #15
 8001c66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c6a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	495a      	ldr	r1, [pc, #360]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001c74:	4313      	orrs	r3, r2
 8001c76:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d054      	beq.n	8001d32 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c88:	f7fe fd0a 	bl	80006a0 <HAL_GetTick>
 8001c8c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c90:	e00a      	b.n	8001ca8 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c92:	f7fe fd05 	bl	80006a0 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ca0:	d902      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	f000 bf19 	b.w	8002ada <HAL_RCC_OscConfig+0x100e>
 8001ca8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cac:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001cb4:	fa93 f3a3 	rbit	r3, r3
 8001cb8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001cbc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc0:	fab3 f383 	clz	r3, r3
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cc8:	d802      	bhi.n	8001cd0 <HAL_RCC_OscConfig+0x204>
 8001cca:	4b44      	ldr	r3, [pc, #272]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	e015      	b.n	8001cfc <HAL_RCC_OscConfig+0x230>
 8001cd0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cd4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001cdc:	fa93 f3a3 	rbit	r3, r3
 8001ce0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001ce4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ce8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001cec:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001cf0:	fa93 f3a3 	rbit	r3, r3
 8001cf4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001cf8:	4b38      	ldr	r3, [pc, #224]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d00:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001d04:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001d08:	fa92 f2a2 	rbit	r2, r2
 8001d0c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001d10:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001d14:	fab2 f282 	clz	r2, r2
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	f042 0220 	orr.w	r2, r2, #32
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	f002 021f 	and.w	r2, r2, #31
 8001d24:	2101      	movs	r1, #1
 8001d26:	fa01 f202 	lsl.w	r2, r1, r2
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0b0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x1c6>
 8001d30:	e057      	b.n	8001de2 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d32:	f7fe fcb5 	bl	80006a0 <HAL_GetTick>
 8001d36:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d3a:	e00a      	b.n	8001d52 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d3c:	f7fe fcb0 	bl	80006a0 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b64      	cmp	r3, #100	@ 0x64
 8001d4a:	d902      	bls.n	8001d52 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	f000 bec4 	b.w	8002ada <HAL_RCC_OscConfig+0x100e>
 8001d52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d56:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001d5e:	fa93 f3a3 	rbit	r3, r3
 8001d62:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001d66:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d6a:	fab3 f383 	clz	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d72:	d802      	bhi.n	8001d7a <HAL_RCC_OscConfig+0x2ae>
 8001d74:	4b19      	ldr	r3, [pc, #100]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	e015      	b.n	8001da6 <HAL_RCC_OscConfig+0x2da>
 8001d7a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d7e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d82:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001d86:	fa93 f3a3 	rbit	r3, r3
 8001d8a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001d8e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d92:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001d96:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001d9a:	fa93 f3a3 	rbit	r3, r3
 8001d9e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001da2:	4b0e      	ldr	r3, [pc, #56]	@ (8001ddc <HAL_RCC_OscConfig+0x310>)
 8001da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001daa:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001dae:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001db2:	fa92 f2a2 	rbit	r2, r2
 8001db6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001dba:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001dbe:	fab2 f282 	clz	r2, r2
 8001dc2:	b2d2      	uxtb	r2, r2
 8001dc4:	f042 0220 	orr.w	r2, r2, #32
 8001dc8:	b2d2      	uxtb	r2, r2
 8001dca:	f002 021f 	and.w	r2, r2, #31
 8001dce:	2101      	movs	r1, #1
 8001dd0:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1b0      	bne.n	8001d3c <HAL_RCC_OscConfig+0x270>
 8001dda:	e002      	b.n	8001de2 <HAL_RCC_OscConfig+0x316>
 8001ddc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001de2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001de6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0302 	and.w	r3, r3, #2
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f000 816c 	beq.w	80020d0 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001df8:	4bcc      	ldr	r3, [pc, #816]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 030c 	and.w	r3, r3, #12
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d00b      	beq.n	8001e1c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e04:	4bc9      	ldr	r3, [pc, #804]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 030c 	and.w	r3, r3, #12
 8001e0c:	2b08      	cmp	r3, #8
 8001e0e:	d16d      	bne.n	8001eec <HAL_RCC_OscConfig+0x420>
 8001e10:	4bc6      	ldr	r3, [pc, #792]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d167      	bne.n	8001eec <HAL_RCC_OscConfig+0x420>
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e22:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001e26:	fa93 f3a3 	rbit	r3, r3
 8001e2a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001e2e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e32:	fab3 f383 	clz	r3, r3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e3a:	d802      	bhi.n	8001e42 <HAL_RCC_OscConfig+0x376>
 8001e3c:	4bbb      	ldr	r3, [pc, #748]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	e013      	b.n	8001e6a <HAL_RCC_OscConfig+0x39e>
 8001e42:	2302      	movs	r3, #2
 8001e44:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e48:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001e4c:	fa93 f3a3 	rbit	r3, r3
 8001e50:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001e54:	2302      	movs	r3, #2
 8001e56:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001e5a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001e5e:	fa93 f3a3 	rbit	r3, r3
 8001e62:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001e66:	4bb1      	ldr	r3, [pc, #708]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001e70:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001e74:	fa92 f2a2 	rbit	r2, r2
 8001e78:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001e7c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e80:	fab2 f282 	clz	r2, r2
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	f042 0220 	orr.w	r2, r2, #32
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	f002 021f 	and.w	r2, r2, #31
 8001e90:	2101      	movs	r1, #1
 8001e92:	fa01 f202 	lsl.w	r2, r1, r2
 8001e96:	4013      	ands	r3, r2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00a      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3e6>
 8001e9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d002      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	f000 be14 	b.w	8002ada <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eb2:	4b9e      	ldr	r3, [pc, #632]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001eba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ebe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	21f8      	movs	r1, #248	@ 0xf8
 8001ec8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ecc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001ed0:	fa91 f1a1 	rbit	r1, r1
 8001ed4:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001ed8:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001edc:	fab1 f181 	clz	r1, r1
 8001ee0:	b2c9      	uxtb	r1, r1
 8001ee2:	408b      	lsls	r3, r1
 8001ee4:	4991      	ldr	r1, [pc, #580]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eea:	e0f1      	b.n	80020d0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ef0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	f000 8083 	beq.w	8002004 <HAL_RCC_OscConfig+0x538>
 8001efe:	2301      	movs	r3, #1
 8001f00:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f04:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001f08:	fa93 f3a3 	rbit	r3, r3
 8001f0c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001f10:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f14:	fab3 f383 	clz	r3, r3
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f1e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	461a      	mov	r2, r3
 8001f26:	2301      	movs	r3, #1
 8001f28:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2a:	f7fe fbb9 	bl	80006a0 <HAL_GetTick>
 8001f2e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f32:	e00a      	b.n	8001f4a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f34:	f7fe fbb4 	bl	80006a0 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d902      	bls.n	8001f4a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	f000 bdc8 	b.w	8002ada <HAL_RCC_OscConfig+0x100e>
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f50:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001f54:	fa93 f3a3 	rbit	r3, r3
 8001f58:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001f5c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f60:	fab3 f383 	clz	r3, r3
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f68:	d802      	bhi.n	8001f70 <HAL_RCC_OscConfig+0x4a4>
 8001f6a:	4b70      	ldr	r3, [pc, #448]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	e013      	b.n	8001f98 <HAL_RCC_OscConfig+0x4cc>
 8001f70:	2302      	movs	r3, #2
 8001f72:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001f82:	2302      	movs	r3, #2
 8001f84:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001f88:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001f8c:	fa93 f3a3 	rbit	r3, r3
 8001f90:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001f94:	4b65      	ldr	r3, [pc, #404]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f98:	2202      	movs	r2, #2
 8001f9a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001f9e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001fa2:	fa92 f2a2 	rbit	r2, r2
 8001fa6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001faa:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001fae:	fab2 f282 	clz	r2, r2
 8001fb2:	b2d2      	uxtb	r2, r2
 8001fb4:	f042 0220 	orr.w	r2, r2, #32
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	f002 021f 	and.w	r2, r2, #31
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0b4      	beq.n	8001f34 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fca:	4b58      	ldr	r3, [pc, #352]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fd6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	21f8      	movs	r1, #248	@ 0xf8
 8001fe0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001fe8:	fa91 f1a1 	rbit	r1, r1
 8001fec:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001ff0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001ff4:	fab1 f181 	clz	r1, r1
 8001ff8:	b2c9      	uxtb	r1, r1
 8001ffa:	408b      	lsls	r3, r1
 8001ffc:	494b      	ldr	r1, [pc, #300]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8001ffe:	4313      	orrs	r3, r2
 8002000:	600b      	str	r3, [r1, #0]
 8002002:	e065      	b.n	80020d0 <HAL_RCC_OscConfig+0x604>
 8002004:	2301      	movs	r3, #1
 8002006:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800200e:	fa93 f3a3 	rbit	r3, r3
 8002012:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002016:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800201a:	fab3 f383 	clz	r3, r3
 800201e:	b2db      	uxtb	r3, r3
 8002020:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002024:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	461a      	mov	r2, r3
 800202c:	2300      	movs	r3, #0
 800202e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002030:	f7fe fb36 	bl	80006a0 <HAL_GetTick>
 8002034:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002038:	e00a      	b.n	8002050 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800203a:	f7fe fb31 	bl	80006a0 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d902      	bls.n	8002050 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	f000 bd45 	b.w	8002ada <HAL_RCC_OscConfig+0x100e>
 8002050:	2302      	movs	r3, #2
 8002052:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002056:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800205a:	fa93 f3a3 	rbit	r3, r3
 800205e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002062:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002066:	fab3 f383 	clz	r3, r3
 800206a:	b2db      	uxtb	r3, r3
 800206c:	2b3f      	cmp	r3, #63	@ 0x3f
 800206e:	d802      	bhi.n	8002076 <HAL_RCC_OscConfig+0x5aa>
 8002070:	4b2e      	ldr	r3, [pc, #184]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	e013      	b.n	800209e <HAL_RCC_OscConfig+0x5d2>
 8002076:	2302      	movs	r3, #2
 8002078:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002080:	fa93 f3a3 	rbit	r3, r3
 8002084:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002088:	2302      	movs	r3, #2
 800208a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800208e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002092:	fa93 f3a3 	rbit	r3, r3
 8002096:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800209a:	4b24      	ldr	r3, [pc, #144]	@ (800212c <HAL_RCC_OscConfig+0x660>)
 800209c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209e:	2202      	movs	r2, #2
 80020a0:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80020a4:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80020a8:	fa92 f2a2 	rbit	r2, r2
 80020ac:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80020b0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80020b4:	fab2 f282 	clz	r2, r2
 80020b8:	b2d2      	uxtb	r2, r2
 80020ba:	f042 0220 	orr.w	r2, r2, #32
 80020be:	b2d2      	uxtb	r2, r2
 80020c0:	f002 021f 	and.w	r2, r2, #31
 80020c4:	2101      	movs	r1, #1
 80020c6:	fa01 f202 	lsl.w	r2, r1, r2
 80020ca:	4013      	ands	r3, r2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1b4      	bne.n	800203a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0308 	and.w	r3, r3, #8
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	f000 8115 	beq.w	8002310 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d07e      	beq.n	80021f4 <HAL_RCC_OscConfig+0x728>
 80020f6:	2301      	movs	r3, #1
 80020f8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002100:	fa93 f3a3 	rbit	r3, r3
 8002104:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002108:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800210c:	fab3 f383 	clz	r3, r3
 8002110:	b2db      	uxtb	r3, r3
 8002112:	461a      	mov	r2, r3
 8002114:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <HAL_RCC_OscConfig+0x664>)
 8002116:	4413      	add	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	461a      	mov	r2, r3
 800211c:	2301      	movs	r3, #1
 800211e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002120:	f7fe fabe 	bl	80006a0 <HAL_GetTick>
 8002124:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002128:	e00f      	b.n	800214a <HAL_RCC_OscConfig+0x67e>
 800212a:	bf00      	nop
 800212c:	40021000 	.word	0x40021000
 8002130:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002134:	f7fe fab4 	bl	80006a0 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d902      	bls.n	800214a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	f000 bcc8 	b.w	8002ada <HAL_RCC_OscConfig+0x100e>
 800214a:	2302      	movs	r3, #2
 800214c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002150:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002154:	fa93 f3a3 	rbit	r3, r3
 8002158:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800215c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002160:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002164:	2202      	movs	r2, #2
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800216c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	fa93 f2a3 	rbit	r2, r3
 8002176:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800217a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800217e:	601a      	str	r2, [r3, #0]
 8002180:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002184:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002188:	2202      	movs	r2, #2
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002190:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	fa93 f2a3 	rbit	r2, r3
 800219a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800219e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80021a2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021a4:	4bb0      	ldr	r3, [pc, #704]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 80021a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80021b0:	2102      	movs	r1, #2
 80021b2:	6019      	str	r1, [r3, #0]
 80021b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021b8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	fa93 f1a3 	rbit	r1, r3
 80021c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80021ca:	6019      	str	r1, [r3, #0]
  return result;
 80021cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021d0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	fab3 f383 	clz	r3, r3
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	f003 031f 	and.w	r3, r3, #31
 80021e6:	2101      	movs	r1, #1
 80021e8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0a0      	beq.n	8002134 <HAL_RCC_OscConfig+0x668>
 80021f2:	e08d      	b.n	8002310 <HAL_RCC_OscConfig+0x844>
 80021f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80021fc:	2201      	movs	r2, #1
 80021fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002204:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	fa93 f2a3 	rbit	r2, r3
 800220e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002212:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002216:	601a      	str	r2, [r3, #0]
  return result;
 8002218:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800221c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002220:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002222:	fab3 f383 	clz	r3, r3
 8002226:	b2db      	uxtb	r3, r3
 8002228:	461a      	mov	r2, r3
 800222a:	4b90      	ldr	r3, [pc, #576]	@ (800246c <HAL_RCC_OscConfig+0x9a0>)
 800222c:	4413      	add	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	461a      	mov	r2, r3
 8002232:	2300      	movs	r3, #0
 8002234:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002236:	f7fe fa33 	bl	80006a0 <HAL_GetTick>
 800223a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800223e:	e00a      	b.n	8002256 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002240:	f7fe fa2e 	bl	80006a0 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d902      	bls.n	8002256 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	f000 bc42 	b.w	8002ada <HAL_RCC_OscConfig+0x100e>
 8002256:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800225a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800225e:	2202      	movs	r2, #2
 8002260:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002262:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002266:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	fa93 f2a3 	rbit	r2, r3
 8002270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002274:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800227e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002282:	2202      	movs	r2, #2
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800228a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	fa93 f2a3 	rbit	r2, r3
 8002294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002298:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80022a6:	2202      	movs	r2, #2
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ae:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	fa93 f2a3 	rbit	r2, r3
 80022b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80022c0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022c2:	4b69      	ldr	r3, [pc, #420]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 80022c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ca:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80022ce:	2102      	movs	r1, #2
 80022d0:	6019      	str	r1, [r3, #0]
 80022d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022d6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	fa93 f1a3 	rbit	r1, r3
 80022e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80022e8:	6019      	str	r1, [r3, #0]
  return result;
 80022ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ee:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	fab3 f383 	clz	r3, r3
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	f003 031f 	and.w	r3, r3, #31
 8002304:	2101      	movs	r1, #1
 8002306:	fa01 f303 	lsl.w	r3, r1, r3
 800230a:	4013      	ands	r3, r2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d197      	bne.n	8002240 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002310:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002314:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	2b00      	cmp	r3, #0
 8002322:	f000 819e 	beq.w	8002662 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002326:	2300      	movs	r3, #0
 8002328:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800232c:	4b4e      	ldr	r3, [pc, #312]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d116      	bne.n	8002366 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002338:	4b4b      	ldr	r3, [pc, #300]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 800233a:	69db      	ldr	r3, [r3, #28]
 800233c:	4a4a      	ldr	r2, [pc, #296]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 800233e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002342:	61d3      	str	r3, [r2, #28]
 8002344:	4b48      	ldr	r3, [pc, #288]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800234c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002350:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800235a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800235e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002360:	2301      	movs	r3, #1
 8002362:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002366:	4b42      	ldr	r3, [pc, #264]	@ (8002470 <HAL_RCC_OscConfig+0x9a4>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800236e:	2b00      	cmp	r3, #0
 8002370:	d11a      	bne.n	80023a8 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002372:	4b3f      	ldr	r3, [pc, #252]	@ (8002470 <HAL_RCC_OscConfig+0x9a4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a3e      	ldr	r2, [pc, #248]	@ (8002470 <HAL_RCC_OscConfig+0x9a4>)
 8002378:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800237c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800237e:	f7fe f98f 	bl	80006a0 <HAL_GetTick>
 8002382:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002386:	e009      	b.n	800239c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002388:	f7fe f98a 	bl	80006a0 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b64      	cmp	r3, #100	@ 0x64
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e39e      	b.n	8002ada <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239c:	4b34      	ldr	r3, [pc, #208]	@ (8002470 <HAL_RCC_OscConfig+0x9a4>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0ef      	beq.n	8002388 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d106      	bne.n	80023c6 <HAL_RCC_OscConfig+0x8fa>
 80023b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	4a2a      	ldr	r2, [pc, #168]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 80023be:	f043 0301 	orr.w	r3, r3, #1
 80023c2:	6213      	str	r3, [r2, #32]
 80023c4:	e035      	b.n	8002432 <HAL_RCC_OscConfig+0x966>
 80023c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d10c      	bne.n	80023f0 <HAL_RCC_OscConfig+0x924>
 80023d6:	4b24      	ldr	r3, [pc, #144]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 80023d8:	6a1b      	ldr	r3, [r3, #32]
 80023da:	4a23      	ldr	r2, [pc, #140]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 80023dc:	f023 0301 	bic.w	r3, r3, #1
 80023e0:	6213      	str	r3, [r2, #32]
 80023e2:	4b21      	ldr	r3, [pc, #132]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	4a20      	ldr	r2, [pc, #128]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 80023e8:	f023 0304 	bic.w	r3, r3, #4
 80023ec:	6213      	str	r3, [r2, #32]
 80023ee:	e020      	b.n	8002432 <HAL_RCC_OscConfig+0x966>
 80023f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	2b05      	cmp	r3, #5
 80023fe:	d10c      	bne.n	800241a <HAL_RCC_OscConfig+0x94e>
 8002400:	4b19      	ldr	r3, [pc, #100]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	4a18      	ldr	r2, [pc, #96]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 8002406:	f043 0304 	orr.w	r3, r3, #4
 800240a:	6213      	str	r3, [r2, #32]
 800240c:	4b16      	ldr	r3, [pc, #88]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	4a15      	ldr	r2, [pc, #84]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 8002412:	f043 0301 	orr.w	r3, r3, #1
 8002416:	6213      	str	r3, [r2, #32]
 8002418:	e00b      	b.n	8002432 <HAL_RCC_OscConfig+0x966>
 800241a:	4b13      	ldr	r3, [pc, #76]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	4a12      	ldr	r2, [pc, #72]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 8002420:	f023 0301 	bic.w	r3, r3, #1
 8002424:	6213      	str	r3, [r2, #32]
 8002426:	4b10      	ldr	r3, [pc, #64]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 8002428:	6a1b      	ldr	r3, [r3, #32]
 800242a:	4a0f      	ldr	r2, [pc, #60]	@ (8002468 <HAL_RCC_OscConfig+0x99c>)
 800242c:	f023 0304 	bic.w	r3, r3, #4
 8002430:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002436:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 8087 	beq.w	8002552 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002444:	f7fe f92c 	bl	80006a0 <HAL_GetTick>
 8002448:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800244c:	e012      	b.n	8002474 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800244e:	f7fe f927 	bl	80006a0 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800245e:	4293      	cmp	r3, r2
 8002460:	d908      	bls.n	8002474 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e339      	b.n	8002ada <HAL_RCC_OscConfig+0x100e>
 8002466:	bf00      	nop
 8002468:	40021000 	.word	0x40021000
 800246c:	10908120 	.word	0x10908120
 8002470:	40007000 	.word	0x40007000
 8002474:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002478:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800247c:	2202      	movs	r2, #2
 800247e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002480:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002484:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	fa93 f2a3 	rbit	r2, r3
 800248e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002492:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800249c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80024a0:	2202      	movs	r2, #2
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	fa93 f2a3 	rbit	r2, r3
 80024b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80024ba:	601a      	str	r2, [r3, #0]
  return result;
 80024bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80024c4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c6:	fab3 f383 	clz	r3, r3
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d102      	bne.n	80024dc <HAL_RCC_OscConfig+0xa10>
 80024d6:	4b98      	ldr	r3, [pc, #608]	@ (8002738 <HAL_RCC_OscConfig+0xc6c>)
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	e013      	b.n	8002504 <HAL_RCC_OscConfig+0xa38>
 80024dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80024e4:	2202      	movs	r2, #2
 80024e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ec:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	fa93 f2a3 	rbit	r2, r3
 80024f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024fa:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	4b8d      	ldr	r3, [pc, #564]	@ (8002738 <HAL_RCC_OscConfig+0xc6c>)
 8002502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002504:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002508:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800250c:	2102      	movs	r1, #2
 800250e:	6011      	str	r1, [r2, #0]
 8002510:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002514:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002518:	6812      	ldr	r2, [r2, #0]
 800251a:	fa92 f1a2 	rbit	r1, r2
 800251e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002522:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002526:	6011      	str	r1, [r2, #0]
  return result;
 8002528:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800252c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002530:	6812      	ldr	r2, [r2, #0]
 8002532:	fab2 f282 	clz	r2, r2
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800253c:	b2d2      	uxtb	r2, r2
 800253e:	f002 021f 	and.w	r2, r2, #31
 8002542:	2101      	movs	r1, #1
 8002544:	fa01 f202 	lsl.w	r2, r1, r2
 8002548:	4013      	ands	r3, r2
 800254a:	2b00      	cmp	r3, #0
 800254c:	f43f af7f 	beq.w	800244e <HAL_RCC_OscConfig+0x982>
 8002550:	e07d      	b.n	800264e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002552:	f7fe f8a5 	bl	80006a0 <HAL_GetTick>
 8002556:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800255a:	e00b      	b.n	8002574 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800255c:	f7fe f8a0 	bl	80006a0 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	f241 3288 	movw	r2, #5000	@ 0x1388
 800256c:	4293      	cmp	r3, r2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e2b2      	b.n	8002ada <HAL_RCC_OscConfig+0x100e>
 8002574:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002578:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800257c:	2202      	movs	r2, #2
 800257e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002580:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002584:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	fa93 f2a3 	rbit	r2, r3
 800258e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002592:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80025a0:	2202      	movs	r2, #2
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	fa93 f2a3 	rbit	r2, r3
 80025b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80025ba:	601a      	str	r2, [r3, #0]
  return result;
 80025bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80025c4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c6:	fab3 f383 	clz	r3, r3
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d102      	bne.n	80025dc <HAL_RCC_OscConfig+0xb10>
 80025d6:	4b58      	ldr	r3, [pc, #352]	@ (8002738 <HAL_RCC_OscConfig+0xc6c>)
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	e013      	b.n	8002604 <HAL_RCC_OscConfig+0xb38>
 80025dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80025e4:	2202      	movs	r2, #2
 80025e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ec:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	fa93 f2a3 	rbit	r2, r3
 80025f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	4b4d      	ldr	r3, [pc, #308]	@ (8002738 <HAL_RCC_OscConfig+0xc6c>)
 8002602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002604:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002608:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800260c:	2102      	movs	r1, #2
 800260e:	6011      	str	r1, [r2, #0]
 8002610:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002614:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002618:	6812      	ldr	r2, [r2, #0]
 800261a:	fa92 f1a2 	rbit	r1, r2
 800261e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002622:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002626:	6011      	str	r1, [r2, #0]
  return result;
 8002628:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800262c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002630:	6812      	ldr	r2, [r2, #0]
 8002632:	fab2 f282 	clz	r2, r2
 8002636:	b2d2      	uxtb	r2, r2
 8002638:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	f002 021f 	and.w	r2, r2, #31
 8002642:	2101      	movs	r1, #1
 8002644:	fa01 f202 	lsl.w	r2, r1, r2
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d186      	bne.n	800255c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800264e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002652:	2b01      	cmp	r3, #1
 8002654:	d105      	bne.n	8002662 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002656:	4b38      	ldr	r3, [pc, #224]	@ (8002738 <HAL_RCC_OscConfig+0xc6c>)
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	4a37      	ldr	r2, [pc, #220]	@ (8002738 <HAL_RCC_OscConfig+0xc6c>)
 800265c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002660:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002662:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002666:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 8232 	beq.w	8002ad8 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002674:	4b30      	ldr	r3, [pc, #192]	@ (8002738 <HAL_RCC_OscConfig+0xc6c>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f003 030c 	and.w	r3, r3, #12
 800267c:	2b08      	cmp	r3, #8
 800267e:	f000 8201 	beq.w	8002a84 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002682:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002686:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	2b02      	cmp	r3, #2
 8002690:	f040 8157 	bne.w	8002942 <HAL_RCC_OscConfig+0xe76>
 8002694:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002698:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800269c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80026a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026a6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	fa93 f2a3 	rbit	r2, r3
 80026b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80026b8:	601a      	str	r2, [r3, #0]
  return result;
 80026ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026be:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80026c2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c4:	fab3 f383 	clz	r3, r3
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80026ce:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	461a      	mov	r2, r3
 80026d6:	2300      	movs	r3, #0
 80026d8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026da:	f7fd ffe1 	bl	80006a0 <HAL_GetTick>
 80026de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026e2:	e009      	b.n	80026f8 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026e4:	f7fd ffdc 	bl	80006a0 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d901      	bls.n	80026f8 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e1f0      	b.n	8002ada <HAL_RCC_OscConfig+0x100e>
 80026f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026fc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002700:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002704:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800270a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	fa93 f2a3 	rbit	r2, r3
 8002714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002718:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800271c:	601a      	str	r2, [r3, #0]
  return result;
 800271e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002722:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002726:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002728:	fab3 f383 	clz	r3, r3
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002730:	d804      	bhi.n	800273c <HAL_RCC_OscConfig+0xc70>
 8002732:	4b01      	ldr	r3, [pc, #4]	@ (8002738 <HAL_RCC_OscConfig+0xc6c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	e029      	b.n	800278c <HAL_RCC_OscConfig+0xcc0>
 8002738:	40021000 	.word	0x40021000
 800273c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002740:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002744:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002748:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800274e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	fa93 f2a3 	rbit	r2, r3
 8002758:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800275c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002766:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800276a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002774:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	fa93 f2a3 	rbit	r2, r3
 800277e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002782:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	4bc3      	ldr	r3, [pc, #780]	@ (8002a98 <HAL_RCC_OscConfig+0xfcc>)
 800278a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002790:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002794:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002798:	6011      	str	r1, [r2, #0]
 800279a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800279e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80027a2:	6812      	ldr	r2, [r2, #0]
 80027a4:	fa92 f1a2 	rbit	r1, r2
 80027a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027ac:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80027b0:	6011      	str	r1, [r2, #0]
  return result;
 80027b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027b6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80027ba:	6812      	ldr	r2, [r2, #0]
 80027bc:	fab2 f282 	clz	r2, r2
 80027c0:	b2d2      	uxtb	r2, r2
 80027c2:	f042 0220 	orr.w	r2, r2, #32
 80027c6:	b2d2      	uxtb	r2, r2
 80027c8:	f002 021f 	and.w	r2, r2, #31
 80027cc:	2101      	movs	r1, #1
 80027ce:	fa01 f202 	lsl.w	r2, r1, r2
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d185      	bne.n	80026e4 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027d8:	4baf      	ldr	r3, [pc, #700]	@ (8002a98 <HAL_RCC_OscConfig+0xfcc>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80027e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80027ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	430b      	orrs	r3, r1
 80027fa:	49a7      	ldr	r1, [pc, #668]	@ (8002a98 <HAL_RCC_OscConfig+0xfcc>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	604b      	str	r3, [r1, #4]
 8002800:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002804:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002808:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800280c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002812:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	fa93 f2a3 	rbit	r2, r3
 800281c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002820:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002824:	601a      	str	r2, [r3, #0]
  return result;
 8002826:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800282a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800282e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002830:	fab3 f383 	clz	r3, r3
 8002834:	b2db      	uxtb	r3, r3
 8002836:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800283a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	461a      	mov	r2, r3
 8002842:	2301      	movs	r3, #1
 8002844:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002846:	f7fd ff2b 	bl	80006a0 <HAL_GetTick>
 800284a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800284e:	e009      	b.n	8002864 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002850:	f7fd ff26 	bl	80006a0 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e13a      	b.n	8002ada <HAL_RCC_OscConfig+0x100e>
 8002864:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002868:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800286c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002870:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002872:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002876:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	fa93 f2a3 	rbit	r2, r3
 8002880:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002884:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002888:	601a      	str	r2, [r3, #0]
  return result;
 800288a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800288e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002892:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002894:	fab3 f383 	clz	r3, r3
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b3f      	cmp	r3, #63	@ 0x3f
 800289c:	d802      	bhi.n	80028a4 <HAL_RCC_OscConfig+0xdd8>
 800289e:	4b7e      	ldr	r3, [pc, #504]	@ (8002a98 <HAL_RCC_OscConfig+0xfcc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	e027      	b.n	80028f4 <HAL_RCC_OscConfig+0xe28>
 80028a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80028ac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	fa93 f2a3 	rbit	r2, r3
 80028c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028c4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ce:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80028d2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028dc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	fa93 f2a3 	rbit	r2, r3
 80028e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ea:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	4b69      	ldr	r3, [pc, #420]	@ (8002a98 <HAL_RCC_OscConfig+0xfcc>)
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028f8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80028fc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002900:	6011      	str	r1, [r2, #0]
 8002902:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002906:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800290a:	6812      	ldr	r2, [r2, #0]
 800290c:	fa92 f1a2 	rbit	r1, r2
 8002910:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002914:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002918:	6011      	str	r1, [r2, #0]
  return result;
 800291a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800291e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	fab2 f282 	clz	r2, r2
 8002928:	b2d2      	uxtb	r2, r2
 800292a:	f042 0220 	orr.w	r2, r2, #32
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	f002 021f 	and.w	r2, r2, #31
 8002934:	2101      	movs	r1, #1
 8002936:	fa01 f202 	lsl.w	r2, r1, r2
 800293a:	4013      	ands	r3, r2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d087      	beq.n	8002850 <HAL_RCC_OscConfig+0xd84>
 8002940:	e0ca      	b.n	8002ad8 <HAL_RCC_OscConfig+0x100c>
 8002942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002946:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800294a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800294e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002954:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	fa93 f2a3 	rbit	r2, r3
 800295e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002962:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002966:	601a      	str	r2, [r3, #0]
  return result;
 8002968:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800296c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002970:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002972:	fab3 f383 	clz	r3, r3
 8002976:	b2db      	uxtb	r3, r3
 8002978:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800297c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	461a      	mov	r2, r3
 8002984:	2300      	movs	r3, #0
 8002986:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002988:	f7fd fe8a 	bl	80006a0 <HAL_GetTick>
 800298c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002990:	e009      	b.n	80029a6 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002992:	f7fd fe85 	bl	80006a0 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e099      	b.n	8002ada <HAL_RCC_OscConfig+0x100e>
 80029a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029aa:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80029ae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	fa93 f2a3 	rbit	r2, r3
 80029c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80029ca:	601a      	str	r2, [r3, #0]
  return result;
 80029cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80029d4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029d6:	fab3 f383 	clz	r3, r3
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80029de:	d802      	bhi.n	80029e6 <HAL_RCC_OscConfig+0xf1a>
 80029e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002a98 <HAL_RCC_OscConfig+0xfcc>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	e027      	b.n	8002a36 <HAL_RCC_OscConfig+0xf6a>
 80029e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ea:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80029ee:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	fa93 f2a3 	rbit	r2, r3
 8002a02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a06:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002a0a:	601a      	str	r2, [r3, #0]
 8002a0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a10:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002a14:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a1e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	fa93 f2a3 	rbit	r2, r3
 8002a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a2c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	4b19      	ldr	r3, [pc, #100]	@ (8002a98 <HAL_RCC_OscConfig+0xfcc>)
 8002a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a36:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a3a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002a3e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002a42:	6011      	str	r1, [r2, #0]
 8002a44:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a48:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002a4c:	6812      	ldr	r2, [r2, #0]
 8002a4e:	fa92 f1a2 	rbit	r1, r2
 8002a52:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a56:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002a5a:	6011      	str	r1, [r2, #0]
  return result;
 8002a5c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a60:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002a64:	6812      	ldr	r2, [r2, #0]
 8002a66:	fab2 f282 	clz	r2, r2
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	f042 0220 	orr.w	r2, r2, #32
 8002a70:	b2d2      	uxtb	r2, r2
 8002a72:	f002 021f 	and.w	r2, r2, #31
 8002a76:	2101      	movs	r1, #1
 8002a78:	fa01 f202 	lsl.w	r2, r1, r2
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d187      	bne.n	8002992 <HAL_RCC_OscConfig+0xec6>
 8002a82:	e029      	b.n	8002ad8 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d103      	bne.n	8002a9c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e020      	b.n	8002ada <HAL_RCC_OscConfig+0x100e>
 8002a98:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <HAL_RCC_OscConfig+0x1018>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002aa4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002aa8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d10b      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002abc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002ac0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002ac4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d001      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	40021000 	.word	0x40021000

08002ae8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b09e      	sub	sp, #120	@ 0x78
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d101      	bne.n	8002b00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e154      	b.n	8002daa <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b00:	4b89      	ldr	r3, [pc, #548]	@ (8002d28 <HAL_RCC_ClockConfig+0x240>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	683a      	ldr	r2, [r7, #0]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d910      	bls.n	8002b30 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b0e:	4b86      	ldr	r3, [pc, #536]	@ (8002d28 <HAL_RCC_ClockConfig+0x240>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f023 0207 	bic.w	r2, r3, #7
 8002b16:	4984      	ldr	r1, [pc, #528]	@ (8002d28 <HAL_RCC_ClockConfig+0x240>)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b1e:	4b82      	ldr	r3, [pc, #520]	@ (8002d28 <HAL_RCC_ClockConfig+0x240>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0307 	and.w	r3, r3, #7
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d001      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e13c      	b.n	8002daa <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d008      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b3c:	4b7b      	ldr	r3, [pc, #492]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	4978      	ldr	r1, [pc, #480]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 80cd 	beq.w	8002cf6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d137      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0xec>
 8002b64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b68:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b6c:	fa93 f3a3 	rbit	r3, r3
 8002b70:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002b72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b74:	fab3 f383 	clz	r3, r3
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b7c:	d802      	bhi.n	8002b84 <HAL_RCC_ClockConfig+0x9c>
 8002b7e:	4b6b      	ldr	r3, [pc, #428]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	e00f      	b.n	8002ba4 <HAL_RCC_ClockConfig+0xbc>
 8002b84:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b8c:	fa93 f3a3 	rbit	r3, r3
 8002b90:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b96:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b9a:	fa93 f3a3 	rbit	r3, r3
 8002b9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ba0:	4b62      	ldr	r3, [pc, #392]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ba8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002baa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002bac:	fa92 f2a2 	rbit	r2, r2
 8002bb0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002bb2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002bb4:	fab2 f282 	clz	r2, r2
 8002bb8:	b2d2      	uxtb	r2, r2
 8002bba:	f042 0220 	orr.w	r2, r2, #32
 8002bbe:	b2d2      	uxtb	r2, r2
 8002bc0:	f002 021f 	and.w	r2, r2, #31
 8002bc4:	2101      	movs	r1, #1
 8002bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8002bca:	4013      	ands	r3, r2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d171      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e0ea      	b.n	8002daa <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d137      	bne.n	8002c4c <HAL_RCC_ClockConfig+0x164>
 8002bdc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002be0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002be4:	fa93 f3a3 	rbit	r3, r3
 8002be8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002bea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bec:	fab3 f383 	clz	r3, r3
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002bf4:	d802      	bhi.n	8002bfc <HAL_RCC_ClockConfig+0x114>
 8002bf6:	4b4d      	ldr	r3, [pc, #308]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	e00f      	b.n	8002c1c <HAL_RCC_ClockConfig+0x134>
 8002bfc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c00:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c04:	fa93 f3a3 	rbit	r3, r3
 8002c08:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c12:	fa93 f3a3 	rbit	r3, r3
 8002c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c18:	4b44      	ldr	r3, [pc, #272]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c20:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002c22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c24:	fa92 f2a2 	rbit	r2, r2
 8002c28:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002c2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c2c:	fab2 f282 	clz	r2, r2
 8002c30:	b2d2      	uxtb	r2, r2
 8002c32:	f042 0220 	orr.w	r2, r2, #32
 8002c36:	b2d2      	uxtb	r2, r2
 8002c38:	f002 021f 	and.w	r2, r2, #31
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c42:	4013      	ands	r3, r2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d135      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e0ae      	b.n	8002daa <HAL_RCC_ClockConfig+0x2c2>
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c52:	fa93 f3a3 	rbit	r3, r3
 8002c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5a:	fab3 f383 	clz	r3, r3
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c62:	d802      	bhi.n	8002c6a <HAL_RCC_ClockConfig+0x182>
 8002c64:	4b31      	ldr	r3, [pc, #196]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	e00d      	b.n	8002c86 <HAL_RCC_ClockConfig+0x19e>
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c70:	fa93 f3a3 	rbit	r3, r3
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c76:	2302      	movs	r3, #2
 8002c78:	623b      	str	r3, [r7, #32]
 8002c7a:	6a3b      	ldr	r3, [r7, #32]
 8002c7c:	fa93 f3a3 	rbit	r3, r3
 8002c80:	61fb      	str	r3, [r7, #28]
 8002c82:	4b2a      	ldr	r3, [pc, #168]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c86:	2202      	movs	r2, #2
 8002c88:	61ba      	str	r2, [r7, #24]
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	fa92 f2a2 	rbit	r2, r2
 8002c90:	617a      	str	r2, [r7, #20]
  return result;
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	fab2 f282 	clz	r2, r2
 8002c98:	b2d2      	uxtb	r2, r2
 8002c9a:	f042 0220 	orr.w	r2, r2, #32
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	f002 021f 	and.w	r2, r2, #31
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8002caa:	4013      	ands	r3, r2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e07a      	b.n	8002daa <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f023 0203 	bic.w	r2, r3, #3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	491a      	ldr	r1, [pc, #104]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cc6:	f7fd fceb 	bl	80006a0 <HAL_GetTick>
 8002cca:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ccc:	e00a      	b.n	8002ce4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cce:	f7fd fce7 	bl	80006a0 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e062      	b.n	8002daa <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce4:	4b11      	ldr	r3, [pc, #68]	@ (8002d2c <HAL_RCC_ClockConfig+0x244>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 020c 	and.w	r2, r3, #12
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d1eb      	bne.n	8002cce <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8002d28 <HAL_RCC_ClockConfig+0x240>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d215      	bcs.n	8002d30 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d04:	4b08      	ldr	r3, [pc, #32]	@ (8002d28 <HAL_RCC_ClockConfig+0x240>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f023 0207 	bic.w	r2, r3, #7
 8002d0c:	4906      	ldr	r1, [pc, #24]	@ (8002d28 <HAL_RCC_ClockConfig+0x240>)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d14:	4b04      	ldr	r3, [pc, #16]	@ (8002d28 <HAL_RCC_ClockConfig+0x240>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0307 	and.w	r3, r3, #7
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d006      	beq.n	8002d30 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e041      	b.n	8002daa <HAL_RCC_ClockConfig+0x2c2>
 8002d26:	bf00      	nop
 8002d28:	40022000 	.word	0x40022000
 8002d2c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0304 	and.w	r3, r3, #4
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d008      	beq.n	8002d4e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002db4 <HAL_RCC_ClockConfig+0x2cc>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	491a      	ldr	r1, [pc, #104]	@ (8002db4 <HAL_RCC_ClockConfig+0x2cc>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d009      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d5a:	4b16      	ldr	r3, [pc, #88]	@ (8002db4 <HAL_RCC_ClockConfig+0x2cc>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	4912      	ldr	r1, [pc, #72]	@ (8002db4 <HAL_RCC_ClockConfig+0x2cc>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d6e:	f000 f829 	bl	8002dc4 <HAL_RCC_GetSysClockFreq>
 8002d72:	4601      	mov	r1, r0
 8002d74:	4b0f      	ldr	r3, [pc, #60]	@ (8002db4 <HAL_RCC_ClockConfig+0x2cc>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d7c:	22f0      	movs	r2, #240	@ 0xf0
 8002d7e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	fa92 f2a2 	rbit	r2, r2
 8002d86:	60fa      	str	r2, [r7, #12]
  return result;
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	fab2 f282 	clz	r2, r2
 8002d8e:	b2d2      	uxtb	r2, r2
 8002d90:	40d3      	lsrs	r3, r2
 8002d92:	4a09      	ldr	r2, [pc, #36]	@ (8002db8 <HAL_RCC_ClockConfig+0x2d0>)
 8002d94:	5cd3      	ldrb	r3, [r2, r3]
 8002d96:	fa21 f303 	lsr.w	r3, r1, r3
 8002d9a:	4a08      	ldr	r2, [pc, #32]	@ (8002dbc <HAL_RCC_ClockConfig+0x2d4>)
 8002d9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002d9e:	4b08      	ldr	r3, [pc, #32]	@ (8002dc0 <HAL_RCC_ClockConfig+0x2d8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fd fc38 	bl	8000618 <HAL_InitTick>
  
  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3778      	adds	r7, #120	@ 0x78
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	40021000 	.word	0x40021000
 8002db8:	080031fc 	.word	0x080031fc
 8002dbc:	20000000 	.word	0x20000000
 8002dc0:	20000004 	.word	0x20000004

08002dc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b087      	sub	sp, #28
 8002dc8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	60fb      	str	r3, [r7, #12]
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	617b      	str	r3, [r7, #20]
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002dde:	4b1e      	ldr	r3, [pc, #120]	@ (8002e58 <HAL_RCC_GetSysClockFreq+0x94>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f003 030c 	and.w	r3, r3, #12
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d002      	beq.n	8002df4 <HAL_RCC_GetSysClockFreq+0x30>
 8002dee:	2b08      	cmp	r3, #8
 8002df0:	d003      	beq.n	8002dfa <HAL_RCC_GetSysClockFreq+0x36>
 8002df2:	e026      	b.n	8002e42 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002df4:	4b19      	ldr	r3, [pc, #100]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002df6:	613b      	str	r3, [r7, #16]
      break;
 8002df8:	e026      	b.n	8002e48 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	0c9b      	lsrs	r3, r3, #18
 8002dfe:	f003 030f 	and.w	r3, r3, #15
 8002e02:	4a17      	ldr	r2, [pc, #92]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e04:	5cd3      	ldrb	r3, [r2, r3]
 8002e06:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002e08:	4b13      	ldr	r3, [pc, #76]	@ (8002e58 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0c:	f003 030f 	and.w	r3, r3, #15
 8002e10:	4a14      	ldr	r2, [pc, #80]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e12:	5cd3      	ldrb	r3, [r2, r3]
 8002e14:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d008      	beq.n	8002e32 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e20:	4a0e      	ldr	r2, [pc, #56]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	fb02 f303 	mul.w	r3, r2, r3
 8002e2e:	617b      	str	r3, [r7, #20]
 8002e30:	e004      	b.n	8002e3c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a0c      	ldr	r2, [pc, #48]	@ (8002e68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e36:	fb02 f303 	mul.w	r3, r2, r3
 8002e3a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	613b      	str	r3, [r7, #16]
      break;
 8002e40:	e002      	b.n	8002e48 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e42:	4b06      	ldr	r3, [pc, #24]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002e44:	613b      	str	r3, [r7, #16]
      break;
 8002e46:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e48:	693b      	ldr	r3, [r7, #16]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	371c      	adds	r7, #28
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	007a1200 	.word	0x007a1200
 8002e60:	0800320c 	.word	0x0800320c
 8002e64:	0800321c 	.word	0x0800321c
 8002e68:	003d0900 	.word	0x003d0900

08002e6c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b092      	sub	sp, #72	@ 0x48
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 80d2 	beq.w	8003034 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e90:	4b4d      	ldr	r3, [pc, #308]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10e      	bne.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e9c:	4b4a      	ldr	r3, [pc, #296]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	4a49      	ldr	r2, [pc, #292]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002ea2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ea6:	61d3      	str	r3, [r2, #28]
 8002ea8:	4b47      	ldr	r3, [pc, #284]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eba:	4b44      	ldr	r3, [pc, #272]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d118      	bne.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ec6:	4b41      	ldr	r3, [pc, #260]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a40      	ldr	r2, [pc, #256]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ed0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ed2:	f7fd fbe5 	bl	80006a0 <HAL_GetTick>
 8002ed6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed8:	e008      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eda:	f7fd fbe1 	bl	80006a0 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b64      	cmp	r3, #100	@ 0x64
 8002ee6:	d901      	bls.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e149      	b.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x314>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eec:	4b37      	ldr	r3, [pc, #220]	@ (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0f0      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ef8:	4b33      	ldr	r3, [pc, #204]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002efa:	6a1b      	ldr	r3, [r3, #32]
 8002efc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 8082 	beq.w	800300e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f12:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d07a      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f18:	4b2b      	ldr	r3, [pc, #172]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f22:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f26:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f32:	fab3 f383 	clz	r3, r3
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	461a      	mov	r2, r3
 8002f3a:	4b25      	ldr	r3, [pc, #148]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f3c:	4413      	add	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	461a      	mov	r2, r3
 8002f42:	2301      	movs	r3, #1
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f4e:	fa93 f3a3 	rbit	r3, r3
 8002f52:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f56:	fab3 f383 	clz	r3, r3
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f60:	4413      	add	r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	461a      	mov	r2, r3
 8002f66:	2300      	movs	r3, #0
 8002f68:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f6a:	4a17      	ldr	r2, [pc, #92]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002f6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f6e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d049      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7a:	f7fd fb91 	bl	80006a0 <HAL_GetTick>
 8002f7e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f80:	e00a      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f82:	f7fd fb8d 	bl	80006a0 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e0f3      	b.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002f98:	2302      	movs	r3, #2
 8002f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f9e:	fa93 f3a3 	rbit	r3, r3
 8002fa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	623b      	str	r3, [r7, #32]
 8002fa8:	6a3b      	ldr	r3, [r7, #32]
 8002faa:	fa93 f3a3 	rbit	r3, r3
 8002fae:	61fb      	str	r3, [r7, #28]
  return result;
 8002fb0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fb2:	fab3 f383 	clz	r3, r3
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d108      	bne.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002fc2:	4b01      	ldr	r3, [pc, #4]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002fc4:	6a1b      	ldr	r3, [r3, #32]
 8002fc6:	e00d      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	40007000 	.word	0x40007000
 8002fd0:	10908100 	.word	0x10908100
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	fa93 f3a3 	rbit	r3, r3
 8002fde:	617b      	str	r3, [r7, #20]
 8002fe0:	4b69      	ldr	r3, [pc, #420]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	613a      	str	r2, [r7, #16]
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	fa92 f2a2 	rbit	r2, r2
 8002fee:	60fa      	str	r2, [r7, #12]
  return result;
 8002ff0:	68fa      	ldr	r2, [r7, #12]
 8002ff2:	fab2 f282 	clz	r2, r2
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	f002 021f 	and.w	r2, r2, #31
 8003002:	2101      	movs	r1, #1
 8003004:	fa01 f202 	lsl.w	r2, r1, r2
 8003008:	4013      	ands	r3, r2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0b9      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800300e:	4b5e      	ldr	r3, [pc, #376]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003010:	6a1b      	ldr	r3, [r3, #32]
 8003012:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	495b      	ldr	r1, [pc, #364]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800301c:	4313      	orrs	r3, r2
 800301e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003020:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003024:	2b01      	cmp	r3, #1
 8003026:	d105      	bne.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003028:	4b57      	ldr	r3, [pc, #348]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800302a:	69db      	ldr	r3, [r3, #28]
 800302c:	4a56      	ldr	r2, [pc, #344]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800302e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003032:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b00      	cmp	r3, #0
 800303e:	d008      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003040:	4b51      	ldr	r3, [pc, #324]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003044:	f023 0203 	bic.w	r2, r3, #3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	494e      	ldr	r1, [pc, #312]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800304e:	4313      	orrs	r3, r2
 8003050:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0320 	and.w	r3, r3, #32
 800305a:	2b00      	cmp	r3, #0
 800305c:	d008      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800305e:	4b4a      	ldr	r3, [pc, #296]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003062:	f023 0210 	bic.w	r2, r3, #16
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	4947      	ldr	r1, [pc, #284]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800306c:	4313      	orrs	r3, r2
 800306e:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d008      	beq.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800307c:	4b42      	ldr	r3, [pc, #264]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003088:	493f      	ldr	r1, [pc, #252]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800308a:	4313      	orrs	r3, r2
 800308c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003096:	2b00      	cmp	r3, #0
 8003098:	d008      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800309a:	4b3b      	ldr	r3, [pc, #236]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309e:	f023 0220 	bic.w	r2, r3, #32
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	4938      	ldr	r1, [pc, #224]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d008      	beq.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030b8:	4b33      	ldr	r3, [pc, #204]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030bc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	4930      	ldr	r1, [pc, #192]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d008      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80030d6:	4b2c      	ldr	r3, [pc, #176]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	4929      	ldr	r1, [pc, #164]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d008      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80030f4:	4b24      	ldr	r3, [pc, #144]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f8:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	4921      	ldr	r1, [pc, #132]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003102:	4313      	orrs	r3, r2
 8003104:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d008      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003112:	4b1d      	ldr	r3, [pc, #116]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003116:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	491a      	ldr	r1, [pc, #104]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003120:	4313      	orrs	r3, r2
 8003122:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d008      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003130:	4b15      	ldr	r3, [pc, #84]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003134:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313c:	4912      	ldr	r1, [pc, #72]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800313e:	4313      	orrs	r3, r2
 8003140:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d008      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800314e:	4b0e      	ldr	r3, [pc, #56]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003152:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315a:	490b      	ldr	r1, [pc, #44]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800315c:	4313      	orrs	r3, r2
 800315e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d008      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800316c:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800316e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003170:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003178:	4903      	ldr	r1, [pc, #12]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800317a:	4313      	orrs	r3, r2
 800317c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3748      	adds	r7, #72	@ 0x48
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40021000 	.word	0x40021000

0800318c <memset>:
 800318c:	4402      	add	r2, r0
 800318e:	4603      	mov	r3, r0
 8003190:	4293      	cmp	r3, r2
 8003192:	d100      	bne.n	8003196 <memset+0xa>
 8003194:	4770      	bx	lr
 8003196:	f803 1b01 	strb.w	r1, [r3], #1
 800319a:	e7f9      	b.n	8003190 <memset+0x4>

0800319c <__libc_init_array>:
 800319c:	b570      	push	{r4, r5, r6, lr}
 800319e:	4d0d      	ldr	r5, [pc, #52]	@ (80031d4 <__libc_init_array+0x38>)
 80031a0:	4c0d      	ldr	r4, [pc, #52]	@ (80031d8 <__libc_init_array+0x3c>)
 80031a2:	1b64      	subs	r4, r4, r5
 80031a4:	10a4      	asrs	r4, r4, #2
 80031a6:	2600      	movs	r6, #0
 80031a8:	42a6      	cmp	r6, r4
 80031aa:	d109      	bne.n	80031c0 <__libc_init_array+0x24>
 80031ac:	4d0b      	ldr	r5, [pc, #44]	@ (80031dc <__libc_init_array+0x40>)
 80031ae:	4c0c      	ldr	r4, [pc, #48]	@ (80031e0 <__libc_init_array+0x44>)
 80031b0:	f000 f818 	bl	80031e4 <_init>
 80031b4:	1b64      	subs	r4, r4, r5
 80031b6:	10a4      	asrs	r4, r4, #2
 80031b8:	2600      	movs	r6, #0
 80031ba:	42a6      	cmp	r6, r4
 80031bc:	d105      	bne.n	80031ca <__libc_init_array+0x2e>
 80031be:	bd70      	pop	{r4, r5, r6, pc}
 80031c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80031c4:	4798      	blx	r3
 80031c6:	3601      	adds	r6, #1
 80031c8:	e7ee      	b.n	80031a8 <__libc_init_array+0xc>
 80031ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80031ce:	4798      	blx	r3
 80031d0:	3601      	adds	r6, #1
 80031d2:	e7f2      	b.n	80031ba <__libc_init_array+0x1e>
 80031d4:	0800322c 	.word	0x0800322c
 80031d8:	0800322c 	.word	0x0800322c
 80031dc:	0800322c 	.word	0x0800322c
 80031e0:	08003230 	.word	0x08003230

080031e4 <_init>:
 80031e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e6:	bf00      	nop
 80031e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031ea:	bc08      	pop	{r3}
 80031ec:	469e      	mov	lr, r3
 80031ee:	4770      	bx	lr

080031f0 <_fini>:
 80031f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f2:	bf00      	nop
 80031f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031f6:	bc08      	pop	{r3}
 80031f8:	469e      	mov	lr, r3
 80031fa:	4770      	bx	lr
