// Seed: 2802624754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_5 = 1'b0;
  always @(posedge (id_1)) begin : id_6
    id_5 = id_5;
  end
  always @(*) for (id_4 = 1; 1; id_5 = 1) id_5 <= id_3 == (id_1 | id_5);
  assign id_5 = id_5 * id_5;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wor id_3
);
  assign id_3 = id_0;
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
endmodule
