   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"drv.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../switch_sdk/core/drv/sw_ctrl/drv.c"
  18              		.section	.text.drv_init,"ax",%progbits
  19              		.align	1
  20              		.global	drv_init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	drv_init:
  26              	.LVL0:
  27              	.LFB3:
   1:../switch_sdk/core/drv/sw_ctrl/drv.c **** /*******************************************************************************
   2:../switch_sdk/core/drv/sw_ctrl/drv.c **** *                                                                              *
   3:../switch_sdk/core/drv/sw_ctrl/drv.c **** *  Copyright (c), 2022, Motorcomm Electronic Technology Co.,Ltd.               *
   4:../switch_sdk/core/drv/sw_ctrl/drv.c **** *  Motorcomm Confidential and Proprietary.                                     *
   5:../switch_sdk/core/drv/sw_ctrl/drv.c **** *                                                                              *
   6:../switch_sdk/core/drv/sw_ctrl/drv.c **** ********************************************************************************
   7:../switch_sdk/core/drv/sw_ctrl/drv.c **** */
   8:../switch_sdk/core/drv/sw_ctrl/drv.c **** #include "drv.h"
   9:../switch_sdk/core/drv/sw_ctrl/drv.c **** #ifdef ACC_UART
  10:../switch_sdk/core/drv/sw_ctrl/drv.c **** #include "uart.h"
  11:../switch_sdk/core/drv/sw_ctrl/drv.c **** #endif
  12:../switch_sdk/core/drv/sw_ctrl/drv.c **** #ifdef SW_CTRL_IOCTL
  13:../switch_sdk/core/drv/sw_ctrl/drv.c **** #include "sw_ctrl_ioctl.h"
  14:../switch_sdk/core/drv/sw_ctrl/drv.c **** #endif
  15:../switch_sdk/core/drv/sw_ctrl/drv.c **** #include "yt_error.h"
  16:../switch_sdk/core/drv/sw_ctrl/drv.c **** #include "yt_lock.h"
  17:../switch_sdk/core/drv/sw_ctrl/drv.c **** #include "yt_util.h"
  18:../switch_sdk/core/drv/sw_ctrl/drv.c **** 
  19:../switch_sdk/core/drv/sw_ctrl/drv.c **** uint32_t drv_init(uint8_t *dev)
  20:../switch_sdk/core/drv/sw_ctrl/drv.c **** {
  28              		.loc 1 20 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 20 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  21:../switch_sdk/core/drv/sw_ctrl/drv.c ****     cmm_err_t ret = CMM_ERR_OK;
  37              		.loc 1 21 5 is_stmt 1 view .LVU2
  38              	.LVL1:
  22:../switch_sdk/core/drv/sw_ctrl/drv.c **** 
  23:../switch_sdk/core/drv/sw_ctrl/drv.c ****     ACCESS_LOCK_INIT();
  39              		.loc 1 23 5 view .LVU3
  40 0002 0820     		movs	r0, #8
  41              	.LVL2:
  42              		.loc 1 23 5 is_stmt 0 view .LVU4
  43 0004 FFF7FEFF 		bl	YT_LOCK_INIT
  44              	.LVL3:
  24:../switch_sdk/core/drv/sw_ctrl/drv.c ****     INT_SMI_LOCK_INIT();
  45              		.loc 1 24 5 is_stmt 1 view .LVU5
  46 0008 0920     		movs	r0, #9
  47 000a FFF7FEFF 		bl	YT_LOCK_INIT
  48              	.LVL4:
  25:../switch_sdk/core/drv/sw_ctrl/drv.c ****     EXT_SMI_LOCK_INIT();
  49              		.loc 1 25 5 view .LVU6
  50 000e 0A20     		movs	r0, #10
  51 0010 FFF7FEFF 		bl	YT_LOCK_INIT
  52              	.LVL5:
  26:../switch_sdk/core/drv/sw_ctrl/drv.c ****     
  27:../switch_sdk/core/drv/sw_ctrl/drv.c **** #ifdef ACC_UART
  28:../switch_sdk/core/drv/sw_ctrl/drv.c ****     ret = uart_init(dev);
  29:../switch_sdk/core/drv/sw_ctrl/drv.c **** #elif defined(SW_CTRL_IOCTL)
  30:../switch_sdk/core/drv/sw_ctrl/drv.c ****     ret = sw_ctrl_ioctl_init();
  31:../switch_sdk/core/drv/sw_ctrl/drv.c **** #else
  32:../switch_sdk/core/drv/sw_ctrl/drv.c ****     CMM_UNUSED_PARAM(dev);
  53              		.loc 1 32 5 view .LVU7
  33:../switch_sdk/core/drv/sw_ctrl/drv.c **** #endif
  34:../switch_sdk/core/drv/sw_ctrl/drv.c **** 
  35:../switch_sdk/core/drv/sw_ctrl/drv.c ****     return ret;
  54              		.loc 1 35 5 view .LVU8
  36:../switch_sdk/core/drv/sw_ctrl/drv.c **** }
  55              		.loc 1 36 1 is_stmt 0 view .LVU9
  56 0014 0020     		movs	r0, #0
  57 0016 08BD     		pop	{r3, pc}
  58              		.cfi_endproc
  59              	.LFE3:
  61              		.section	.text.drv_close,"ax",%progbits
  62              		.align	1
  63              		.global	drv_close
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  68              	drv_close:
  69              	.LFB4:
  37:../switch_sdk/core/drv/sw_ctrl/drv.c **** 
  38:../switch_sdk/core/drv/sw_ctrl/drv.c **** uint32_t drv_close(void)
  39:../switch_sdk/core/drv/sw_ctrl/drv.c **** {    
  70              		.loc 1 39 1 is_stmt 1 view -0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74              		@ link register save eliminated.
  40:../switch_sdk/core/drv/sw_ctrl/drv.c **** #ifdef ACC_UART
  41:../switch_sdk/core/drv/sw_ctrl/drv.c ****     uart_exit();
  42:../switch_sdk/core/drv/sw_ctrl/drv.c **** #elif defined(SW_CTRL_IOCTL)
  43:../switch_sdk/core/drv/sw_ctrl/drv.c ****     sw_ctrl_ioctl_exit();
  44:../switch_sdk/core/drv/sw_ctrl/drv.c **** #endif
  45:../switch_sdk/core/drv/sw_ctrl/drv.c **** 
  46:../switch_sdk/core/drv/sw_ctrl/drv.c ****     return CMM_ERR_OK;
  75              		.loc 1 46 5 view .LVU11
  47:../switch_sdk/core/drv/sw_ctrl/drv.c **** }
  76              		.loc 1 47 1 is_stmt 0 view .LVU12
  77 0000 0020     		movs	r0, #0
  78 0002 7047     		bx	lr
  79              		.cfi_endproc
  80              	.LFE4:
  82              		.text
  83              	.Letext0:
  84              		.file 2 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\common\\include/yt_types.h"
  85              		.file 3 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\common\\include/yt_lock.h"
  86              		.file 4 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\switch_sdk\\common\\include/yt_error.h"
DEFINED SYMBOLS
                            *ABS*:00000000 drv.c
C:\Users\Dmitriy\AppData\Local\Temp\ccdgrMVH.s:19     .text.drv_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccdgrMVH.s:25     .text.drv_init:00000000 drv_init
C:\Users\Dmitriy\AppData\Local\Temp\ccdgrMVH.s:62     .text.drv_close:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccdgrMVH.s:68     .text.drv_close:00000000 drv_close
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.stddef.h.39.0e5f0dabba1c666ccadf0408e0d47322
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:00000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.152.f5d1d9a9aabeac59da0ef41ede16d2b0
                           .group:00000000 wm4.yt_types.h.31.64aa050cf4c68d28514ce99f5dc2ddb9
                           .group:00000000 wm4.yt_lock.h.9.ec67e8f6d308980d310512269a06d32b
                           .group:00000000 wm4.yt_error.h.38.7d21fcd141776eb0b18825b154fad62e
                           .group:00000000 wm4.yt_util.h.17.08ae57e3898b218a2bbe57b2147a81bd

UNDEFINED SYMBOLS
YT_LOCK_INIT
