{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:18:41 2024 " "Info: Processing started: Fri Mar 08 15:18:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50Mhz " "Info: Assuming node \"CLK_50Mhz\" is an undefined clock" {  } { { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100hz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_100Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_10Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst8 " "Info: Detected ripple clock \"inst8\" as buffer" {  } { { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 144 368 432 224 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:inst1\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:inst1\|CLK_400HZ\" as buffer" {  } { { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:inst1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50Mhz register clk_div:inst\|clock_100hz_int register clk_div:inst\|clock_100hz_reg 195.89 MHz 5.105 ns Internal " "Info: Clock \"CLK_50Mhz\" has Internal fmax of 195.89 MHz between source register \"clk_div:inst\|clock_100hz_int\" and destination register \"clk_div:inst\|clock_100hz_reg\" (period= 5.105 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst\|clock_100hz_int 1 REG LCFF_X28_Y5_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y5_N17; Fanout = 2; REG Node = 'clk_div:inst\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.149 ns) 0.631 ns clk_div:inst\|clock_100hz_reg~feeder 2 COMB LCCOMB_X29_Y5_N6 1 " "Info: 2: + IC(0.482 ns) + CELL(0.149 ns) = 0.631 ns; Loc. = LCCOMB_X29_Y5_N6; Fanout = 1; COMB Node = 'clk_div:inst\|clock_100hz_reg~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { clk_div:inst|clock_100hz_int clk_div:inst|clock_100hz_reg~feeder } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.715 ns clk_div:inst\|clock_100hz_reg 3 REG LCFF_X29_Y5_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.715 ns; Loc. = LCFF_X29_Y5_N7; Fanout = 2; REG Node = 'clk_div:inst\|clock_100hz_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div:inst|clock_100hz_reg~feeder clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 32.59 % ) " "Info: Total cell delay = 0.233 ns ( 32.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.482 ns ( 67.41 % ) " "Info: Total interconnect delay = 0.482 ns ( 67.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { clk_div:inst|clock_100hz_int clk_div:inst|clock_100hz_reg~feeder clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { clk_div:inst|clock_100hz_int {} clk_div:inst|clock_100hz_reg~feeder {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.176 ns - Smallest " "Info: - Smallest clock skew is -4.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 3.261 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50Mhz\" to destination register is 3.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.537 ns) 3.261 ns clk_div:inst\|clock_100hz_reg 2 REG LCFF_X29_Y5_N7 2 " "Info: 2: + IC(1.725 ns) + CELL(0.537 ns) = 3.261 ns; Loc. = LCFF_X29_Y5_N7; Fanout = 2; REG Node = 'clk_div:inst\|clock_100hz_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { CLK_50Mhz clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 47.10 % ) " "Info: Total cell delay = 1.536 ns ( 47.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.725 ns ( 52.90 % ) " "Info: Total interconnect delay = 1.725 ns ( 52.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.261 ns" { CLK_50Mhz clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.261 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.000ns 1.725ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz source 7.437 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50Mhz\" to source register is 7.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.787 ns) 3.511 ns clk_div:inst\|clock_1Khz_reg 2 REG LCFF_X29_Y5_N5 1 " "Info: 2: + IC(1.725 ns) + CELL(0.787 ns) = 3.511 ns; Loc. = LCFF_X29_Y5_N5; Fanout = 1; REG Node = 'clk_div:inst\|clock_1Khz_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { CLK_50Mhz clk_div:inst|clock_1Khz_reg } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.344 ns) + CELL(0.000 ns) 5.855 ns clk_div:inst\|clock_1Khz_reg~clkctrl 3 COMB CLKCTRL_G0 4 " "Info: 3: + IC(2.344 ns) + CELL(0.000 ns) = 5.855 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'clk_div:inst\|clock_1Khz_reg~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 7.437 ns clk_div:inst\|clock_100hz_int 4 REG LCFF_X28_Y5_N17 2 " "Info: 4: + IC(1.045 ns) + CELL(0.537 ns) = 7.437 ns; Loc. = LCFF_X28_Y5_N17; Fanout = 2; REG Node = 'clk_div:inst\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 31.24 % ) " "Info: Total cell delay = 2.323 ns ( 31.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.114 ns ( 68.76 % ) " "Info: Total interconnect delay = 5.114 ns ( 68.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { CLK_50Mhz clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_1Khz_reg {} clk_div:inst|clock_1Khz_reg~clkctrl {} clk_div:inst|clock_100hz_int {} } { 0.000ns 0.000ns 1.725ns 2.344ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.261 ns" { CLK_50Mhz clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.261 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.000ns 1.725ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { CLK_50Mhz clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_1Khz_reg {} clk_div:inst|clock_1Khz_reg~clkctrl {} clk_div:inst|clock_100hz_int {} } { 0.000ns 0.000ns 1.725ns 2.344ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { clk_div:inst|clock_100hz_int clk_div:inst|clock_100hz_reg~feeder clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { clk_div:inst|clock_100hz_int {} clk_div:inst|clock_100hz_reg~feeder {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.261 ns" { CLK_50Mhz clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.261 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.000ns 1.725ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { CLK_50Mhz clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_1Khz_reg {} clk_div:inst|clock_1Khz_reg~clkctrl {} clk_div:inst|clock_100hz_int {} } { 0.000ns 0.000ns 1.725ns 2.344ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] KEY3_ACLR CLK_50Mhz 6.432 ns register " "Info: tsu for register \"LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]\" (data pin = \"KEY3_ACLR\", clock pin = \"CLK_50Mhz\") is 6.432 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.148 ns + Longest pin register " "Info: + Longest pin to register delay is 9.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3_ACLR 1 PIN PIN_W26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 352 -136 32 368 "KEY3_ACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.647 ns) + CELL(0.420 ns) 7.929 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[0\]~54 2 COMB LCCOMB_X7_Y18_N22 20 " "Info: 2: + IC(6.647 ns) + CELL(0.420 ns) = 7.929 ns; Loc. = LCCOMB_X7_Y18_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[0\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.510 ns) 9.148 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X7_Y19_N31 3 " "Info: 3: + IC(0.709 ns) + CELL(0.510 ns) = 9.148 ns; Loc. = LCFF_X7_Y19_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.792 ns ( 19.59 % ) " "Info: Total cell delay = 1.792 ns ( 19.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.356 ns ( 80.41 % ) " "Info: Total interconnect delay = 7.356 ns ( 80.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.148 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.148 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.647ns 0.709ns } { 0.000ns 0.862ns 0.420ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 103 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50Mhz\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50Mhz~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_50Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50Mhz CLK_50Mhz~clkctrl } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X7_Y19_N31 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X7_Y19_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.148 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.148 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.647ns 0.709ns } { 0.000ns 0.862ns 0.420ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50Mhz LCD_RW LCD_Display:inst1\|LCD_RW_INT 14.885 ns register " "Info: tco from clock \"CLK_50Mhz\" to destination pin \"LCD_RW\" through register \"LCD_Display:inst1\|LCD_RW_INT\" is 14.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz source 7.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50Mhz\" to source register is 7.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.787 ns) 2.337 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X4_Y18_N15 2 " "Info: 2: + IC(0.551 ns) + CELL(0.787 ns) = 2.337 ns; Loc. = LCFF_X4_Y18_N15; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.439 ns) + CELL(0.000 ns) 5.776 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 39 " "Info: 3: + IC(3.439 ns) + CELL(0.000 ns) = 5.776 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.348 ns LCD_Display:inst1\|LCD_RW_INT 4 REG LCFF_X57_Y34_N17 9 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 7.348 ns; Loc. = LCFF_X57_Y34_N17; Fanout = 9; REG Node = 'LCD_Display:inst1\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|LCD_RW_INT } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 31.61 % ) " "Info: Total cell delay = 2.323 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.025 ns ( 68.39 % ) " "Info: Total interconnect delay = 5.025 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|LCD_RW_INT {} } { 0.000ns 0.000ns 0.551ns 3.439ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.287 ns + Longest register pin " "Info: + Longest register to pin delay is 7.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|LCD_RW_INT 1 REG LCFF_X57_Y34_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y34_N17; Fanout = 9; REG Node = 'LCD_Display:inst1\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|LCD_RW_INT } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.655 ns) + CELL(2.632 ns) 7.287 ns LCD_RW 2 PIN PIN_K4 0 " "Info: 2: + IC(4.655 ns) + CELL(2.632 ns) = 7.287 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { LCD_Display:inst1|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 384 456 632 400 "LCD_RW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 36.12 % ) " "Info: Total cell delay = 2.632 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.655 ns ( 63.88 % ) " "Info: Total interconnect delay = 4.655 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { LCD_Display:inst1|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.287 ns" { LCD_Display:inst1|LCD_RW_INT {} LCD_RW {} } { 0.000ns 4.655ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|LCD_RW_INT {} } { 0.000ns 0.000ns 0.551ns 3.439ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { LCD_Display:inst1|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.287 ns" { LCD_Display:inst1|LCD_RW_INT {} LCD_RW {} } { 0.000ns 4.655ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_mph:auto_generated\|safe_q\[6\] SW2_MODE CLK_50Mhz 4.623 ns register " "Info: th for register \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_mph:auto_generated\|safe_q\[6\]\" (data pin = \"SW2_MODE\", clock pin = \"CLK_50Mhz\") is 4.623 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 7.635 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50Mhz\" to destination register is 7.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.787 ns) 3.511 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X29_Y5_N13 1 " "Info: 2: + IC(1.725 ns) + CELL(0.787 ns) = 3.511 ns; Loc. = LCFF_X29_Y5_N13; Fanout = 1; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { CLK_50Mhz clk_div:inst|clock_10Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.787 ns) 5.305 ns inst8 3 REG LCFF_X33_Y1_N17 2 " "Info: 3: + IC(1.007 ns) + CELL(0.787 ns) = 5.305 ns; Loc. = LCFF_X33_Y1_N17; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { clk_div:inst|clock_10Hz inst8 } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 144 368 432 224 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.000 ns) 6.059 ns inst8~clkctrl 4 COMB CLKCTRL_G15 8 " "Info: 4: + IC(0.754 ns) + CELL(0.000 ns) = 6.059 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 144 368 432 224 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 7.635 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_mph:auto_generated\|safe_q\[6\] 5 REG LCFF_X59_Y34_N13 4 " "Info: 5: + IC(1.039 ns) + CELL(0.537 ns) = 7.635 ns; Loc. = LCFF_X59_Y34_N13; Fanout = 4; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_mph:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { inst8~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_mph.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_mph.tdf" 84 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 40.73 % ) " "Info: Total cell delay = 3.110 ns ( 40.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.525 ns ( 59.27 % ) " "Info: Total interconnect delay = 4.525 ns ( 59.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.635 ns" { CLK_50Mhz clk_div:inst|clock_10Hz inst8 inst8~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.635 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_10Hz {} inst8 {} inst8~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.725ns 1.007ns 0.754ns 1.039ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_mph.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_mph.tdf" 84 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.278 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW2_MODE 1 PIN PIN_P25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 14; PIN Node = 'SW2_MODE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2_MODE } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { -24 -144 24 -8 "SW2_MODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.436 ns) 3.194 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_mph:auto_generated\|counter_comb_bita6 2 COMB LCCOMB_X59_Y34_N12 1 " "Info: 2: + IC(1.759 ns) + CELL(0.436 ns) = 3.194 ns; Loc. = LCCOMB_X59_Y34_N12; Fanout = 1; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_mph:auto_generated\|counter_comb_bita6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { SW2_MODE lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_mph.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_mph.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.278 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_mph:auto_generated\|safe_q\[6\] 3 REG LCFF_X59_Y34_N13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.278 ns; Loc. = LCFF_X59_Y34_N13; Fanout = 4; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_mph:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita6 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_mph.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_mph.tdf" 84 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.519 ns ( 46.34 % ) " "Info: Total cell delay = 1.519 ns ( 46.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.759 ns ( 53.66 % ) " "Info: Total interconnect delay = 1.759 ns ( 53.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { SW2_MODE lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita6 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { SW2_MODE {} SW2_MODE~combout {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita6 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.759ns 0.000ns } { 0.000ns 0.999ns 0.436ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.635 ns" { CLK_50Mhz clk_div:inst|clock_10Hz inst8 inst8~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.635 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_10Hz {} inst8 {} inst8~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.725ns 1.007ns 0.754ns 1.039ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { SW2_MODE lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita6 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.278 ns" { SW2_MODE {} SW2_MODE~combout {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita6 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|safe_q[6] {} } { 0.000ns 0.000ns 1.759ns 0.000ns } { 0.000ns 0.999ns 0.436ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:18:44 2024 " "Info: Processing ended: Fri Mar 08 15:18:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
