// Seed: 847752918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  inout wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4
    , id_8,
    input supply0 id_5,
    output supply1 id_6
);
  logic id_9 = id_3;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9
  );
  assign id_8 = id_1;
endmodule
