#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002e932b743e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002e932b74570 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
P_000002e932b57e40 .param/l "N" 1 3 3, +C4<00000000000000000000000000001000>;
P_000002e932b57e78 .param/l "S" 1 3 3, +C4<00000000000000000000000000000011>;
v000002e932be1b60_0 .var "a", 7 0;
v000002e932be0120 .array "res", 7 0;
v000002e932be0120_0 .net v000002e932be0120 0, 7 0, L_000002e932be1200; 1 drivers
v000002e932be0120_1 .net v000002e932be0120 1, 7 0, L_000002e932be10c0; 1 drivers
v000002e932be0120_2 .net v000002e932be0120 2, 7 0, v000002e932be1c00_0; 1 drivers
v000002e932be0120_3 .net v000002e932be0120 3, 7 0, L_000002e932be0b20; 1 drivers
v000002e932be0120_4 .net v000002e932be0120 4, 7 0, L_000002e932be1700; 1 drivers
v000002e932be0120_5 .net v000002e932be0120 5, 7 0, L_000002e932c01b90; 1 drivers
v000002e932be0120_6 .net v000002e932be0120 6, 7 0, v000002e932be03a0_0; 1 drivers
v000002e932be0120_7 .net v000002e932be0120 7, 7 0, L_000002e932c02590; 1 drivers
S_000002e932b68b90 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 40, 3 40 0, S_000002e932b74570;
 .timescale 0 0;
v000002e932b83080_0 .var/2s "i", 31 0;
S_000002e932b68d20 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 45, 3 45 0, S_000002e932b74570;
 .timescale 0 0;
v000002e932b82c20_0 .var/2s "i", 31 0;
S_000002e932b6fa90 .scope module, "i0" "left_shift_of_8_by_3_using_left_shift_operation" 3 7, 4 5 0, S_000002e932b74570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
v000002e932b839e0_0 .net *"_ivl_2", 4 0, L_000002e932be1ca0;  1 drivers
L_000002e932c20088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002e932b83440_0 .net *"_ivl_4", 2 0, L_000002e932c20088;  1 drivers
v000002e932b82d60_0 .net "a", 7 0, v000002e932be1b60_0;  1 drivers
v000002e932b83120_0 .net "res", 7 0, L_000002e932be1200;  alias, 1 drivers
L_000002e932be1ca0 .part v000002e932be1b60_0, 0, 5;
L_000002e932be1200 .concat [ 3 5 0 0], L_000002e932c20088, L_000002e932be1ca0;
S_000002e932b6fc20 .scope module, "i1" "left_shift_of_8_by_3_using_concatenation" 3 8, 4 14 0, S_000002e932b74570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
v000002e932b82f40_0 .net *"_ivl_1", 4 0, L_000002e932be08a0;  1 drivers
L_000002e932c200d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002e932b83a80_0 .net/2u *"_ivl_2", 2 0, L_000002e932c200d0;  1 drivers
v000002e932b836c0_0 .net "a", 7 0, v000002e932be1b60_0;  alias, 1 drivers
v000002e932b83260_0 .net "res", 7 0, L_000002e932be10c0;  alias, 1 drivers
L_000002e932be08a0 .part v000002e932be1b60_0, 0, 5;
L_000002e932be10c0 .concat [ 3 5 0 0], L_000002e932c200d0, L_000002e932be08a0;
S_000002e932b6cbe0 .scope module, "i2" "left_shift_of_8_by_3_using_for_inside_always" 3 9, 4 22 0, S_000002e932b74570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
v000002e932be1340_0 .net "a", 7 0, v000002e932be1b60_0;  alias, 1 drivers
v000002e932be1c00_0 .var "res", 7 0;
E_000002e932b877f0 .event anyedge, v000002e932b82d60_0;
S_000002e932b6cd70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_000002e932b6cbe0;
 .timescale 0 0;
v000002e932be1840_0 .var/2s "i", 31 0;
S_000002e932b6ab80 .scope module, "i3" "left_shift_of_8_by_3_using_for_inside_generate" 3 10, 4 33 0, S_000002e932b74570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
v000002e932be0760_0 .net "a", 7 0, v000002e932be1b60_0;  alias, 1 drivers
v000002e932be1a20_0 .net "res", 7 0, L_000002e932be0b20;  alias, 1 drivers
L_000002e932be0a80 .part v000002e932be1b60_0, 0, 1;
L_000002e932be15c0 .part v000002e932be1b60_0, 1, 1;
L_000002e932be0940 .part v000002e932be1b60_0, 2, 1;
L_000002e932be09e0 .part v000002e932be1b60_0, 3, 1;
L_000002e932c20118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002e932c20160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002e932c201a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
LS_000002e932be0b20_0_0 .concat8 [ 1 1 1 1], L_000002e932c20118, L_000002e932c20160, L_000002e932c201a8, L_000002e932be0a80;
LS_000002e932be0b20_0_4 .concat8 [ 1 1 1 1], L_000002e932be15c0, L_000002e932be0940, L_000002e932be09e0, L_000002e932be1160;
L_000002e932be0b20 .concat8 [ 4 4 0 0], LS_000002e932be0b20_0_0, LS_000002e932be0b20_0_4;
L_000002e932be1160 .part v000002e932be1b60_0, 4, 1;
S_000002e932b6ad10 .scope generate, "genblk1[0]" "genblk1[0]" 4 38, 4 38 0, S_000002e932b6ab80;
 .timescale 0 0;
P_000002e932b873f0 .param/l "i" 0 4 38, +C4<00>;
S_000002e932b673c0 .scope generate, "zero_bit_gen" "zero_bit_gen" 4 39, 4 39 0, S_000002e932b6ad10;
 .timescale 0 0;
v000002e932be1d40_0 .net/2u *"_ivl_0", 0 0, L_000002e932c20118;  1 drivers
S_000002e932b67550 .scope generate, "genblk1[1]" "genblk1[1]" 4 38, 4 38 0, S_000002e932b6ab80;
 .timescale 0 0;
P_000002e932b87430 .param/l "i" 0 4 38, +C4<01>;
S_000002e932b1e190 .scope generate, "zero_bit_gen" "zero_bit_gen" 4 39, 4 39 0, S_000002e932b67550;
 .timescale 0 0;
v000002e932be1de0_0 .net/2u *"_ivl_0", 0 0, L_000002e932c20160;  1 drivers
S_000002e932b1e320 .scope generate, "genblk1[2]" "genblk1[2]" 4 38, 4 38 0, S_000002e932b6ab80;
 .timescale 0 0;
P_000002e932b86af0 .param/l "i" 0 4 38, +C4<010>;
S_000002e932b1d7d0 .scope generate, "zero_bit_gen" "zero_bit_gen" 4 39, 4 39 0, S_000002e932b1e320;
 .timescale 0 0;
v000002e932be18e0_0 .net/2u *"_ivl_0", 0 0, L_000002e932c201a8;  1 drivers
S_000002e932be2d10 .scope generate, "genblk1[3]" "genblk1[3]" 4 38, 4 38 0, S_000002e932b6ab80;
 .timescale 0 0;
P_000002e932b87830 .param/l "i" 0 4 38, +C4<011>;
S_000002e932be26d0 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_000002e932be2d10;
 .timescale 0 0;
v000002e932be0f80_0 .net *"_ivl_0", 0 0, L_000002e932be0a80;  1 drivers
S_000002e932be23b0 .scope generate, "genblk1[4]" "genblk1[4]" 4 38, 4 38 0, S_000002e932b6ab80;
 .timescale 0 0;
P_000002e932b87770 .param/l "i" 0 4 38, +C4<0100>;
S_000002e932be2ea0 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_000002e932be23b0;
 .timescale 0 0;
v000002e932be0c60_0 .net *"_ivl_0", 0 0, L_000002e932be15c0;  1 drivers
S_000002e932be2090 .scope generate, "genblk1[5]" "genblk1[5]" 4 38, 4 38 0, S_000002e932b6ab80;
 .timescale 0 0;
P_000002e932b870b0 .param/l "i" 0 4 38, +C4<0101>;
S_000002e932be2860 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_000002e932be2090;
 .timescale 0 0;
v000002e932be1980_0 .net *"_ivl_0", 0 0, L_000002e932be0940;  1 drivers
S_000002e932be2b80 .scope generate, "genblk1[6]" "genblk1[6]" 4 38, 4 38 0, S_000002e932b6ab80;
 .timescale 0 0;
P_000002e932b875b0 .param/l "i" 0 4 38, +C4<0110>;
S_000002e932be2220 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_000002e932be2b80;
 .timescale 0 0;
v000002e932be0260_0 .net *"_ivl_0", 0 0, L_000002e932be09e0;  1 drivers
S_000002e932be2540 .scope generate, "genblk1[7]" "genblk1[7]" 4 38, 4 38 0, S_000002e932b6ab80;
 .timescale 0 0;
P_000002e932b876b0 .param/l "i" 0 4 38, +C4<0111>;
S_000002e932be29f0 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_000002e932be2540;
 .timescale 0 0;
v000002e932be12a0_0 .net *"_ivl_0", 0 0, L_000002e932be1160;  1 drivers
S_000002e932be4d30 .scope module, "i4" "right_shift_of_N_by_S_using_right_shift_operation" 3 13, 4 55 0, S_000002e932b74570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_000002e932b58540 .param/l "N" 0 4 56, +C4<00000000000000000000000000001000>;
P_000002e932b58578 .param/l "S" 0 4 56, +C4<00000000000000000000000000000011>;
v000002e932be1e80_0 .net *"_ivl_2", 4 0, L_000002e932be1660;  1 drivers
L_000002e932c201f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002e932be0d00_0 .net *"_ivl_4", 2 0, L_000002e932c201f0;  1 drivers
v000002e932be01c0_0 .net "a", 7 0, v000002e932be1b60_0;  alias, 1 drivers
v000002e932be0800_0 .net "res", 7 0, L_000002e932be1700;  alias, 1 drivers
L_000002e932be1660 .part v000002e932be1b60_0, 3, 5;
L_000002e932be1700 .concat [ 5 3 0 0], L_000002e932be1660, L_000002e932c201f0;
S_000002e932be4880 .scope module, "i5" "right_shift_of_N_by_S_using_concatenation" 3 16, 4 73 0, S_000002e932b74570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_000002e932b580c0 .param/l "N" 0 4 74, +C4<00000000000000000000000000001000>;
P_000002e932b580f8 .param/l "S" 0 4 74, +C4<00000000000000000000000000000011>;
L_000002e932c20238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e932be1f20_0 .net/2u *"_ivl_0", 31 0, L_000002e932c20238;  1 drivers
v000002e932be0da0_0 .net *"_ivl_3", 4 0, L_000002e932be17a0;  1 drivers
v000002e932be0e40_0 .net *"_ivl_4", 36 0, L_000002e932c01f50;  1 drivers
v000002e932be1ac0_0 .net "a", 7 0, v000002e932be1b60_0;  alias, 1 drivers
v000002e932be0580_0 .net "res", 7 0, L_000002e932c01b90;  alias, 1 drivers
L_000002e932be17a0 .part v000002e932be1b60_0, 3, 5;
L_000002e932c01f50 .concat [ 5 32 0 0], L_000002e932be17a0, L_000002e932c20238;
L_000002e932c01b90 .part L_000002e932c01f50, 0, 8;
S_000002e932be4ba0 .scope module, "i6" "right_shift_of_N_by_S_using_for_inside_always" 3 19, 4 89 0, S_000002e932b74570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_000002e932b58140 .param/l "N" 0 4 90, +C4<00000000000000000000000000001000>;
P_000002e932b58178 .param/l "S" 0 4 90, +C4<00000000000000000000000000000011>;
v000002e932be04e0_0 .net "a", 7 0, v000002e932be1b60_0;  alias, 1 drivers
v000002e932be03a0_0 .var "res", 7 0;
S_000002e932be4ec0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 100, 4 100 0, S_000002e932be4ba0;
 .timescale 0 0;
v000002e932be0300_0 .var/2s "i", 31 0;
S_000002e932be5820 .scope module, "i7" "right_shift_of_N_by_S_using_for_inside_generate" 3 22, 4 107 0, S_000002e932b74570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_000002e932b58bc0 .param/l "N" 0 4 108, +C4<00000000000000000000000000001000>;
P_000002e932b58bf8 .param/l "S" 0 4 108, +C4<00000000000000000000000000000011>;
v000002e932be0bc0_0 .net "a", 7 0, v000002e932be1b60_0;  alias, 1 drivers
v000002e932be1520_0 .net "res", 7 0, L_000002e932c02590;  alias, 1 drivers
L_000002e932c02c70 .part v000002e932be1b60_0, 3, 1;
L_000002e932c02090 .part v000002e932be1b60_0, 4, 1;
L_000002e932c03030 .part v000002e932be1b60_0, 5, 1;
L_000002e932c03490 .part v000002e932be1b60_0, 6, 1;
L_000002e932c024f0 .part v000002e932be1b60_0, 7, 1;
LS_000002e932c02590_0_0 .concat8 [ 1 1 1 1], L_000002e932c02c70, L_000002e932c02090, L_000002e932c03030, L_000002e932c03490;
L_000002e932c20280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002e932c202c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002e932c20310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
LS_000002e932c02590_0_4 .concat8 [ 1 1 1 1], L_000002e932c024f0, L_000002e932c20280, L_000002e932c202c8, L_000002e932c20310;
L_000002e932c02590 .concat8 [ 4 4 0 0], LS_000002e932c02590_0_0, LS_000002e932c02590_0_4;
S_000002e932be4a10 .scope generate, "genblk1[0]" "genblk1[0]" 4 120, 4 120 0, S_000002e932be5820;
 .timescale 0 0;
P_000002e932b86bf0 .param/l "i" 0 4 120, +C4<00>;
S_000002e932be5050 .scope generate, "genblk1" "genblk1" 4 121, 4 121 0, S_000002e932be4a10;
 .timescale 0 0;
v000002e932be0440_0 .net *"_ivl_0", 0 0, L_000002e932c02c70;  1 drivers
S_000002e932be59b0 .scope generate, "genblk1[1]" "genblk1[1]" 4 120, 4 120 0, S_000002e932be5820;
 .timescale 0 0;
P_000002e932b876f0 .param/l "i" 0 4 120, +C4<01>;
S_000002e932be5370 .scope generate, "genblk1" "genblk1" 4 121, 4 121 0, S_000002e932be59b0;
 .timescale 0 0;
v000002e932be0ee0_0 .net *"_ivl_0", 0 0, L_000002e932c02090;  1 drivers
S_000002e932be5b40 .scope generate, "genblk1[2]" "genblk1[2]" 4 120, 4 120 0, S_000002e932be5820;
 .timescale 0 0;
P_000002e932b87730 .param/l "i" 0 4 120, +C4<010>;
S_000002e932be5cd0 .scope generate, "genblk1" "genblk1" 4 121, 4 121 0, S_000002e932be5b40;
 .timescale 0 0;
v000002e932be0620_0 .net *"_ivl_0", 0 0, L_000002e932c03030;  1 drivers
S_000002e932be51e0 .scope generate, "genblk1[3]" "genblk1[3]" 4 120, 4 120 0, S_000002e932be5820;
 .timescale 0 0;
P_000002e932b86d70 .param/l "i" 0 4 120, +C4<011>;
S_000002e932be5e60 .scope generate, "genblk1" "genblk1" 4 121, 4 121 0, S_000002e932be51e0;
 .timescale 0 0;
v000002e932be06c0_0 .net *"_ivl_0", 0 0, L_000002e932c03490;  1 drivers
S_000002e932be40b0 .scope generate, "genblk1[4]" "genblk1[4]" 4 120, 4 120 0, S_000002e932be5820;
 .timescale 0 0;
P_000002e932b877b0 .param/l "i" 0 4 120, +C4<0100>;
S_000002e932be5500 .scope generate, "genblk1" "genblk1" 4 121, 4 121 0, S_000002e932be40b0;
 .timescale 0 0;
v000002e932be1020_0 .net *"_ivl_0", 0 0, L_000002e932c024f0;  1 drivers
S_000002e932be5690 .scope generate, "genblk1[5]" "genblk1[5]" 4 120, 4 120 0, S_000002e932be5820;
 .timescale 0 0;
P_000002e932b868f0 .param/l "i" 0 4 120, +C4<0101>;
S_000002e932be4240 .scope generate, "genblk1" "genblk1" 4 121, 4 121 0, S_000002e932be5690;
 .timescale 0 0;
v000002e932be13e0_0 .net/2u *"_ivl_0", 0 0, L_000002e932c20280;  1 drivers
S_000002e932be46f0 .scope generate, "genblk1[6]" "genblk1[6]" 4 120, 4 120 0, S_000002e932be5820;
 .timescale 0 0;
P_000002e932b86ab0 .param/l "i" 0 4 120, +C4<0110>;
S_000002e932be43d0 .scope generate, "genblk1" "genblk1" 4 121, 4 121 0, S_000002e932be46f0;
 .timescale 0 0;
v000002e932be0080_0 .net/2u *"_ivl_0", 0 0, L_000002e932c202c8;  1 drivers
S_000002e932be4560 .scope generate, "genblk1[7]" "genblk1[7]" 4 120, 4 120 0, S_000002e932be5820;
 .timescale 0 0;
P_000002e932b86b30 .param/l "i" 0 4 120, +C4<0111>;
S_000002e932bee4e0 .scope generate, "genblk1" "genblk1" 4 121, 4 121 0, S_000002e932be4560;
 .timescale 0 0;
v000002e932be1480_0 .net/2u *"_ivl_0", 0 0, L_000002e932c20310;  1 drivers
    .scope S_000002e932b6cbe0;
T_0 ;
Ewait_0 .event/or E_000002e932b877f0, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_000002e932b6cd70;
    %jmp t_0;
    .scope S_000002e932b6cd70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e932be1840_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002e932be1840_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002e932be1840_0;
    %cmpi/s 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v000002e932be1340_0;
    %load/vec4 v000002e932be1840_0;
    %subi 3, 0, 32;
    %part/s 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %ix/getv/s 4, v000002e932be1840_0;
    %store/vec4 v000002e932be1c00_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002e932be1840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002e932be1840_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000002e932b6cbe0;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002e932be4ba0;
T_1 ;
Ewait_1 .event/or E_000002e932b877f0, E_0x0;
    %wait Ewait_1;
    %fork t_3, S_000002e932be4ec0;
    %jmp t_2;
    .scope S_000002e932be4ec0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e932be0300_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002e932be0300_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v000002e932be0300_0;
    %cmpi/s 5, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.2, 8;
    %load/vec4 v000002e932be04e0_0;
    %load/vec4 v000002e932be0300_0;
    %addi 3, 0, 32;
    %part/s 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %ix/getv/s 4, v000002e932be0300_0;
    %store/vec4 v000002e932be03a0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002e932be0300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002e932be0300_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_000002e932be4ba0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002e932b74570;
T_2 ;
    %pushi/vec4 20, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 35 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %store/vec4 v000002e932be1b60_0, 0, 8;
    %delay 1, 0;
    %vpi_call/w 3 38 "$write", "TEST %b", v000002e932be1b60_0 {0 0 0};
    %fork t_5, S_000002e932b68b90;
    %jmp t_4;
    .scope S_000002e932b68b90;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e932b83080_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002e932b83080_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_call/w 3 41 "$write", " %b", &A<v000002e932be0120, v000002e932b83080_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002e932b83080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002e932b83080_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_000002e932b74570;
t_4 %join;
    %vpi_call/w 3 43 "$display" {0 0 0};
    %fork t_7, S_000002e932b68d20;
    %jmp t_6;
    .scope S_000002e932b68d20;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e932b82c20_0, 0, 32;
T_2.4 ;
    %load/vec4 v000002e932b82c20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.5, 5;
    %ix/getv/s 4, v000002e932b82c20_0;
    %load/vec4a v000002e932be0120, 4;
    %load/vec4 v000002e932b82c20_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002e932be0120, 4;
    %cmp/ne;
    %jmp/0xz  T_2.6, 6;
    %vpi_call/w 3 48 "$display", "FAIL %s - see above", "testbench.sv" {0 0 0};
    %vpi_call/w 3 49 "$finish" {0 0 0};
T_2.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002e932b82c20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002e932b82c20_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_000002e932b74570;
t_6 %join;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$display", "PASS %s", "testbench.sv" {0 0 0};
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "03_04_four_ways_of_doing_shift.sv";
