Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 15 16:47:57 2022
| Host         : LAPTOP-PB11LJ5H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_fifo_16_byte_disttributed_RAM_timing_summary_routed.rpt -pb top_fifo_16_byte_disttributed_RAM_timing_summary_routed.pb -rpx top_fifo_16_byte_disttributed_RAM_timing_summary_routed.rpx -warn_on_violation
| Design       : top_fifo_16_byte_disttributed_RAM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.629        0.000                      0                  106        0.090        0.000                      0                  106        3.750        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.629        0.000                      0                  106        0.090        0.000                      0                  106        3.750        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 COUNTER_PTR_WRITE/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTRL_FIFO/FULL_JK/q_int_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 1.078ns (32.239%)  route 2.266ns (67.761%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.716     5.319    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  COUNTER_PTR_WRITE/count_reg[1]/Q
                         net (fo=22, routed)          1.435     7.173    COUNTER_PTR_WRITE/Q[1]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.327     7.500 r  COUNTER_PTR_WRITE/count[3]_i_2__0/O
                         net (fo=2, routed)           0.831     8.330    COUNTER_PTR_READ/q_int_reg_0[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.332     8.662 r  COUNTER_PTR_READ/q_int_i_1__0/O
                         net (fo=1, routed)           0.000     8.662    CTRL_FIFO/FULL_JK/q_int_reg_0
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.598    15.021    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y66          FDCE (Setup_fdce_C_D)        0.031    15.291    CTRL_FIFO/FULL_JK/q_int_reg
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 CTRL_FIFO/FULL_JK/q_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_PTR_WRITE/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.937ns (37.272%)  route 1.577ns (62.728%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CTRL_FIFO/FULL_JK/q_int_reg/Q
                         net (fo=3, routed)           0.662     6.438    CTRL_FIFO/FULL_JK/full_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149     6.587 r  CTRL_FIFO/FULL_JK/RAM_reg_0_15_0_5_i_1/O
                         net (fo=22, routed)          0.333     6.921    COUNTER_PTR_WRITE/E[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.332     7.253 r  COUNTER_PTR_WRITE/count[3]_i_1__0/O
                         net (fo=4, routed)           0.581     7.834    COUNTER_PTR_WRITE/count[3]_i_1__0_n_0
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.597    15.020    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429    14.830    COUNTER_PTR_WRITE/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 CTRL_FIFO/FULL_JK/q_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_PTR_WRITE/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.937ns (37.272%)  route 1.577ns (62.728%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CTRL_FIFO/FULL_JK/q_int_reg/Q
                         net (fo=3, routed)           0.662     6.438    CTRL_FIFO/FULL_JK/full_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149     6.587 r  CTRL_FIFO/FULL_JK/RAM_reg_0_15_0_5_i_1/O
                         net (fo=22, routed)          0.333     6.921    COUNTER_PTR_WRITE/E[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.332     7.253 r  COUNTER_PTR_WRITE/count[3]_i_1__0/O
                         net (fo=4, routed)           0.581     7.834    COUNTER_PTR_WRITE/count[3]_i_1__0_n_0
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.597    15.020    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429    14.830    COUNTER_PTR_WRITE/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 CTRL_FIFO/FULL_JK/q_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_PTR_WRITE/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.937ns (37.272%)  route 1.577ns (62.728%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CTRL_FIFO/FULL_JK/q_int_reg/Q
                         net (fo=3, routed)           0.662     6.438    CTRL_FIFO/FULL_JK/full_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149     6.587 r  CTRL_FIFO/FULL_JK/RAM_reg_0_15_0_5_i_1/O
                         net (fo=22, routed)          0.333     6.921    COUNTER_PTR_WRITE/E[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.332     7.253 r  COUNTER_PTR_WRITE/count[3]_i_1__0/O
                         net (fo=4, routed)           0.581     7.834    COUNTER_PTR_WRITE/count[3]_i_1__0_n_0
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.597    15.020    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429    14.830    COUNTER_PTR_WRITE/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 CTRL_FIFO/FULL_JK/q_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_PTR_WRITE/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.937ns (37.272%)  route 1.577ns (62.728%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CTRL_FIFO/FULL_JK/q_int_reg/Q
                         net (fo=3, routed)           0.662     6.438    CTRL_FIFO/FULL_JK/full_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149     6.587 r  CTRL_FIFO/FULL_JK/RAM_reg_0_15_0_5_i_1/O
                         net (fo=22, routed)          0.333     6.921    COUNTER_PTR_WRITE/E[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.332     7.253 r  COUNTER_PTR_WRITE/count[3]_i_1__0/O
                         net (fo=4, routed)           0.581     7.834    COUNTER_PTR_WRITE/count[3]_i_1__0_n_0
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.597    15.020    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_R)       -0.429    14.830    COUNTER_PTR_WRITE/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 CTRL_FIFO/FULL_JK/q_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.605ns (28.336%)  route 1.530ns (71.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CTRL_FIFO/FULL_JK/q_int_reg/Q
                         net (fo=3, routed)           0.662     6.438    CTRL_FIFO/FULL_JK/full_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149     6.587 r  CTRL_FIFO/FULL_JK/RAM_reg_0_15_0_5_i_1/O
                         net (fo=22, routed)          0.868     7.455    MEMORIA/RAM_reg_0_15_0_5/WE
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.013    MEMORIA/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.511    MEMORIA/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 CTRL_FIFO/FULL_JK/q_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.605ns (28.336%)  route 1.530ns (71.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CTRL_FIFO/FULL_JK/q_int_reg/Q
                         net (fo=3, routed)           0.662     6.438    CTRL_FIFO/FULL_JK/full_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149     6.587 r  CTRL_FIFO/FULL_JK/RAM_reg_0_15_0_5_i_1/O
                         net (fo=22, routed)          0.868     7.455    MEMORIA/RAM_reg_0_15_0_5/WE
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.013    MEMORIA/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.511    MEMORIA/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 CTRL_FIFO/FULL_JK/q_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.605ns (28.336%)  route 1.530ns (71.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CTRL_FIFO/FULL_JK/q_int_reg/Q
                         net (fo=3, routed)           0.662     6.438    CTRL_FIFO/FULL_JK/full_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149     6.587 r  CTRL_FIFO/FULL_JK/RAM_reg_0_15_0_5_i_1/O
                         net (fo=22, routed)          0.868     7.455    MEMORIA/RAM_reg_0_15_0_5/WE
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.013    MEMORIA/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.511    MEMORIA/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 CTRL_FIFO/FULL_JK/q_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.605ns (28.336%)  route 1.530ns (71.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CTRL_FIFO/FULL_JK/q_int_reg/Q
                         net (fo=3, routed)           0.662     6.438    CTRL_FIFO/FULL_JK/full_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149     6.587 r  CTRL_FIFO/FULL_JK/RAM_reg_0_15_0_5_i_1/O
                         net (fo=22, routed)          0.868     7.455    MEMORIA/RAM_reg_0_15_0_5/WE
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.013    MEMORIA/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.511    MEMORIA/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 CTRL_FIFO/FULL_JK/q_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.605ns (28.336%)  route 1.530ns (71.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    CTRL_FIFO/FULL_JK/clk
    SLICE_X0Y66          FDCE                                         r  CTRL_FIFO/FULL_JK/q_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CTRL_FIFO/FULL_JK/q_int_reg/Q
                         net (fo=3, routed)           0.662     6.438    CTRL_FIFO/FULL_JK/full_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.149     6.587 r  CTRL_FIFO/FULL_JK/RAM_reg_0_15_0_5_i_1/O
                         net (fo=22, routed)          0.868     7.455    MEMORIA/RAM_reg_0_15_0_5/WE
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.013    MEMORIA/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y73          RAMD32                                       r  MEMORIA/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    14.511    MEMORIA/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  7.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[3]/Q
                         net (fo=19, routed)          0.204     1.863    MEMORIA/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    MEMORIA/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[3]/Q
                         net (fo=19, routed)          0.204     1.863    MEMORIA/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    MEMORIA/RAM_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[3]/Q
                         net (fo=19, routed)          0.204     1.863    MEMORIA/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    MEMORIA/RAM_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[3]/Q
                         net (fo=19, routed)          0.204     1.863    MEMORIA/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    MEMORIA/RAM_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[3]/Q
                         net (fo=19, routed)          0.204     1.863    MEMORIA/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    MEMORIA/RAM_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[3]/Q
                         net (fo=19, routed)          0.204     1.863    MEMORIA/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.772    MEMORIA/RAM_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[3]/Q
                         net (fo=19, routed)          0.204     1.863    MEMORIA/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X2Y66          RAMS32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMS32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.772    MEMORIA/RAM_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[3]/Q
                         net (fo=19, routed)          0.204     1.863    MEMORIA/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X2Y66          RAMS32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMS32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.772    MEMORIA/RAM_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.840%)  route 0.302ns (68.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[0]/Q
                         net (fo=23, routed)          0.302     1.960    MEMORIA/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    MEMORIA/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 COUNTER_PTR_WRITE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMORIA/RAM_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.840%)  route 0.302ns (68.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    COUNTER_PTR_WRITE/clk
    SLICE_X0Y67          FDRE                                         r  COUNTER_PTR_WRITE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  COUNTER_PTR_WRITE/count_reg[0]/Q
                         net (fo=23, routed)          0.302     1.960    MEMORIA/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    MEMORIA/RAM_reg_0_15_6_7/WCLK
    SLICE_X2Y66          RAMD32                                       r  MEMORIA/RAM_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    MEMORIA/RAM_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y66     COUNTER_PTR_READ/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y66     COUNTER_PTR_READ/count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y66     COUNTER_PTR_READ/count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y66     COUNTER_PTR_READ/count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y67     COUNTER_PTR_WRITE/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y67     COUNTER_PTR_WRITE/count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y67     COUNTER_PTR_WRITE/count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y67     COUNTER_PTR_WRITE/count_reg[3]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X0Y66     CTRL_FIFO/EMPTY_JK/q_int_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORIA/RAM_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORIA/RAM_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORIA/RAM_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORIA/RAM_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORIA/RAM_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORIA/RAM_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORIA/RAM_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     MEMORIA/RAM_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     MEMORIA/RAM_reg_0_15_0_5/RAMA_D1/CLK



