{"vcs1":{"timestamp_begin":1683067990.236439532, "rt":0.15, "ut":0.08, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683067989.854071875}
{"VCS_COMP_START_TIME": 1683067989.854071875}
{"VCS_COMP_END_TIME": 1683067990.453649780}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv m_design.sv"}
{"vcs1": {"peak_mem": 322904}}
