Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jun 20 15:04:54 2021
| Host         : joan running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file overlay_timing_summary_routed.rpt -pb overlay_timing_summary_routed.pb -rpx overlay_timing_summary_routed.rpx -warn_on_violation
| Design       : overlay
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.535        0.000                      0                 6393        0.040        0.000                      0                 6393        9.020        0.000                       0                  3147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.535        0.000                      0                 6393        0.040        0.000                      0                 6393        9.020        0.000                       0                  3147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.535ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.793ns  (logic 1.244ns (12.703%)  route 8.549ns (87.297%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 22.633 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 r  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.854    11.226    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_1/O
                         net (fo=32, routed)          1.369    12.719    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381
    SLICE_X53Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.454    22.633    amix/inst/ap_clk
    SLICE_X53Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[15]/C
                         clock pessimism              0.129    22.762    
                         clock uncertainty           -0.302    22.460    
    SLICE_X53Y78         FDRE (Setup_fdre_C_CE)      -0.205    22.255    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[15]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  9.535    

Slack (MET) :             9.535ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.793ns  (logic 1.244ns (12.703%)  route 8.549ns (87.297%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 22.633 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 r  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.854    11.226    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_1/O
                         net (fo=32, routed)          1.369    12.719    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381
    SLICE_X52Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.454    22.633    amix/inst/ap_clk
    SLICE_X52Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[16]/C
                         clock pessimism              0.129    22.762    
                         clock uncertainty           -0.302    22.460    
    SLICE_X52Y78         FDRE (Setup_fdre_C_CE)      -0.205    22.255    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[16]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  9.535    

Slack (MET) :             9.535ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.793ns  (logic 1.244ns (12.703%)  route 8.549ns (87.297%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 22.633 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 r  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.854    11.226    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_1/O
                         net (fo=32, routed)          1.369    12.719    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381
    SLICE_X52Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.454    22.633    amix/inst/ap_clk
    SLICE_X52Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[26]/C
                         clock pessimism              0.129    22.762    
                         clock uncertainty           -0.302    22.460    
    SLICE_X52Y78         FDRE (Setup_fdre_C_CE)      -0.205    22.255    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[26]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  9.535    

Slack (MET) :             9.535ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.793ns  (logic 1.244ns (12.703%)  route 8.549ns (87.297%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 22.633 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 r  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.854    11.226    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_1/O
                         net (fo=32, routed)          1.369    12.719    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381
    SLICE_X53Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.454    22.633    amix/inst/ap_clk
    SLICE_X53Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[27]/C
                         clock pessimism              0.129    22.762    
                         clock uncertainty           -0.302    22.460    
    SLICE_X53Y78         FDRE (Setup_fdre_C_CE)      -0.205    22.255    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[27]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  9.535    

Slack (MET) :             9.614ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.710ns  (logic 1.244ns (12.812%)  route 8.466ns (87.188%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 22.628 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 r  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.854    11.226    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_1/O
                         net (fo=32, routed)          1.286    12.636    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381
    SLICE_X51Y75         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.449    22.628    amix/inst/ap_clk
    SLICE_X51Y75         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[18]/C
                         clock pessimism              0.129    22.757    
                         clock uncertainty           -0.302    22.455    
    SLICE_X51Y75         FDRE (Setup_fdre_C_CE)      -0.205    22.250    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[18]
  -------------------------------------------------------------------
                         required time                         22.250    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                  9.614    

Slack (MET) :             9.619ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 1.244ns (12.816%)  route 8.462ns (87.184%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 r  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.854    11.226    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_1/O
                         net (fo=32, routed)          1.283    12.632    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381
    SLICE_X52Y76         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.451    22.630    amix/inst/ap_clk
    SLICE_X52Y76         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[28]/C
                         clock pessimism              0.129    22.759    
                         clock uncertainty           -0.302    22.457    
    SLICE_X52Y76         FDRE (Setup_fdre_C_CE)      -0.205    22.252    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[28]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  9.619    

Slack (MET) :             9.659ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.023ns  (logic 1.368ns (13.649%)  route 8.655ns (86.351%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 f  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.912    11.284    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.408 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[7]_i_5/O
                         net (fo=1, routed)           1.417    12.825    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[7]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.124    12.949 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[7]_i_1/O
                         net (fo=1, routed)           0.000    12.949    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[7]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.473    22.652    amix/inst/ap_clk
    SLICE_X40Y65         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[7]/C
                         clock pessimism              0.229    22.881    
                         clock uncertainty           -0.302    22.579    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.029    22.608    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[7]
  -------------------------------------------------------------------
                         required time                         22.608    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  9.659    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 1.244ns (13.000%)  route 8.325ns (87.000%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 22.633 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 r  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.854    11.226    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_1/O
                         net (fo=32, routed)          1.146    12.495    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381
    SLICE_X51Y71         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.454    22.633    amix/inst/ap_clk
    SLICE_X51Y71         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[13]/C
                         clock pessimism              0.129    22.762    
                         clock uncertainty           -0.302    22.460    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205    22.255    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[13]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.841ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 1.244ns (13.111%)  route 8.244ns (86.889%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 22.634 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 r  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.854    11.226    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_1/O
                         net (fo=32, routed)          1.065    12.414    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381
    SLICE_X52Y70         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.455    22.634    amix/inst/ap_clk
    SLICE_X52Y70         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[0]/C
                         clock pessimism              0.129    22.763    
                         clock uncertainty           -0.302    22.461    
    SLICE_X52Y70         FDRE (Setup_fdre_C_CE)      -0.205    22.256    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[0]
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  9.841    

Slack (MET) :             9.851ns  (required time - arrival time)
  Source:                 amix/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 1.244ns (12.974%)  route 8.345ns (87.026%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.632     2.926    amix/inst/ap_clk
    SLICE_X32Y75         FDRE                                         r  amix/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  amix/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=91, routed)          1.578     5.022    amix/inst/ap_CS_fsm_pp0_stage0
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.152     5.174 r  amix/inst/icmp_ln63_reg_1100[0]_i_3/O
                         net (fo=129, routed)         1.340     6.514    amix/inst/icmp_ln63_reg_1100[0]_i_3_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I4_O)        0.326     6.840 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15/O
                         net (fo=33, routed)          2.408     9.247    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_15_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.371 f  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3/O
                         net (fo=33, routed)          1.854    11.226    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_3_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381[31]_i_1/O
                         net (fo=32, routed)          1.165    12.515    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381
    SLICE_X49Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.465    22.644    amix/inst/ap_clk
    SLICE_X49Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[25]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X49Y78         FDRE (Setup_fdre_C_CE)      -0.205    22.366    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[25]
  -------------------------------------------------------------------
                         required time                         22.366    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                  9.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/shift_reg_22_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.949%)  route 0.231ns (62.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.545     0.881    amix/inst/ap_clk
    SLICE_X49Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[29]/Q
                         net (fo=50, routed)          0.231     1.252    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg_n_0_[29]
    SLICE_X51Y76         FDRE                                         r  amix/inst/shift_reg_22_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.805     1.171    amix/inst/ap_clk
    SLICE_X51Y76         FDRE                                         r  amix/inst/shift_reg_22_reg[29]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.076     1.212    amix/inst/shift_reg_22_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/shift_reg_18_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.949%)  route 0.231ns (62.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.545     0.881    amix/inst/ap_clk
    SLICE_X49Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[29]/Q
                         net (fo=50, routed)          0.231     1.252    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg_n_0_[29]
    SLICE_X50Y76         FDRE                                         r  amix/inst/shift_reg_18_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.805     1.171    amix/inst/ap_clk
    SLICE_X50Y76         FDRE                                         r  amix/inst/shift_reg_18_reg[29]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.064     1.200    amix/inst/shift_reg_18_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/shift_reg_16_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.542     0.878    amix/inst/ap_clk
    SLICE_X53Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[15]/Q
                         net (fo=50, routed)          0.265     1.284    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg_n_0_[15]
    SLICE_X48Y79         FDRE                                         r  amix/inst/shift_reg_16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.813     1.179    amix/inst/ap_clk
    SLICE_X48Y79         FDRE                                         r  amix/inst/shift_reg_16_reg[15]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.046     1.190    amix/inst/shift_reg_16_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/shift_reg_15_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.246%)  route 0.296ns (67.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.542     0.878    amix/inst/ap_clk
    SLICE_X53Y78         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[27]/Q
                         net (fo=50, routed)          0.296     1.315    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg_n_0_[27]
    SLICE_X49Y80         FDRE                                         r  amix/inst/shift_reg_15_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.814     1.180    amix/inst/ap_clk
    SLICE_X49Y80         FDRE                                         r  amix/inst/shift_reg_15_reg[27]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.075     1.220    amix/inst/shift_reg_15_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.659     0.995    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.157     1.293    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.931     1.297    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.908%)  route 0.180ns (56.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.574     0.910    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.180     1.231    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y90         SRLC32E                                      r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.842     1.208    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amix/inst/shift_reg_3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.539     0.875    amix/inst/ap_clk
    SLICE_X51Y75         FDRE                                         r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg[18]/Q
                         net (fo=50, routed)          0.277     1.293    amix/inst/ap_phi_reg_pp0_iter0_phi_ln66_reg_381_reg_n_0_[18]
    SLICE_X45Y76         FDRE                                         r  amix/inst/shift_reg_3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.809     1.175    amix/inst/ap_clk
    SLICE_X45Y76         FDRE                                         r  amix/inst/shift_reg_3_reg[18]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.047     1.187    amix/inst/shift_reg_3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.600%)  route 0.190ns (57.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.659     0.995    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.326    ps/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  ps/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.885     1.251    ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    ps/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.406%)  route 0.191ns (57.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.659     0.995    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.191     1.327    ps/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  ps/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.885     1.251    ps/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    ps/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 amix/inst/control_s_axi_U/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.563     0.899    amix/inst/control_s_axi_U/ap_clk
    SLICE_X27Y77         FDRE                                         r  amix/inst/control_s_axi_U/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  amix/inst/control_s_axi_U/rdata_reg[9]/Q
                         net (fo=1, routed)           0.172     1.212    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y80         SRLC32E                                      r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.833     1.199    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y80         SRLC32E                                      r  ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X26Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.098    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ps/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y24    amix/inst/num_bp_U/amix_num_bp_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y24    amix/inst/num_bp_U/amix_num_bp_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y26    amix/inst/num_hp_U/amix_num_hp_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y26    amix/inst/num_hp_U/amix_num_hp_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y25    amix/inst/num_lp_U/amix_num_lp_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y25    amix/inst/num_lp_U/amix_num_lp_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         20.000      17.455     DSP48_X2Y31     amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U3/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         20.000      17.455     DSP48_X2Y28     amix/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         20.000      17.455     DSP48_X2Y26     amix/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y78    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y80    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y85    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y85    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y85    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y85    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y80    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y85    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y85    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y85    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y81    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y81    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y82    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y82    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y81    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y82    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y81    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y82    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y98    rst_ps_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y78    ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



