{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688486321056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688486321057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 11:58:40 2023 " "Processing started: Tue Jul 04 11:58:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688486321057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486321057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486321057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688486321374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688486321374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-design " "Found design unit 1: LogicalStep_Lab3_top-design" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/LogicalStep_Lab3_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328972 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/LogicalStep_Lab3_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486328972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328973 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486328973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328974 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486328974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/U_D_Bin_Counter8bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328975 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486328975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hvac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HVAC-rtl " "Found design unit 1: HVAC-rtl" {  } { { "HVAC.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/HVAC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328977 ""} { "Info" "ISGN_ENTITY_NAME" "1 HVAC " "Found entity 1: HVAC" {  } { { "HVAC.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/HVAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486328977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_temp-mux_logic " "Found design unit 1: mux_temp-mux_logic" {  } { { "mux_temp.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/mux_temp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328978 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_temp " "Found entity 1: mux_temp" {  } { { "mux_temp.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/mux_temp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486328978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_inverters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pb_inverters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_Inverters-gates " "Found design unit 1: PB_Inverters-gates" {  } { { "PB_Inverters.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/PB_Inverters.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328979 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_Inverters " "Found entity 1: PB_Inverters" {  } { { "PB_Inverters.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/PB_Inverters.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688486328979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486328979 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "mux_temp std_logic LogicalStep_Lab3_top.vhd(149) " "VHDL error at LogicalStep_Lab3_top.vhd(149): type of identifier \"mux_temp\" does not agree with its usage as \"std_logic\" type" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/dychen/Downloads/Lab3/LogicalStep_Lab3_top.vhd" 149 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1688486328979 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688486329075 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 04 11:58:49 2023 " "Processing ended: Tue Jul 04 11:58:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688486329075 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688486329075 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688486329075 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688486329075 ""}
