{
    "nl": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/51-openroad-fillinsertion/BKyber.nl.v",
    "pnl": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/51-openroad-fillinsertion/BKyber.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/52-odb-cellfrequencytables/BKyber.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/52-odb-cellfrequencytables/BKyber.odb",
    "sdc": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/51-openroad-fillinsertion/BKyber.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/12-openroad-staprepnr/nom_tt_025C_1v80/BKyber__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/12-openroad-staprepnr/nom_ss_100C_1v60/BKyber__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/12-openroad-staprepnr/nom_ff_n40C_1v95/BKyber__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/05-yosys-jsonheader/BKyber.h.json",
    "vh": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-57-50/28-odb-writeverilogheader/BKyber.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 442,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1315,
        "design__instance__area": 10695.3,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00151582,
        "power__switching__total": 0.000636191,
        "power__leakage__total": 5.95731e-09,
        "power__total": 0.00215202,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.257942,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.258195,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.336409,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 6.13226,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.336409,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.97974,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 329,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6331300107835965,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 4.44650995276112,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.63313,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.05125,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 296,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.030879744080262908,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.698456201533906,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.03088,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.018096,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 11,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.257942,
        "clock__skew__worst_setup": 0.258195,
        "timing__hold__ws": 0.336409,
        "timing__setup__ws": 6.13226,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.336409,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 7.97974,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 138.155 148.875",
        "design__core__bbox": "5.52 10.88 132.48 136.0",
        "design__io": 134,
        "design__die__area": 20567.8,
        "design__core__area": 15885.2,
        "design__instance__count__stdcell": 1315,
        "design__instance__area__stdcell": 10695.3,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.673283,
        "design__instance__utilization__stdcell": 0.673283,
        "design__instance__count__class:inverter": 164,
        "design__instance__count__class:sequential_cell": 170,
        "design__instance__count__class:multi_input_combinational_cell": 348,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 854,
        "design__instance__count__class:tap_cell": 216,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 132,
        "design__io__hpwl": 6984948,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 20879.5,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 385,
        "design__instance__count__class:clock_buffer": 21,
        "design__instance__count__class:clock_inverter": 11,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 198,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 1151,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 320,
        "route__wirelength__iter:1": 21928,
        "route__drc_errors__iter:2": 233,
        "route__wirelength__iter:2": 21862,
        "route__drc_errors__iter:3": 145,
        "route__wirelength__iter:3": 21824,
        "route__drc_errors__iter:4": 3,
        "route__wirelength__iter:4": 21765,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 21758,
        "route__drc_errors": 0,
        "route__wirelength": 21758,
        "route__vias": 6408,
        "route__vias__singlecut": 6408,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 325.02
    }
}