Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  7 08:49:57 2025
| Host         : LaduNRitu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sequence_detection_timing_summary_routed.rpt -pb sequence_detection_timing_summary_routed.pb -rpx sequence_detection_timing_summary_routed.rpx -warn_on_violation
| Design       : sequence_detection
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            found
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.509ns  (logic 5.354ns (50.943%)  route 5.155ns (49.057%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF_inst/O
                         net (fo=4, routed)           2.220     3.684    data_in_IBUF
    SLICE_X113Y120       LUT3 (Prop_lut3_I2_O)        0.152     3.836 r  found_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.935     6.771    found_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.738    10.509 r  found_OBUF_inst/O
                         net (fo=0)                   0.000    10.509    found
    R14                                                               r  found (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            runindicate
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.449ns  (logic 4.299ns (57.710%)  route 3.150ns (42.290%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[1]/C
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.419     0.419 f  FSM_sequential_P_state_reg[1]/Q
                         net (fo=5, routed)           0.874     1.293    P_state[1]
    SLICE_X113Y120       LUT2 (Prop_lut2_I1_O)        0.299     1.592 r  runindicate_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.277     3.868    runindicate_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581     7.449 r  runindicate_OBUF_inst/O
                         net (fo=0)                   0.000     7.449    runindicate
    M14                                                               r  runindicate (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_P_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.142ns  (logic 1.587ns (38.324%)  route 2.555ns (61.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.654     3.117    rst_n_IBUF
    SLICE_X113Y127       LUT1 (Prop_lut1_I0_O)        0.124     3.241 f  FSM_sequential_P_state[1]_i_3/O
                         net (fo=2, routed)           0.901     4.142    FSM_sequential_P_state[1]_i_3_n_0
    SLICE_X113Y120       FDCE                                         f  FSM_sequential_P_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_P_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.142ns  (logic 1.587ns (38.324%)  route 2.555ns (61.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.654     3.117    rst_n_IBUF
    SLICE_X113Y127       LUT1 (Prop_lut1_I0_O)        0.124     3.241 f  FSM_sequential_P_state[1]_i_3/O
                         net (fo=2, routed)           0.901     4.142    FSM_sequential_P_state[1]_i_3_n_0
    SLICE_X113Y120       FDCE                                         f  FSM_sequential_P_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            FSM_sequential_P_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 1.588ns (39.781%)  route 2.404ns (60.219%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF_inst/O
                         net (fo=4, routed)           1.816     3.280    data_in_IBUF
    SLICE_X113Y120       LUT3 (Prop_lut3_I2_O)        0.124     3.404 r  FSM_sequential_P_state[1]_i_1/O
                         net (fo=2, routed)           0.587     3.992    FSM_sequential_P_state[1]_i_1_n_0
    SLICE_X113Y120       FDCE                                         r  FSM_sequential_P_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            FSM_sequential_P_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 1.588ns (39.781%)  route 2.404ns (60.219%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF_inst/O
                         net (fo=4, routed)           1.816     3.280    data_in_IBUF
    SLICE_X113Y120       LUT3 (Prop_lut3_I2_O)        0.124     3.404 r  FSM_sequential_P_state[1]_i_1/O
                         net (fo=2, routed)           0.587     3.992    FSM_sequential_P_state[1]_i_1_n_0
    SLICE_X113Y120       FDCE                                         r  FSM_sequential_P_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            FSM_sequential_P_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.834ns  (logic 1.616ns (42.142%)  route 2.218ns (57.858%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF_inst/O
                         net (fo=4, routed)           2.218     3.682    data_in_IBUF
    SLICE_X113Y120       LUT3 (Prop_lut3_I0_O)        0.152     3.834 r  FSM_sequential_P_state[1]_i_2/O
                         net (fo=1, routed)           0.000     3.834    N_state[1]
    SLICE_X113Y120       FDCE                                         r  FSM_sequential_P_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            FSM_sequential_P_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 1.588ns (41.717%)  route 2.218ns (58.283%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF_inst/O
                         net (fo=4, routed)           2.218     3.682    data_in_IBUF
    SLICE_X113Y120       LUT3 (Prop_lut3_I1_O)        0.124     3.806 r  FSM_sequential_P_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.806    N_state[0]
    SLICE_X113Y120       FDCE                                         r  FSM_sequential_P_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_P_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[0]/C
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_P_state_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    P_state[0]
    SLICE_X113Y120       LUT3 (Prop_lut3_I1_O)        0.042     0.361 r  FSM_sequential_P_state[1]_i_2/O
                         net (fo=1, routed)           0.000     0.361    N_state[1]
    SLICE_X113Y120       FDCE                                         r  FSM_sequential_P_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_P_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[0]/C
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_P_state_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    P_state[0]
    SLICE_X113Y120       LUT3 (Prop_lut3_I0_O)        0.045     0.364 r  FSM_sequential_P_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    N_state[0]
    SLICE_X113Y120       FDCE                                         r  FSM_sequential_P_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_P_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.227ns (39.911%)  route 0.342ns (60.089%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[1]/C
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_sequential_P_state_reg[1]/Q
                         net (fo=5, routed)           0.154     0.282    P_state[1]
    SLICE_X113Y120       LUT3 (Prop_lut3_I0_O)        0.099     0.381 r  FSM_sequential_P_state[1]_i_1/O
                         net (fo=2, routed)           0.188     0.569    FSM_sequential_P_state[1]_i_1_n_0
    SLICE_X113Y120       FDCE                                         r  FSM_sequential_P_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_P_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.227ns (39.911%)  route 0.342ns (60.089%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[1]/C
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_sequential_P_state_reg[1]/Q
                         net (fo=5, routed)           0.154     0.282    P_state[1]
    SLICE_X113Y120       LUT3 (Prop_lut3_I0_O)        0.099     0.381 r  FSM_sequential_P_state[1]_i_1/O
                         net (fo=2, routed)           0.188     0.569    FSM_sequential_P_state[1]_i_1_n_0
    SLICE_X113Y120       FDCE                                         r  FSM_sequential_P_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_P_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.241ns  (logic 0.276ns (22.271%)  route 0.965ns (77.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.643     0.874    rst_n_IBUF
    SLICE_X113Y127       LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  FSM_sequential_P_state[1]_i_3/O
                         net (fo=2, routed)           0.322     1.241    FSM_sequential_P_state[1]_i_3_n_0
    SLICE_X113Y120       FDCE                                         f  FSM_sequential_P_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_P_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.241ns  (logic 0.276ns (22.271%)  route 0.965ns (77.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.643     0.874    rst_n_IBUF
    SLICE_X113Y127       LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  FSM_sequential_P_state[1]_i_3/O
                         net (fo=2, routed)           0.322     1.241    FSM_sequential_P_state[1]_i_3_n_0
    SLICE_X113Y120       FDCE                                         f  FSM_sequential_P_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            runindicate
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.467ns (65.941%)  route 0.758ns (34.059%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[0]/C
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_P_state_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    P_state[0]
    SLICE_X113Y120       LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  runindicate_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.578     0.944    runindicate_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.225 r  runindicate_OBUF_inst/O
                         net (fo=0)                   0.000     2.225    runindicate
    M14                                                               r  runindicate (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            found
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.482ns (58.827%)  route 1.037ns (41.173%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[0]/C
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_P_state_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    P_state[0]
    SLICE_X113Y120       LUT3 (Prop_lut3_I1_O)        0.043     0.364 r  found_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.857     1.221    found_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.298     2.519 r  found_OBUF_inst/O
                         net (fo=0)                   0.000     2.519    found
    R14                                                               r  found (OUT)
  -------------------------------------------------------------------    -------------------





