--**************************************************************
--  Copyright (c) 1995/2017 Xilinx, Inc.  All rights reserved.
--  File Name    : unisim_retarget_VCOMP.vhd
--  Library      : unisim
--  Version      : 2018.1
--  Entity Count : 1110
--  Generated by : gencomp.pl
--**************************************************************

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
package VCOMPONENTS is
attribute BOX_TYPE : string;


-- synopsys translate_off

-----------------------------------------
-----------   FPGA Globals --------------
-----------------------------------------
signal GSR : std_logic := '0';
signal GTS : std_logic := '0';
signal GWE : std_logic;
signal PLL_LOCKG : std_logic := 'H';
signal PROGB_GLBL : std_logic;
signal CCLKO_GLBL : std_logic;
signal FCSBO_GLBL : std_logic;
signal DO_GLBL : std_logic_vector(3 downto 0);
signal DI_GLBL : std_logic_vector(3 downto 0);

-----------------------------------------
-----------   CPLD Globals --------------
-----------------------------------------
signal PRLD : std_logic := '0';

-----------------------------------------
-----------   JTAG Globals --------------
-----------------------------------------
signal JTAG_TDO_GLBL  : std_logic;
signal JTAG_TDI_GLBL  : std_logic;
signal JTAG_TMS_GLBL  : std_logic;
signal JTAG_TCK_GLBL  : std_logic;
signal JTAG_TRST_GLBL : std_logic;

signal JTAG_CAPTURE_GLBL : std_logic;
signal JTAG_RESET_GLBL : std_logic;
signal JTAG_SHIFT_GLBL : std_logic;
signal JTAG_UPDATE_GLBL : std_logic;
signal JTAG_RUNTEST_GLBL : std_logic;

signal JTAG_SEL1_GLBL : std_logic := '0';
signal JTAG_SEL2_GLBL : std_logic := '0';
signal JTAG_SEL3_GLBL : std_logic := '0';
signal JTAG_SEL4_GLBL : std_logic := '0';

signal JTAG_USER_TDO1_GLBL : std_logic := 'Z';
signal JTAG_USER_TDO2_GLBL : std_logic := 'Z';
signal JTAG_USER_TDO3_GLBL : std_logic := 'Z';
signal JTAG_USER_TDO4_GLBL : std_logic := 'Z';

-- synopsys translate_on

-- START COMPONENT
----- component AND2 -----
component AND2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND2 : component is "PRIMITIVE";

----- component AND2B1 -----
component AND2B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND2B1 : component is "PRIMITIVE";

----- component AND2B1L -----
component AND2B1L
  generic (
     IS_SRI_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     DI : in std_ulogic;
     SRI : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND2B1L : component is "PRIMITIVE";

----- component AND2B2 -----
component AND2B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND2B2 : component is "PRIMITIVE";

----- component AND3 -----
component AND3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND3 : component is "PRIMITIVE";

----- component AND3B1 -----
component AND3B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND3B1 : component is "PRIMITIVE";

----- component AND3B2 -----
component AND3B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND3B2 : component is "PRIMITIVE";

----- component AND3B3 -----
component AND3B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND3B3 : component is "PRIMITIVE";

----- component AND4 -----
component AND4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND4 : component is "PRIMITIVE";

----- component AND4B1 -----
component AND4B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND4B1 : component is "PRIMITIVE";

----- component AND4B2 -----
component AND4B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND4B2 : component is "PRIMITIVE";

----- component AND4B3 -----
component AND4B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND4B3 : component is "PRIMITIVE";

----- component AND4B4 -----
component AND4B4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND4B4 : component is "PRIMITIVE";

----- component AND5 -----
component AND5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND5 : component is "PRIMITIVE";

----- component AND5B1 -----
component AND5B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND5B1 : component is "PRIMITIVE";

----- component AND5B2 -----
component AND5B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND5B2 : component is "PRIMITIVE";

----- component AND5B3 -----
component AND5B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND5B3 : component is "PRIMITIVE";

----- component AND5B4 -----
component AND5B4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND5B4 : component is "PRIMITIVE";

----- component AND5B5 -----
component AND5B5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AND5B5 : component is "PRIMITIVE";

----- component AUTOBUF -----
component AUTOBUF
  generic (
     BUFFER_TYPE : string := "AUTO"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  AUTOBUF : component is "PRIMITIVE";

----- component BIBUF -----
component BIBUF
  port (
     IO : inout std_ulogic;
     PAD : inout std_ulogic
  );
end component;
attribute BOX_TYPE of
  BIBUF : component is "PRIMITIVE";

----- component BITSLICE_CONTROL -----
component BITSLICE_CONTROL
  generic (
     CTRL_CLK : string := "EXTERNAL";
     DIV_MODE : string := "DIV2";
     EN_CLK_TO_EXT_NORTH : string := "DISABLE";
     EN_CLK_TO_EXT_SOUTH : string := "DISABLE";
     EN_DYN_ODLY_MODE : string := "FALSE";
     EN_OTHER_NCLK : string := "FALSE";
     EN_OTHER_PCLK : string := "FALSE";
     IDLY_VT_TRACK : string := "TRUE";
     INV_RXCLK : string := "FALSE";
     ODLY_VT_TRACK : string := "TRUE";
     QDLY_VT_TRACK : string := "TRUE";
     READ_IDLE_COUNT : std_logic_vector(5 downto 0) := "00" & X"0";
     REFCLK_SRC : string := "PLLCLK";
     ROUNDING_FACTOR : integer := 16;
     RXGATE_EXTEND : string := "FALSE";
     RX_CLK_PHASE_N : string := "SHIFT_0";
     RX_CLK_PHASE_P : string := "SHIFT_0";
     RX_GATING : string := "DISABLE";
     SELF_CALIBRATE : string := "ENABLE";
     SERIAL_MODE : string := "FALSE";
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_SPEEDUP : string := "FAST";
     SIM_VERSION : real := 2.0;
     TX_GATING : string := "DISABLE"
  );
  port (
     CLK_TO_EXT_NORTH : out std_ulogic;
     CLK_TO_EXT_SOUTH : out std_ulogic;
     DLY_RDY : out std_ulogic;
     DYN_DCI : out std_logic_vector(6 downto 0);
     NCLK_NIBBLE_OUT : out std_ulogic;
     PCLK_NIBBLE_OUT : out std_ulogic;
     RIU_RD_DATA : out std_logic_vector(15 downto 0);
     RIU_VALID : out std_ulogic;
     RX_BIT_CTRL_OUT0 : out std_logic_vector(39 downto 0);
     RX_BIT_CTRL_OUT1 : out std_logic_vector(39 downto 0);
     RX_BIT_CTRL_OUT2 : out std_logic_vector(39 downto 0);
     RX_BIT_CTRL_OUT3 : out std_logic_vector(39 downto 0);
     RX_BIT_CTRL_OUT4 : out std_logic_vector(39 downto 0);
     RX_BIT_CTRL_OUT5 : out std_logic_vector(39 downto 0);
     RX_BIT_CTRL_OUT6 : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT0 : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT1 : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT2 : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT3 : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT4 : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT5 : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT6 : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT_TRI : out std_logic_vector(39 downto 0);
     VTC_RDY : out std_ulogic;
     CLK_FROM_EXT : in std_ulogic;
     EN_VTC : in std_ulogic;
     NCLK_NIBBLE_IN : in std_ulogic;
     PCLK_NIBBLE_IN : in std_ulogic;
     PHY_RDCS0 : in std_logic_vector(3 downto 0);
     PHY_RDCS1 : in std_logic_vector(3 downto 0);
     PHY_RDEN : in std_logic_vector(3 downto 0);
     PHY_WRCS0 : in std_logic_vector(3 downto 0);
     PHY_WRCS1 : in std_logic_vector(3 downto 0);
     PLL_CLK : in std_ulogic;
     REFCLK : in std_ulogic;
     RIU_ADDR : in std_logic_vector(5 downto 0);
     RIU_CLK : in std_ulogic;
     RIU_NIBBLE_SEL : in std_ulogic;
     RIU_WR_DATA : in std_logic_vector(15 downto 0);
     RIU_WR_EN : in std_ulogic;
     RST : in std_ulogic;
     RX_BIT_CTRL_IN0 : in std_logic_vector(39 downto 0);
     RX_BIT_CTRL_IN1 : in std_logic_vector(39 downto 0);
     RX_BIT_CTRL_IN2 : in std_logic_vector(39 downto 0);
     RX_BIT_CTRL_IN3 : in std_logic_vector(39 downto 0);
     RX_BIT_CTRL_IN4 : in std_logic_vector(39 downto 0);
     RX_BIT_CTRL_IN5 : in std_logic_vector(39 downto 0);
     RX_BIT_CTRL_IN6 : in std_logic_vector(39 downto 0);
     TBYTE_IN : in std_logic_vector(3 downto 0);
     TX_BIT_CTRL_IN0 : in std_logic_vector(39 downto 0);
     TX_BIT_CTRL_IN1 : in std_logic_vector(39 downto 0);
     TX_BIT_CTRL_IN2 : in std_logic_vector(39 downto 0);
     TX_BIT_CTRL_IN3 : in std_logic_vector(39 downto 0);
     TX_BIT_CTRL_IN4 : in std_logic_vector(39 downto 0);
     TX_BIT_CTRL_IN5 : in std_logic_vector(39 downto 0);
     TX_BIT_CTRL_IN6 : in std_logic_vector(39 downto 0);
     TX_BIT_CTRL_IN_TRI : in std_logic_vector(39 downto 0)
  );
end component;
attribute BOX_TYPE of
  BITSLICE_CONTROL : component is "PRIMITIVE";

----- component BSCANE2 -----
component BSCANE2
  generic (
     DISABLE_JTAG : string := "FALSE";
     JTAG_CHAIN : integer := 1
  );
  port (
     CAPTURE : out std_ulogic := 'H';
     DRCK : out std_ulogic := 'H';
     RESET : out std_ulogic := 'H';
     RUNTEST : out std_ulogic := 'L';
     SEL : out std_ulogic := 'L';
     SHIFT : out std_ulogic := 'L';
     TCK : out std_ulogic := 'L';
     TDI : out std_ulogic := 'L';
     TMS : out std_ulogic := 'L';
     UPDATE : out std_ulogic := 'L';
     TDO : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  BSCANE2 : component is "PRIMITIVE";

----- component BSCAN_SPARTAN3 -----
component BSCAN_SPARTAN3
  port (
     CAPTURE : out std_ulogic := 'H';
     DRCK1 : out std_ulogic := 'L';
     DRCK2 : out std_ulogic := 'L';
     RESET : out std_ulogic := 'L';
     SEL1 : out std_ulogic := 'L';
     SEL2 : out std_ulogic := 'L';
     SHIFT : out std_ulogic := 'L';
     TDI : out std_ulogic := 'L';
     UPDATE : out std_ulogic := 'L';
     TDO1 : in std_ulogic := 'X';
     TDO2 : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  BSCAN_SPARTAN3 : component is "PRIMITIVE";

----- component BSCAN_SPARTAN3A -----
component BSCAN_SPARTAN3A
  port (
     CAPTURE : out std_ulogic := 'H';
     DRCK1 : out std_ulogic := 'L';
     DRCK2 : out std_ulogic := 'L';
     RESET : out std_ulogic := 'L';
     SEL1 : out std_ulogic := 'L';
     SEL2 : out std_ulogic := 'L';
     SHIFT : out std_ulogic := 'L';
     TCK : out std_ulogic := 'L';
     TDI : out std_ulogic := 'L';
     TMS : out std_ulogic := 'L';
     UPDATE : out std_ulogic := 'L';
     TDO1 : in std_ulogic := 'X';
     TDO2 : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  BSCAN_SPARTAN3A : component is "PRIMITIVE";

----- component BSCAN_SPARTAN6 -----
component BSCAN_SPARTAN6
  generic (
     JTAG_CHAIN : integer := 1
  );
  port (
     CAPTURE : out std_ulogic := 'H';
     DRCK : out std_ulogic := 'H';
     RESET : out std_ulogic := 'H';
     RUNTEST : out std_ulogic := 'L';
     SEL : out std_ulogic := 'L';
     SHIFT : out std_ulogic := 'L';
     TCK : out std_ulogic := 'L';
     TDI : out std_ulogic := 'L';
     TMS : out std_ulogic := 'L';
     UPDATE : out std_ulogic := 'L';
     TDO : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  BSCAN_SPARTAN6 : component is "PRIMITIVE";

----- component BSCAN_VIRTEX4 -----
component BSCAN_VIRTEX4
  generic (
     JTAG_CHAIN : integer := 1
  );
  port (
     CAPTURE : out std_ulogic := 'H';
     DRCK : out std_ulogic := 'H';
     RESET : out std_ulogic := 'H';
     SEL : out std_ulogic := 'L';
     SHIFT : out std_ulogic := 'L';
     TDI : out std_ulogic := 'L';
     UPDATE : out std_ulogic := 'L';
     TDO : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  BSCAN_VIRTEX4 : component is "PRIMITIVE";

----- component BSCAN_VIRTEX5 -----
component BSCAN_VIRTEX5
  generic (
     JTAG_CHAIN : integer := 1
  );
  port (
     CAPTURE : out std_ulogic := 'H';
     DRCK : out std_ulogic := 'H';
     RESET : out std_ulogic := 'H';
     SEL : out std_ulogic := 'L';
     SHIFT : out std_ulogic := 'L';
     TDI : out std_ulogic := 'L';
     UPDATE : out std_ulogic := 'L';
     TDO : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  BSCAN_VIRTEX5 : component is "PRIMITIVE";

----- component BSCAN_VIRTEX6 -----
component BSCAN_VIRTEX6
  generic (
     DISABLE_JTAG : boolean := FALSE;
     JTAG_CHAIN : integer := 1
  );
  port (
     CAPTURE : out std_ulogic := 'H';
     DRCK : out std_ulogic := 'H';
     RESET : out std_ulogic := 'H';
     RUNTEST : out std_ulogic := 'L';
     SEL : out std_ulogic := 'L';
     SHIFT : out std_ulogic := 'L';
     TCK : out std_ulogic := 'L';
     TDI : out std_ulogic := 'L';
     TMS : out std_ulogic := 'L';
     UPDATE : out std_ulogic := 'L';
     TDO : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  BSCAN_VIRTEX6 : component is "PRIMITIVE";

----- component BUF -----
component BUF
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUF : component is "PRIMITIVE";

----- component BUFCE_LEAF -----
component BUFCE_LEAF
  generic (
     CE_TYPE : string := "SYNC";
     IS_CE_INVERTED : bit := '0';
     IS_I_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     CE : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFCE_LEAF : component is "PRIMITIVE";

----- component BUFCE_ROW -----
component BUFCE_ROW
  generic (
     CE_TYPE : string := "SYNC";
     IS_CE_INVERTED : bit := '0';
     IS_I_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     CE : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFCE_ROW : component is "PRIMITIVE";

----- component BUFG -----
component BUFG
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFG : component is "PRIMITIVE";

----- component BUFGCE -----
component BUFGCE
  generic (
     CE_TYPE : string := "SYNC";
     IS_CE_INVERTED : bit := '0';
     IS_I_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     CE : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFGCE : component is "PRIMITIVE";

----- component BUFGCE_1 -----
component BUFGCE_1
  port (
     O : out STD_ULOGIC;
     CE: in STD_ULOGIC;
     I : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  BUFGCE_1 : component is "PRIMITIVE";

----- component BUFGCE_DIV -----
component BUFGCE_DIV
  generic (
     BUFGCE_DIVIDE : integer := 1;
     CE_TYPE : string := "SYNC";
     HARDSYNC_CLR : string := "FALSE";
     IS_CE_INVERTED : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_I_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     CE : in std_ulogic;
     CLR : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFGCE_DIV : component is "PRIMITIVE";

----- component BUFGCTRL -----
component BUFGCTRL
  generic (
     CE_TYPE_CE0 : string := "SYNC";
     CE_TYPE_CE1 : string := "SYNC";
     INIT_OUT : integer := 0;
     IS_CE0_INVERTED : bit := '0';
     IS_CE1_INVERTED : bit := '0';
     IS_I0_INVERTED : bit := '0';
     IS_I1_INVERTED : bit := '0';
     IS_IGNORE0_INVERTED : bit := '0';
     IS_IGNORE1_INVERTED : bit := '0';
     IS_S0_INVERTED : bit := '0';
     IS_S1_INVERTED : bit := '0';
     PRESELECT_I0 : boolean := FALSE;
     PRESELECT_I1 : boolean := FALSE
  );
  port (
     O : out std_ulogic;
     CE0 : in std_ulogic;
     CE1 : in std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     IGNORE0 : in std_ulogic;
     IGNORE1 : in std_ulogic;
     S0 : in std_ulogic;
     S1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFGCTRL : component is "PRIMITIVE";

----- component BUFGMUX -----
component BUFGMUX
  generic (
     CLK_SEL_TYPE : string := "SYNC"
  );
  port (
     O : out std_ulogic := '0';
     I0 : in std_ulogic := '0';
     I1 : in std_ulogic := '0';
     S : in std_ulogic := '0'
  );
end component;
attribute BOX_TYPE of
  BUFGMUX : component is "PRIMITIVE";

----- component BUFGMUX_1 -----
component BUFGMUX_1
  generic (
     CLK_SEL_TYPE : string := "SYNC"
  );
  port (
     O : out std_ulogic := '1';
     I0 : in std_ulogic := '0';
     I1 : in std_ulogic := '0';
     S : in std_ulogic := '0'
  );
end component;
attribute BOX_TYPE of
  BUFGMUX_1 : component is "PRIMITIVE";

----- component BUFGMUX_CTRL -----
component BUFGMUX_CTRL
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFGMUX_CTRL : component is "PRIMITIVE";

----- component BUFGMUX_VIRTEX4 -----
component BUFGMUX_VIRTEX4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFGMUX_VIRTEX4 : component is "PRIMITIVE";

----- component BUFGP -----
component BUFGP
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFGP : component is "PRIMITIVE";

----- component BUFG_GT -----
component BUFG_GT
  port (
     O : out std_ulogic;
     CE : in std_ulogic;
     CEMASK : in std_ulogic;
     CLR : in std_ulogic;
     CLRMASK : in std_ulogic;
     DIV : in std_logic_vector(2 downto 0);
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFG_GT : component is "PRIMITIVE";

----- component BUFG_GT_SYNC -----
component BUFG_GT_SYNC
  port (
     CESYNC : out std_ulogic;
     CLRSYNC : out std_ulogic;
     CE : in std_ulogic;
     CLK : in std_ulogic;
     CLR : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFG_GT_SYNC : component is "PRIMITIVE";

----- component BUFG_PS -----
component BUFG_PS
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFG_PS : component is "PRIMITIVE";

----- component BUFH -----
component BUFH
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFH : component is "PRIMITIVE";

----- component BUFHCE -----
component BUFHCE
  generic (
     CE_TYPE : string := "SYNC";
     INIT_OUT : integer := 0;
     IS_CE_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     CE : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFHCE : component is "PRIMITIVE";

----- component BUFIO -----
component BUFIO
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFIO : component is "PRIMITIVE";

----- component BUFIO2 -----
component BUFIO2
  generic (
     DIVIDE : integer := 1;
     DIVIDE_BYPASS : boolean := TRUE;
     I_INVERT : boolean := FALSE;
     USE_DOUBLER : boolean := FALSE
  );
  port (
     DIVCLK : out std_ulogic;
     IOCLK : out std_ulogic;
     SERDESSTROBE : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFIO2 : component is "PRIMITIVE";

----- component BUFMR -----
component BUFMR
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFMR : component is "PRIMITIVE";

----- component BUFMRCE -----
component BUFMRCE
  generic (
     CE_TYPE : string := "SYNC";
     INIT_OUT : integer := 0;
     IS_CE_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     CE : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFMRCE : component is "PRIMITIVE";

----- component BUFR -----
component BUFR
  generic (
     BUFR_DIVIDE : string := "BYPASS";
     SIM_DEVICE : string := "7SERIES"
  );
  port (
     O : out std_ulogic;
     CE : in std_ulogic;
     CLR : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  BUFR : component is "PRIMITIVE";

----- component CAPTUREE2 -----
component CAPTUREE2
  generic (
     ONESHOT : string := "TRUE"
  );
  port (
     CAP : in std_ulogic;
     CLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  CAPTUREE2 : component is "PRIMITIVE";

----- component CAPTURE_SPARTAN3 -----
component CAPTURE_SPARTAN3
  generic (
     ONESHOT : boolean := false
  );
  port (
     CAP : in std_ulogic;
     CLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  CAPTURE_SPARTAN3 : component is "PRIMITIVE";

----- component CAPTURE_SPARTAN3A -----
component CAPTURE_SPARTAN3A
  generic (
     ONESHOT : boolean := true
  );
  port (
     CAP : in std_ulogic;
     CLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  CAPTURE_SPARTAN3A : component is "PRIMITIVE";

----- component CAPTURE_VIRTEX4 -----
component CAPTURE_VIRTEX4
  generic (
     ONESHOT : boolean := true
  );
  port (
     CAP : in std_ulogic;
     CLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  CAPTURE_VIRTEX4 : component is "PRIMITIVE";

----- component CAPTURE_VIRTEX5 -----
component CAPTURE_VIRTEX5
  generic (
     ONESHOT : boolean := true
  );
  port (
     CAP : in std_ulogic;
     CLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  CAPTURE_VIRTEX5 : component is "PRIMITIVE";

----- component CAPTURE_VIRTEX6 -----
component CAPTURE_VIRTEX6
  generic (
     ONESHOT : boolean := true
  );
  port (
     CAP : in std_ulogic;
     CLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  CAPTURE_VIRTEX6 : component is "PRIMITIVE";

----- component CARRY4 -----
component CARRY4
  port (
     CO : out std_logic_vector(3 downto 0);
     O : out std_logic_vector(3 downto 0);
     CI : in std_ulogic;
     CYINIT : in std_ulogic;
     DI : in std_logic_vector(3 downto 0);
     S : in std_logic_vector(3 downto 0)
  );
end component;
attribute BOX_TYPE of
  CARRY4 : component is "PRIMITIVE";

----- component CARRY8 -----
component CARRY8
  generic (
     CARRY_TYPE : string := "SINGLE_CY8"
  );
  port (
     CO : out std_logic_vector(7 downto 0);
     O : out std_logic_vector(7 downto 0);
     CI : in std_ulogic := '0';
     CI_TOP : in std_ulogic := '0';
     DI : in std_logic_vector(7 downto 0) := (others => '0');
     S : in std_logic_vector(7 downto 0) := (others => '0')
  );
end component;
attribute BOX_TYPE of
  CARRY8 : component is "PRIMITIVE";

----- component CFGLUT5 -----
component CFGLUT5
  generic (
     INIT : bit_vector := X"00000000";
     IS_CLK_INVERTED : bit := '0'
  );
  port (
     CDO : out STD_ULOGIC;
     O5 : out STD_ULOGIC;
     O6 : out STD_ULOGIC;
     CDI : in STD_ULOGIC;
     CE : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     I0 : in STD_ULOGIC;
     I1 : in STD_ULOGIC;
     I2 : in STD_ULOGIC;
     I3 : in STD_ULOGIC;
     I4 : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  CFGLUT5 : component is "PRIMITIVE";

----- component CMAC -----
component CMAC
  generic (
     CTL_PTP_TRANSPCLK_MODE : string := "FALSE";
     CTL_RX_CHECK_ACK : string := "TRUE";
     CTL_RX_CHECK_PREAMBLE : string := "FALSE";
     CTL_RX_CHECK_SFD : string := "FALSE";
     CTL_RX_DELETE_FCS : string := "TRUE";
     CTL_RX_ETYPE_GCP : std_logic_vector(15 downto 0) := X"8808";
     CTL_RX_ETYPE_GPP : std_logic_vector(15 downto 0) := X"8808";
     CTL_RX_ETYPE_PCP : std_logic_vector(15 downto 0) := X"8808";
     CTL_RX_ETYPE_PPP : std_logic_vector(15 downto 0) := X"8808";
     CTL_RX_FORWARD_CONTROL : string := "FALSE";
     CTL_RX_IGNORE_FCS : string := "FALSE";
     CTL_RX_MAX_PACKET_LEN : std_logic_vector(14 downto 0) := "101" & X"580";
     CTL_RX_MIN_PACKET_LEN : std_logic_vector(7 downto 0) := X"40";
     CTL_RX_OPCODE_GPP : std_logic_vector(15 downto 0) := X"0001";
     CTL_RX_OPCODE_MAX_GCP : std_logic_vector(15 downto 0) := X"FFFF";
     CTL_RX_OPCODE_MAX_PCP : std_logic_vector(15 downto 0) := X"FFFF";
     CTL_RX_OPCODE_MIN_GCP : std_logic_vector(15 downto 0) := X"0000";
     CTL_RX_OPCODE_MIN_PCP : std_logic_vector(15 downto 0) := X"0000";
     CTL_RX_OPCODE_PPP : std_logic_vector(15 downto 0) := X"0001";
     CTL_RX_PAUSE_DA_MCAST : std_logic_vector(47 downto 0) := X"0180C2000001";
     CTL_RX_PAUSE_DA_UCAST : std_logic_vector(47 downto 0) := X"000000000000";
     CTL_RX_PAUSE_SA : std_logic_vector(47 downto 0) := X"000000000000";
     CTL_RX_PROCESS_LFI : string := "FALSE";
     CTL_RX_VL_LENGTH_MINUS1 : std_logic_vector(15 downto 0) := X"3FFF";
     CTL_RX_VL_MARKER_ID0 : std_logic_vector(63 downto 0) := X"C16821003E97DE00";
     CTL_RX_VL_MARKER_ID1 : std_logic_vector(63 downto 0) := X"9D718E00628E7100";
     CTL_RX_VL_MARKER_ID10 : std_logic_vector(63 downto 0) := X"FD6C990002936600";
     CTL_RX_VL_MARKER_ID11 : std_logic_vector(63 downto 0) := X"B9915500466EAA00";
     CTL_RX_VL_MARKER_ID12 : std_logic_vector(63 downto 0) := X"5CB9B200A3464D00";
     CTL_RX_VL_MARKER_ID13 : std_logic_vector(63 downto 0) := X"1AF8BD00E5074200";
     CTL_RX_VL_MARKER_ID14 : std_logic_vector(63 downto 0) := X"83C7CA007C383500";
     CTL_RX_VL_MARKER_ID15 : std_logic_vector(63 downto 0) := X"3536CD00CAC93200";
     CTL_RX_VL_MARKER_ID16 : std_logic_vector(63 downto 0) := X"C4314C003BCEB300";
     CTL_RX_VL_MARKER_ID17 : std_logic_vector(63 downto 0) := X"ADD6B70052294800";
     CTL_RX_VL_MARKER_ID18 : std_logic_vector(63 downto 0) := X"5F662A00A099D500";
     CTL_RX_VL_MARKER_ID19 : std_logic_vector(63 downto 0) := X"C0F0E5003F0F1A00";
     CTL_RX_VL_MARKER_ID2 : std_logic_vector(63 downto 0) := X"594BE800A6B41700";
     CTL_RX_VL_MARKER_ID3 : std_logic_vector(63 downto 0) := X"4D957B00B26A8400";
     CTL_RX_VL_MARKER_ID4 : std_logic_vector(63 downto 0) := X"F50709000AF8F600";
     CTL_RX_VL_MARKER_ID5 : std_logic_vector(63 downto 0) := X"DD14C20022EB3D00";
     CTL_RX_VL_MARKER_ID6 : std_logic_vector(63 downto 0) := X"9A4A260065B5D900";
     CTL_RX_VL_MARKER_ID7 : std_logic_vector(63 downto 0) := X"7B45660084BA9900";
     CTL_RX_VL_MARKER_ID8 : std_logic_vector(63 downto 0) := X"A02476005FDB8900";
     CTL_RX_VL_MARKER_ID9 : std_logic_vector(63 downto 0) := X"68C9FB0097360400";
     CTL_TEST_MODE_PIN_CHAR : string := "FALSE";
     CTL_TX_DA_GPP : std_logic_vector(47 downto 0) := X"0180C2000001";
     CTL_TX_DA_PPP : std_logic_vector(47 downto 0) := X"0180C2000001";
     CTL_TX_ETHERTYPE_GPP : std_logic_vector(15 downto 0) := X"8808";
     CTL_TX_ETHERTYPE_PPP : std_logic_vector(15 downto 0) := X"8808";
     CTL_TX_FCS_INS_ENABLE : string := "TRUE";
     CTL_TX_IGNORE_FCS : string := "FALSE";
     CTL_TX_OPCODE_GPP : std_logic_vector(15 downto 0) := X"0001";
     CTL_TX_OPCODE_PPP : std_logic_vector(15 downto 0) := X"0001";
     CTL_TX_PTP_1STEP_ENABLE : string := "FALSE";
     CTL_TX_PTP_LATENCY_ADJUST : std_logic_vector(10 downto 0) := "000" & X"C1";
     CTL_TX_SA_GPP : std_logic_vector(47 downto 0) := X"000000000000";
     CTL_TX_SA_PPP : std_logic_vector(47 downto 0) := X"000000000000";
     CTL_TX_VL_LENGTH_MINUS1 : std_logic_vector(15 downto 0) := X"3FFF";
     CTL_TX_VL_MARKER_ID0 : std_logic_vector(63 downto 0) := X"C16821003E97DE00";
     CTL_TX_VL_MARKER_ID1 : std_logic_vector(63 downto 0) := X"9D718E00628E7100";
     CTL_TX_VL_MARKER_ID10 : std_logic_vector(63 downto 0) := X"FD6C990002936600";
     CTL_TX_VL_MARKER_ID11 : std_logic_vector(63 downto 0) := X"B9915500466EAA00";
     CTL_TX_VL_MARKER_ID12 : std_logic_vector(63 downto 0) := X"5CB9B200A3464D00";
     CTL_TX_VL_MARKER_ID13 : std_logic_vector(63 downto 0) := X"1AF8BD00E5074200";
     CTL_TX_VL_MARKER_ID14 : std_logic_vector(63 downto 0) := X"83C7CA007C383500";
     CTL_TX_VL_MARKER_ID15 : std_logic_vector(63 downto 0) := X"3536CD00CAC93200";
     CTL_TX_VL_MARKER_ID16 : std_logic_vector(63 downto 0) := X"C4314C003BCEB300";
     CTL_TX_VL_MARKER_ID17 : std_logic_vector(63 downto 0) := X"ADD6B70052294800";
     CTL_TX_VL_MARKER_ID18 : std_logic_vector(63 downto 0) := X"5F662A00A099D500";
     CTL_TX_VL_MARKER_ID19 : std_logic_vector(63 downto 0) := X"C0F0E5003F0F1A00";
     CTL_TX_VL_MARKER_ID2 : std_logic_vector(63 downto 0) := X"594BE800A6B41700";
     CTL_TX_VL_MARKER_ID3 : std_logic_vector(63 downto 0) := X"4D957B00B26A8400";
     CTL_TX_VL_MARKER_ID4 : std_logic_vector(63 downto 0) := X"F50709000AF8F600";
     CTL_TX_VL_MARKER_ID5 : std_logic_vector(63 downto 0) := X"DD14C20022EB3D00";
     CTL_TX_VL_MARKER_ID6 : std_logic_vector(63 downto 0) := X"9A4A260065B5D900";
     CTL_TX_VL_MARKER_ID7 : std_logic_vector(63 downto 0) := X"7B45660084BA9900";
     CTL_TX_VL_MARKER_ID8 : std_logic_vector(63 downto 0) := X"A02476005FDB8900";
     CTL_TX_VL_MARKER_ID9 : std_logic_vector(63 downto 0) := X"68C9FB0097360400";
     SIM_VERSION : string := "2.0";
     TEST_MODE_PIN_CHAR : string := "FALSE"
  );
  port (
     DRP_DO : out std_logic_vector(15 downto 0);
     DRP_RDY : out std_ulogic;
     RX_DATAOUT0 : out std_logic_vector(127 downto 0);
     RX_DATAOUT1 : out std_logic_vector(127 downto 0);
     RX_DATAOUT2 : out std_logic_vector(127 downto 0);
     RX_DATAOUT3 : out std_logic_vector(127 downto 0);
     RX_ENAOUT0 : out std_ulogic;
     RX_ENAOUT1 : out std_ulogic;
     RX_ENAOUT2 : out std_ulogic;
     RX_ENAOUT3 : out std_ulogic;
     RX_EOPOUT0 : out std_ulogic;
     RX_EOPOUT1 : out std_ulogic;
     RX_EOPOUT2 : out std_ulogic;
     RX_EOPOUT3 : out std_ulogic;
     RX_ERROUT0 : out std_ulogic;
     RX_ERROUT1 : out std_ulogic;
     RX_ERROUT2 : out std_ulogic;
     RX_ERROUT3 : out std_ulogic;
     RX_LANE_ALIGNER_FILL_0 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_1 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_10 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_11 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_12 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_13 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_14 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_15 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_16 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_17 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_18 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_19 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_2 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_3 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_4 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_5 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_6 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_7 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_8 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_9 : out std_logic_vector(6 downto 0);
     RX_MTYOUT0 : out std_logic_vector(3 downto 0);
     RX_MTYOUT1 : out std_logic_vector(3 downto 0);
     RX_MTYOUT2 : out std_logic_vector(3 downto 0);
     RX_MTYOUT3 : out std_logic_vector(3 downto 0);
     RX_PTP_PCSLANE_OUT : out std_logic_vector(4 downto 0);
     RX_PTP_TSTAMP_OUT : out std_logic_vector(79 downto 0);
     RX_SOPOUT0 : out std_ulogic;
     RX_SOPOUT1 : out std_ulogic;
     RX_SOPOUT2 : out std_ulogic;
     RX_SOPOUT3 : out std_ulogic;
     STAT_RX_ALIGNED : out std_ulogic;
     STAT_RX_ALIGNED_ERR : out std_ulogic;
     STAT_RX_BAD_CODE : out std_logic_vector(6 downto 0);
     STAT_RX_BAD_FCS : out std_logic_vector(3 downto 0);
     STAT_RX_BAD_PREAMBLE : out std_ulogic;
     STAT_RX_BAD_SFD : out std_ulogic;
     STAT_RX_BIP_ERR_0 : out std_ulogic;
     STAT_RX_BIP_ERR_1 : out std_ulogic;
     STAT_RX_BIP_ERR_10 : out std_ulogic;
     STAT_RX_BIP_ERR_11 : out std_ulogic;
     STAT_RX_BIP_ERR_12 : out std_ulogic;
     STAT_RX_BIP_ERR_13 : out std_ulogic;
     STAT_RX_BIP_ERR_14 : out std_ulogic;
     STAT_RX_BIP_ERR_15 : out std_ulogic;
     STAT_RX_BIP_ERR_16 : out std_ulogic;
     STAT_RX_BIP_ERR_17 : out std_ulogic;
     STAT_RX_BIP_ERR_18 : out std_ulogic;
     STAT_RX_BIP_ERR_19 : out std_ulogic;
     STAT_RX_BIP_ERR_2 : out std_ulogic;
     STAT_RX_BIP_ERR_3 : out std_ulogic;
     STAT_RX_BIP_ERR_4 : out std_ulogic;
     STAT_RX_BIP_ERR_5 : out std_ulogic;
     STAT_RX_BIP_ERR_6 : out std_ulogic;
     STAT_RX_BIP_ERR_7 : out std_ulogic;
     STAT_RX_BIP_ERR_8 : out std_ulogic;
     STAT_RX_BIP_ERR_9 : out std_ulogic;
     STAT_RX_BLOCK_LOCK : out std_logic_vector(19 downto 0);
     STAT_RX_BROADCAST : out std_ulogic;
     STAT_RX_FRAGMENT : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_0 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_1 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_10 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_11 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_12 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_13 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_14 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_15 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_16 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_17 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_18 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_19 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_2 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_3 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_4 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_5 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_6 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_7 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_8 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_9 : out std_logic_vector(3 downto 0);
     STAT_RX_FRAMING_ERR_VALID_0 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_1 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_10 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_11 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_12 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_13 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_14 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_15 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_16 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_17 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_18 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_19 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_2 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_3 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_4 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_5 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_6 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_7 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_8 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_9 : out std_ulogic;
     STAT_RX_GOT_SIGNAL_OS : out std_ulogic;
     STAT_RX_HI_BER : out std_ulogic;
     STAT_RX_INRANGEERR : out std_ulogic;
     STAT_RX_INTERNAL_LOCAL_FAULT : out std_ulogic;
     STAT_RX_JABBER : out std_ulogic;
     STAT_RX_LANE0_VLM_BIP7 : out std_logic_vector(7 downto 0);
     STAT_RX_LANE0_VLM_BIP7_VALID : out std_ulogic;
     STAT_RX_LOCAL_FAULT : out std_ulogic;
     STAT_RX_MF_ERR : out std_logic_vector(19 downto 0);
     STAT_RX_MF_LEN_ERR : out std_logic_vector(19 downto 0);
     STAT_RX_MF_REPEAT_ERR : out std_logic_vector(19 downto 0);
     STAT_RX_MISALIGNED : out std_ulogic;
     STAT_RX_MULTICAST : out std_ulogic;
     STAT_RX_OVERSIZE : out std_ulogic;
     STAT_RX_PACKET_1024_1518_BYTES : out std_ulogic;
     STAT_RX_PACKET_128_255_BYTES : out std_ulogic;
     STAT_RX_PACKET_1519_1522_BYTES : out std_ulogic;
     STAT_RX_PACKET_1523_1548_BYTES : out std_ulogic;
     STAT_RX_PACKET_1549_2047_BYTES : out std_ulogic;
     STAT_RX_PACKET_2048_4095_BYTES : out std_ulogic;
     STAT_RX_PACKET_256_511_BYTES : out std_ulogic;
     STAT_RX_PACKET_4096_8191_BYTES : out std_ulogic;
     STAT_RX_PACKET_512_1023_BYTES : out std_ulogic;
     STAT_RX_PACKET_64_BYTES : out std_ulogic;
     STAT_RX_PACKET_65_127_BYTES : out std_ulogic;
     STAT_RX_PACKET_8192_9215_BYTES : out std_ulogic;
     STAT_RX_PACKET_BAD_FCS : out std_ulogic;
     STAT_RX_PACKET_LARGE : out std_ulogic;
     STAT_RX_PACKET_SMALL : out std_logic_vector(3 downto 0);
     STAT_RX_PAUSE : out std_ulogic;
     STAT_RX_PAUSE_QUANTA0 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA1 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA2 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA3 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA4 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA5 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA6 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA7 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA8 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_REQ : out std_logic_vector(8 downto 0);
     STAT_RX_PAUSE_VALID : out std_logic_vector(8 downto 0);
     STAT_RX_RECEIVED_LOCAL_FAULT : out std_ulogic;
     STAT_RX_REMOTE_FAULT : out std_ulogic;
     STAT_RX_STATUS : out std_ulogic;
     STAT_RX_STOMPED_FCS : out std_logic_vector(3 downto 0);
     STAT_RX_SYNCED : out std_logic_vector(19 downto 0);
     STAT_RX_SYNCED_ERR : out std_logic_vector(19 downto 0);
     STAT_RX_TEST_PATTERN_MISMATCH : out std_logic_vector(2 downto 0);
     STAT_RX_TOOLONG : out std_ulogic;
     STAT_RX_TOTAL_BYTES : out std_logic_vector(7 downto 0);
     STAT_RX_TOTAL_GOOD_BYTES : out std_logic_vector(13 downto 0);
     STAT_RX_TOTAL_GOOD_PACKETS : out std_ulogic;
     STAT_RX_TOTAL_PACKETS : out std_logic_vector(3 downto 0);
     STAT_RX_TRUNCATED : out std_ulogic;
     STAT_RX_UNDERSIZE : out std_logic_vector(3 downto 0);
     STAT_RX_UNICAST : out std_ulogic;
     STAT_RX_USER_PAUSE : out std_ulogic;
     STAT_RX_VLAN : out std_ulogic;
     STAT_RX_VL_DEMUXED : out std_logic_vector(19 downto 0);
     STAT_RX_VL_NUMBER_0 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_1 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_10 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_11 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_12 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_13 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_14 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_15 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_16 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_17 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_18 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_19 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_2 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_3 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_4 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_5 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_6 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_7 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_8 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_9 : out std_logic_vector(4 downto 0);
     STAT_TX_BAD_FCS : out std_ulogic;
     STAT_TX_BROADCAST : out std_ulogic;
     STAT_TX_FRAME_ERROR : out std_ulogic;
     STAT_TX_LOCAL_FAULT : out std_ulogic;
     STAT_TX_MULTICAST : out std_ulogic;
     STAT_TX_PACKET_1024_1518_BYTES : out std_ulogic;
     STAT_TX_PACKET_128_255_BYTES : out std_ulogic;
     STAT_TX_PACKET_1519_1522_BYTES : out std_ulogic;
     STAT_TX_PACKET_1523_1548_BYTES : out std_ulogic;
     STAT_TX_PACKET_1549_2047_BYTES : out std_ulogic;
     STAT_TX_PACKET_2048_4095_BYTES : out std_ulogic;
     STAT_TX_PACKET_256_511_BYTES : out std_ulogic;
     STAT_TX_PACKET_4096_8191_BYTES : out std_ulogic;
     STAT_TX_PACKET_512_1023_BYTES : out std_ulogic;
     STAT_TX_PACKET_64_BYTES : out std_ulogic;
     STAT_TX_PACKET_65_127_BYTES : out std_ulogic;
     STAT_TX_PACKET_8192_9215_BYTES : out std_ulogic;
     STAT_TX_PACKET_LARGE : out std_ulogic;
     STAT_TX_PACKET_SMALL : out std_ulogic;
     STAT_TX_PAUSE : out std_ulogic;
     STAT_TX_PAUSE_VALID : out std_logic_vector(8 downto 0);
     STAT_TX_PTP_FIFO_READ_ERROR : out std_ulogic;
     STAT_TX_PTP_FIFO_WRITE_ERROR : out std_ulogic;
     STAT_TX_TOTAL_BYTES : out std_logic_vector(6 downto 0);
     STAT_TX_TOTAL_GOOD_BYTES : out std_logic_vector(13 downto 0);
     STAT_TX_TOTAL_GOOD_PACKETS : out std_ulogic;
     STAT_TX_TOTAL_PACKETS : out std_ulogic;
     STAT_TX_UNICAST : out std_ulogic;
     STAT_TX_USER_PAUSE : out std_ulogic;
     STAT_TX_VLAN : out std_ulogic;
     TX_OVFOUT : out std_ulogic;
     TX_PTP_PCSLANE_OUT : out std_logic_vector(4 downto 0);
     TX_PTP_TSTAMP_OUT : out std_logic_vector(79 downto 0);
     TX_PTP_TSTAMP_TAG_OUT : out std_logic_vector(15 downto 0);
     TX_PTP_TSTAMP_VALID_OUT : out std_ulogic;
     TX_RDYOUT : out std_ulogic;
     TX_SERDES_ALT_DATA0 : out std_logic_vector(15 downto 0);
     TX_SERDES_ALT_DATA1 : out std_logic_vector(15 downto 0);
     TX_SERDES_ALT_DATA2 : out std_logic_vector(15 downto 0);
     TX_SERDES_ALT_DATA3 : out std_logic_vector(15 downto 0);
     TX_SERDES_DATA0 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA1 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA2 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA3 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA4 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA5 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA6 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA7 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA8 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA9 : out std_logic_vector(31 downto 0);
     TX_UNFOUT : out std_ulogic;
     CTL_CAUI4_MODE : in std_ulogic;
     CTL_RX_CHECK_ETYPE_GCP : in std_ulogic;
     CTL_RX_CHECK_ETYPE_GPP : in std_ulogic;
     CTL_RX_CHECK_ETYPE_PCP : in std_ulogic;
     CTL_RX_CHECK_ETYPE_PPP : in std_ulogic;
     CTL_RX_CHECK_MCAST_GCP : in std_ulogic;
     CTL_RX_CHECK_MCAST_GPP : in std_ulogic;
     CTL_RX_CHECK_MCAST_PCP : in std_ulogic;
     CTL_RX_CHECK_MCAST_PPP : in std_ulogic;
     CTL_RX_CHECK_OPCODE_GCP : in std_ulogic;
     CTL_RX_CHECK_OPCODE_GPP : in std_ulogic;
     CTL_RX_CHECK_OPCODE_PCP : in std_ulogic;
     CTL_RX_CHECK_OPCODE_PPP : in std_ulogic;
     CTL_RX_CHECK_SA_GCP : in std_ulogic;
     CTL_RX_CHECK_SA_GPP : in std_ulogic;
     CTL_RX_CHECK_SA_PCP : in std_ulogic;
     CTL_RX_CHECK_SA_PPP : in std_ulogic;
     CTL_RX_CHECK_UCAST_GCP : in std_ulogic;
     CTL_RX_CHECK_UCAST_GPP : in std_ulogic;
     CTL_RX_CHECK_UCAST_PCP : in std_ulogic;
     CTL_RX_CHECK_UCAST_PPP : in std_ulogic;
     CTL_RX_ENABLE : in std_ulogic;
     CTL_RX_ENABLE_GCP : in std_ulogic;
     CTL_RX_ENABLE_GPP : in std_ulogic;
     CTL_RX_ENABLE_PCP : in std_ulogic;
     CTL_RX_ENABLE_PPP : in std_ulogic;
     CTL_RX_FORCE_RESYNC : in std_ulogic;
     CTL_RX_PAUSE_ACK : in std_logic_vector(8 downto 0);
     CTL_RX_PAUSE_ENABLE : in std_logic_vector(8 downto 0);
     CTL_RX_SYSTEMTIMERIN : in std_logic_vector(79 downto 0);
     CTL_RX_TEST_PATTERN : in std_ulogic;
     CTL_TX_ENABLE : in std_ulogic;
     CTL_TX_LANE0_VLM_BIP7_OVERRIDE : in std_ulogic;
     CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE : in std_logic_vector(7 downto 0);
     CTL_TX_PAUSE_ENABLE : in std_logic_vector(8 downto 0);
     CTL_TX_PAUSE_QUANTA0 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA1 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA2 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA3 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA4 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA5 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA6 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA7 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA8 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER0 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER1 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER2 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER3 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER4 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER5 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER6 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER7 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER8 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REQ : in std_logic_vector(8 downto 0);
     CTL_TX_PTP_VLANE_ADJUST_MODE : in std_ulogic;
     CTL_TX_RESEND_PAUSE : in std_ulogic;
     CTL_TX_SEND_IDLE : in std_ulogic;
     CTL_TX_SEND_RFI : in std_ulogic;
     CTL_TX_SYSTEMTIMERIN : in std_logic_vector(79 downto 0);
     CTL_TX_TEST_PATTERN : in std_ulogic;
     DRP_ADDR : in std_logic_vector(9 downto 0);
     DRP_CLK : in std_ulogic;
     DRP_DI : in std_logic_vector(15 downto 0);
     DRP_EN : in std_ulogic;
     DRP_WE : in std_ulogic;
     RX_CLK : in std_ulogic;
     RX_RESET : in std_ulogic;
     RX_SERDES_ALT_DATA0 : in std_logic_vector(15 downto 0);
     RX_SERDES_ALT_DATA1 : in std_logic_vector(15 downto 0);
     RX_SERDES_ALT_DATA2 : in std_logic_vector(15 downto 0);
     RX_SERDES_ALT_DATA3 : in std_logic_vector(15 downto 0);
     RX_SERDES_CLK : in std_logic_vector(9 downto 0);
     RX_SERDES_DATA0 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA1 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA2 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA3 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA4 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA5 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA6 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA7 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA8 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA9 : in std_logic_vector(31 downto 0);
     RX_SERDES_RESET : in std_logic_vector(9 downto 0);
     TX_CLK : in std_ulogic;
     TX_DATAIN0 : in std_logic_vector(127 downto 0);
     TX_DATAIN1 : in std_logic_vector(127 downto 0);
     TX_DATAIN2 : in std_logic_vector(127 downto 0);
     TX_DATAIN3 : in std_logic_vector(127 downto 0);
     TX_ENAIN0 : in std_ulogic;
     TX_ENAIN1 : in std_ulogic;
     TX_ENAIN2 : in std_ulogic;
     TX_ENAIN3 : in std_ulogic;
     TX_EOPIN0 : in std_ulogic;
     TX_EOPIN1 : in std_ulogic;
     TX_EOPIN2 : in std_ulogic;
     TX_EOPIN3 : in std_ulogic;
     TX_ERRIN0 : in std_ulogic;
     TX_ERRIN1 : in std_ulogic;
     TX_ERRIN2 : in std_ulogic;
     TX_ERRIN3 : in std_ulogic;
     TX_MTYIN0 : in std_logic_vector(3 downto 0);
     TX_MTYIN1 : in std_logic_vector(3 downto 0);
     TX_MTYIN2 : in std_logic_vector(3 downto 0);
     TX_MTYIN3 : in std_logic_vector(3 downto 0);
     TX_PTP_1588OP_IN : in std_logic_vector(1 downto 0);
     TX_PTP_CHKSUM_OFFSET_IN : in std_logic_vector(15 downto 0);
     TX_PTP_RXTSTAMP_IN : in std_logic_vector(63 downto 0);
     TX_PTP_TAG_FIELD_IN : in std_logic_vector(15 downto 0);
     TX_PTP_TSTAMP_OFFSET_IN : in std_logic_vector(15 downto 0);
     TX_PTP_UPD_CHKSUM_IN : in std_ulogic;
     TX_RESET : in std_ulogic;
     TX_SOPIN0 : in std_ulogic;
     TX_SOPIN1 : in std_ulogic;
     TX_SOPIN2 : in std_ulogic;
     TX_SOPIN3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  CMAC : component is "PRIMITIVE";

----- component CMACE4 -----
component CMACE4
  generic (
     CTL_PTP_TRANSPCLK_MODE : string := "FALSE";
     CTL_RX_CHECK_ACK : string := "TRUE";
     CTL_RX_CHECK_PREAMBLE : string := "FALSE";
     CTL_RX_CHECK_SFD : string := "FALSE";
     CTL_RX_DELETE_FCS : string := "TRUE";
     CTL_RX_ETYPE_GCP : std_logic_vector(15 downto 0) := X"8808";
     CTL_RX_ETYPE_GPP : std_logic_vector(15 downto 0) := X"8808";
     CTL_RX_ETYPE_PCP : std_logic_vector(15 downto 0) := X"8808";
     CTL_RX_ETYPE_PPP : std_logic_vector(15 downto 0) := X"8808";
     CTL_RX_FORWARD_CONTROL : string := "FALSE";
     CTL_RX_IGNORE_FCS : string := "FALSE";
     CTL_RX_MAX_PACKET_LEN : std_logic_vector(14 downto 0) := "010" & X"580";
     CTL_RX_MIN_PACKET_LEN : std_logic_vector(7 downto 0) := X"40";
     CTL_RX_OPCODE_GPP : std_logic_vector(15 downto 0) := X"0001";
     CTL_RX_OPCODE_MAX_GCP : std_logic_vector(15 downto 0) := X"FFFF";
     CTL_RX_OPCODE_MAX_PCP : std_logic_vector(15 downto 0) := X"FFFF";
     CTL_RX_OPCODE_MIN_GCP : std_logic_vector(15 downto 0) := X"0000";
     CTL_RX_OPCODE_MIN_PCP : std_logic_vector(15 downto 0) := X"0000";
     CTL_RX_OPCODE_PPP : std_logic_vector(15 downto 0) := X"0001";
     CTL_RX_PAUSE_DA_MCAST : std_logic_vector(47 downto 0) := X"0180C2000001";
     CTL_RX_PAUSE_DA_UCAST : std_logic_vector(47 downto 0) := X"000000000000";
     CTL_RX_PAUSE_SA : std_logic_vector(47 downto 0) := X"000000000000";
     CTL_RX_PROCESS_LFI : string := "FALSE";
     CTL_RX_RSFEC_AM_THRESHOLD : std_logic_vector(8 downto 0) := "0" & X"46";
     CTL_RX_RSFEC_FILL_ADJUST : std_logic_vector(1 downto 0) := "00";
     CTL_RX_VL_LENGTH_MINUS1 : std_logic_vector(15 downto 0) := X"3FFF";
     CTL_RX_VL_MARKER_ID0 : std_logic_vector(63 downto 0) := X"C16821003E97DE00";
     CTL_RX_VL_MARKER_ID1 : std_logic_vector(63 downto 0) := X"9D718E00628E7100";
     CTL_RX_VL_MARKER_ID10 : std_logic_vector(63 downto 0) := X"FD6C990002936600";
     CTL_RX_VL_MARKER_ID11 : std_logic_vector(63 downto 0) := X"B9915500466EAA00";
     CTL_RX_VL_MARKER_ID12 : std_logic_vector(63 downto 0) := X"5CB9B200A3464D00";
     CTL_RX_VL_MARKER_ID13 : std_logic_vector(63 downto 0) := X"1AF8BD00E5074200";
     CTL_RX_VL_MARKER_ID14 : std_logic_vector(63 downto 0) := X"83C7CA007C383500";
     CTL_RX_VL_MARKER_ID15 : std_logic_vector(63 downto 0) := X"3536CD00CAC93200";
     CTL_RX_VL_MARKER_ID16 : std_logic_vector(63 downto 0) := X"C4314C003BCEB300";
     CTL_RX_VL_MARKER_ID17 : std_logic_vector(63 downto 0) := X"ADD6B70052294800";
     CTL_RX_VL_MARKER_ID18 : std_logic_vector(63 downto 0) := X"5F662A00A099D500";
     CTL_RX_VL_MARKER_ID19 : std_logic_vector(63 downto 0) := X"C0F0E5003F0F1A00";
     CTL_RX_VL_MARKER_ID2 : std_logic_vector(63 downto 0) := X"594BE800A6B41700";
     CTL_RX_VL_MARKER_ID3 : std_logic_vector(63 downto 0) := X"4D957B00B26A8400";
     CTL_RX_VL_MARKER_ID4 : std_logic_vector(63 downto 0) := X"F50709000AF8F600";
     CTL_RX_VL_MARKER_ID5 : std_logic_vector(63 downto 0) := X"DD14C20022EB3D00";
     CTL_RX_VL_MARKER_ID6 : std_logic_vector(63 downto 0) := X"9A4A260065B5D900";
     CTL_RX_VL_MARKER_ID7 : std_logic_vector(63 downto 0) := X"7B45660084BA9900";
     CTL_RX_VL_MARKER_ID8 : std_logic_vector(63 downto 0) := X"A02476005FDB8900";
     CTL_RX_VL_MARKER_ID9 : std_logic_vector(63 downto 0) := X"68C9FB0097360400";
     CTL_TEST_MODE_PIN_CHAR : string := "FALSE";
     CTL_TX_CUSTOM_PREAMBLE_ENABLE : string := "FALSE";
     CTL_TX_DA_GPP : std_logic_vector(47 downto 0) := X"0180C2000001";
     CTL_TX_DA_PPP : std_logic_vector(47 downto 0) := X"0180C2000001";
     CTL_TX_ETHERTYPE_GPP : std_logic_vector(15 downto 0) := X"8808";
     CTL_TX_ETHERTYPE_PPP : std_logic_vector(15 downto 0) := X"8808";
     CTL_TX_FCS_INS_ENABLE : string := "TRUE";
     CTL_TX_IGNORE_FCS : string := "FALSE";
     CTL_TX_IPG_VALUE : std_logic_vector(3 downto 0) := X"C";
     CTL_TX_OPCODE_GPP : std_logic_vector(15 downto 0) := X"0001";
     CTL_TX_OPCODE_PPP : std_logic_vector(15 downto 0) := X"0001";
     CTL_TX_PTP_1STEP_ENABLE : string := "FALSE";
     CTL_TX_PTP_LATENCY_ADJUST : std_logic_vector(10 downto 0) := "010" & X"C1";
     CTL_TX_SA_GPP : std_logic_vector(47 downto 0) := X"000000000000";
     CTL_TX_SA_PPP : std_logic_vector(47 downto 0) := X"000000000000";
     CTL_TX_VL_LENGTH_MINUS1 : std_logic_vector(15 downto 0) := X"3FFF";
     CTL_TX_VL_MARKER_ID0 : std_logic_vector(63 downto 0) := X"C16821003E97DE00";
     CTL_TX_VL_MARKER_ID1 : std_logic_vector(63 downto 0) := X"9D718E00628E7100";
     CTL_TX_VL_MARKER_ID10 : std_logic_vector(63 downto 0) := X"FD6C990002936600";
     CTL_TX_VL_MARKER_ID11 : std_logic_vector(63 downto 0) := X"B9915500466EAA00";
     CTL_TX_VL_MARKER_ID12 : std_logic_vector(63 downto 0) := X"5CB9B200A3464D00";
     CTL_TX_VL_MARKER_ID13 : std_logic_vector(63 downto 0) := X"1AF8BD00E5074200";
     CTL_TX_VL_MARKER_ID14 : std_logic_vector(63 downto 0) := X"83C7CA007C383500";
     CTL_TX_VL_MARKER_ID15 : std_logic_vector(63 downto 0) := X"3536CD00CAC93200";
     CTL_TX_VL_MARKER_ID16 : std_logic_vector(63 downto 0) := X"C4314C003BCEB300";
     CTL_TX_VL_MARKER_ID17 : std_logic_vector(63 downto 0) := X"ADD6B70052294800";
     CTL_TX_VL_MARKER_ID18 : std_logic_vector(63 downto 0) := X"5F662A00A099D500";
     CTL_TX_VL_MARKER_ID19 : std_logic_vector(63 downto 0) := X"C0F0E5003F0F1A00";
     CTL_TX_VL_MARKER_ID2 : std_logic_vector(63 downto 0) := X"594BE800A6B41700";
     CTL_TX_VL_MARKER_ID3 : std_logic_vector(63 downto 0) := X"4D957B00B26A8400";
     CTL_TX_VL_MARKER_ID4 : std_logic_vector(63 downto 0) := X"F50709000AF8F600";
     CTL_TX_VL_MARKER_ID5 : std_logic_vector(63 downto 0) := X"DD14C20022EB3D00";
     CTL_TX_VL_MARKER_ID6 : std_logic_vector(63 downto 0) := X"9A4A260065B5D900";
     CTL_TX_VL_MARKER_ID7 : std_logic_vector(63 downto 0) := X"7B45660084BA9900";
     CTL_TX_VL_MARKER_ID8 : std_logic_vector(63 downto 0) := X"A02476005FDB8900";
     CTL_TX_VL_MARKER_ID9 : std_logic_vector(63 downto 0) := X"68C9FB0097360400";
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     TEST_MODE_PIN_CHAR : string := "FALSE"
  );
  port (
     DRP_DO : out std_logic_vector(15 downto 0);
     DRP_RDY : out std_ulogic;
     RSFEC_BYPASS_RX_DOUT : out std_logic_vector(329 downto 0);
     RSFEC_BYPASS_RX_DOUT_CW_START : out std_ulogic;
     RSFEC_BYPASS_RX_DOUT_VALID : out std_ulogic;
     RSFEC_BYPASS_TX_DOUT : out std_logic_vector(329 downto 0);
     RSFEC_BYPASS_TX_DOUT_CW_START : out std_ulogic;
     RSFEC_BYPASS_TX_DOUT_VALID : out std_ulogic;
     RX_DATAOUT0 : out std_logic_vector(127 downto 0);
     RX_DATAOUT1 : out std_logic_vector(127 downto 0);
     RX_DATAOUT2 : out std_logic_vector(127 downto 0);
     RX_DATAOUT3 : out std_logic_vector(127 downto 0);
     RX_ENAOUT0 : out std_ulogic;
     RX_ENAOUT1 : out std_ulogic;
     RX_ENAOUT2 : out std_ulogic;
     RX_ENAOUT3 : out std_ulogic;
     RX_EOPOUT0 : out std_ulogic;
     RX_EOPOUT1 : out std_ulogic;
     RX_EOPOUT2 : out std_ulogic;
     RX_EOPOUT3 : out std_ulogic;
     RX_ERROUT0 : out std_ulogic;
     RX_ERROUT1 : out std_ulogic;
     RX_ERROUT2 : out std_ulogic;
     RX_ERROUT3 : out std_ulogic;
     RX_LANE_ALIGNER_FILL_0 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_1 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_10 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_11 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_12 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_13 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_14 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_15 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_16 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_17 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_18 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_19 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_2 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_3 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_4 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_5 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_6 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_7 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_8 : out std_logic_vector(6 downto 0);
     RX_LANE_ALIGNER_FILL_9 : out std_logic_vector(6 downto 0);
     RX_MTYOUT0 : out std_logic_vector(3 downto 0);
     RX_MTYOUT1 : out std_logic_vector(3 downto 0);
     RX_MTYOUT2 : out std_logic_vector(3 downto 0);
     RX_MTYOUT3 : out std_logic_vector(3 downto 0);
     RX_OTN_BIP8_0 : out std_logic_vector(7 downto 0);
     RX_OTN_BIP8_1 : out std_logic_vector(7 downto 0);
     RX_OTN_BIP8_2 : out std_logic_vector(7 downto 0);
     RX_OTN_BIP8_3 : out std_logic_vector(7 downto 0);
     RX_OTN_BIP8_4 : out std_logic_vector(7 downto 0);
     RX_OTN_DATA_0 : out std_logic_vector(65 downto 0);
     RX_OTN_DATA_1 : out std_logic_vector(65 downto 0);
     RX_OTN_DATA_2 : out std_logic_vector(65 downto 0);
     RX_OTN_DATA_3 : out std_logic_vector(65 downto 0);
     RX_OTN_DATA_4 : out std_logic_vector(65 downto 0);
     RX_OTN_ENA : out std_ulogic;
     RX_OTN_LANE0 : out std_ulogic;
     RX_OTN_VLMARKER : out std_ulogic;
     RX_PREOUT : out std_logic_vector(55 downto 0);
     RX_PTP_PCSLANE_OUT : out std_logic_vector(4 downto 0);
     RX_PTP_TSTAMP_OUT : out std_logic_vector(79 downto 0);
     RX_SOPOUT0 : out std_ulogic;
     RX_SOPOUT1 : out std_ulogic;
     RX_SOPOUT2 : out std_ulogic;
     RX_SOPOUT3 : out std_ulogic;
     STAT_RX_ALIGNED : out std_ulogic;
     STAT_RX_ALIGNED_ERR : out std_ulogic;
     STAT_RX_BAD_CODE : out std_logic_vector(2 downto 0);
     STAT_RX_BAD_FCS : out std_logic_vector(2 downto 0);
     STAT_RX_BAD_PREAMBLE : out std_ulogic;
     STAT_RX_BAD_SFD : out std_ulogic;
     STAT_RX_BIP_ERR_0 : out std_ulogic;
     STAT_RX_BIP_ERR_1 : out std_ulogic;
     STAT_RX_BIP_ERR_10 : out std_ulogic;
     STAT_RX_BIP_ERR_11 : out std_ulogic;
     STAT_RX_BIP_ERR_12 : out std_ulogic;
     STAT_RX_BIP_ERR_13 : out std_ulogic;
     STAT_RX_BIP_ERR_14 : out std_ulogic;
     STAT_RX_BIP_ERR_15 : out std_ulogic;
     STAT_RX_BIP_ERR_16 : out std_ulogic;
     STAT_RX_BIP_ERR_17 : out std_ulogic;
     STAT_RX_BIP_ERR_18 : out std_ulogic;
     STAT_RX_BIP_ERR_19 : out std_ulogic;
     STAT_RX_BIP_ERR_2 : out std_ulogic;
     STAT_RX_BIP_ERR_3 : out std_ulogic;
     STAT_RX_BIP_ERR_4 : out std_ulogic;
     STAT_RX_BIP_ERR_5 : out std_ulogic;
     STAT_RX_BIP_ERR_6 : out std_ulogic;
     STAT_RX_BIP_ERR_7 : out std_ulogic;
     STAT_RX_BIP_ERR_8 : out std_ulogic;
     STAT_RX_BIP_ERR_9 : out std_ulogic;
     STAT_RX_BLOCK_LOCK : out std_logic_vector(19 downto 0);
     STAT_RX_BROADCAST : out std_ulogic;
     STAT_RX_FRAGMENT : out std_logic_vector(2 downto 0);
     STAT_RX_FRAMING_ERR_0 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_1 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_10 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_11 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_12 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_13 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_14 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_15 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_16 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_17 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_18 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_19 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_2 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_3 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_4 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_5 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_6 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_7 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_8 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_9 : out std_logic_vector(1 downto 0);
     STAT_RX_FRAMING_ERR_VALID_0 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_1 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_10 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_11 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_12 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_13 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_14 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_15 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_16 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_17 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_18 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_19 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_2 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_3 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_4 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_5 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_6 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_7 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_8 : out std_ulogic;
     STAT_RX_FRAMING_ERR_VALID_9 : out std_ulogic;
     STAT_RX_GOT_SIGNAL_OS : out std_ulogic;
     STAT_RX_HI_BER : out std_ulogic;
     STAT_RX_INRANGEERR : out std_ulogic;
     STAT_RX_INTERNAL_LOCAL_FAULT : out std_ulogic;
     STAT_RX_JABBER : out std_ulogic;
     STAT_RX_LANE0_VLM_BIP7 : out std_logic_vector(7 downto 0);
     STAT_RX_LANE0_VLM_BIP7_VALID : out std_ulogic;
     STAT_RX_LOCAL_FAULT : out std_ulogic;
     STAT_RX_MF_ERR : out std_logic_vector(19 downto 0);
     STAT_RX_MF_LEN_ERR : out std_logic_vector(19 downto 0);
     STAT_RX_MF_REPEAT_ERR : out std_logic_vector(19 downto 0);
     STAT_RX_MISALIGNED : out std_ulogic;
     STAT_RX_MULTICAST : out std_ulogic;
     STAT_RX_OVERSIZE : out std_ulogic;
     STAT_RX_PACKET_1024_1518_BYTES : out std_ulogic;
     STAT_RX_PACKET_128_255_BYTES : out std_ulogic;
     STAT_RX_PACKET_1519_1522_BYTES : out std_ulogic;
     STAT_RX_PACKET_1523_1548_BYTES : out std_ulogic;
     STAT_RX_PACKET_1549_2047_BYTES : out std_ulogic;
     STAT_RX_PACKET_2048_4095_BYTES : out std_ulogic;
     STAT_RX_PACKET_256_511_BYTES : out std_ulogic;
     STAT_RX_PACKET_4096_8191_BYTES : out std_ulogic;
     STAT_RX_PACKET_512_1023_BYTES : out std_ulogic;
     STAT_RX_PACKET_64_BYTES : out std_ulogic;
     STAT_RX_PACKET_65_127_BYTES : out std_ulogic;
     STAT_RX_PACKET_8192_9215_BYTES : out std_ulogic;
     STAT_RX_PACKET_BAD_FCS : out std_ulogic;
     STAT_RX_PACKET_LARGE : out std_ulogic;
     STAT_RX_PACKET_SMALL : out std_logic_vector(2 downto 0);
     STAT_RX_PAUSE : out std_ulogic;
     STAT_RX_PAUSE_QUANTA0 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA1 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA2 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA3 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA4 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA5 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA6 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA7 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_QUANTA8 : out std_logic_vector(15 downto 0);
     STAT_RX_PAUSE_REQ : out std_logic_vector(8 downto 0);
     STAT_RX_PAUSE_VALID : out std_logic_vector(8 downto 0);
     STAT_RX_RECEIVED_LOCAL_FAULT : out std_ulogic;
     STAT_RX_REMOTE_FAULT : out std_ulogic;
     STAT_RX_RSFEC_AM_LOCK0 : out std_ulogic;
     STAT_RX_RSFEC_AM_LOCK1 : out std_ulogic;
     STAT_RX_RSFEC_AM_LOCK2 : out std_ulogic;
     STAT_RX_RSFEC_AM_LOCK3 : out std_ulogic;
     STAT_RX_RSFEC_CORRECTED_CW_INC : out std_ulogic;
     STAT_RX_RSFEC_CW_INC : out std_ulogic;
     STAT_RX_RSFEC_ERR_COUNT0_INC : out std_logic_vector(2 downto 0);
     STAT_RX_RSFEC_ERR_COUNT1_INC : out std_logic_vector(2 downto 0);
     STAT_RX_RSFEC_ERR_COUNT2_INC : out std_logic_vector(2 downto 0);
     STAT_RX_RSFEC_ERR_COUNT3_INC : out std_logic_vector(2 downto 0);
     STAT_RX_RSFEC_HI_SER : out std_ulogic;
     STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS : out std_ulogic;
     STAT_RX_RSFEC_LANE_FILL_0 : out std_logic_vector(13 downto 0);
     STAT_RX_RSFEC_LANE_FILL_1 : out std_logic_vector(13 downto 0);
     STAT_RX_RSFEC_LANE_FILL_2 : out std_logic_vector(13 downto 0);
     STAT_RX_RSFEC_LANE_FILL_3 : out std_logic_vector(13 downto 0);
     STAT_RX_RSFEC_LANE_MAPPING : out std_logic_vector(7 downto 0);
     STAT_RX_RSFEC_RSVD : out std_logic_vector(31 downto 0);
     STAT_RX_RSFEC_UNCORRECTED_CW_INC : out std_ulogic;
     STAT_RX_STATUS : out std_ulogic;
     STAT_RX_STOMPED_FCS : out std_logic_vector(2 downto 0);
     STAT_RX_SYNCED : out std_logic_vector(19 downto 0);
     STAT_RX_SYNCED_ERR : out std_logic_vector(19 downto 0);
     STAT_RX_TEST_PATTERN_MISMATCH : out std_logic_vector(2 downto 0);
     STAT_RX_TOOLONG : out std_ulogic;
     STAT_RX_TOTAL_BYTES : out std_logic_vector(6 downto 0);
     STAT_RX_TOTAL_GOOD_BYTES : out std_logic_vector(13 downto 0);
     STAT_RX_TOTAL_GOOD_PACKETS : out std_ulogic;
     STAT_RX_TOTAL_PACKETS : out std_logic_vector(2 downto 0);
     STAT_RX_TRUNCATED : out std_ulogic;
     STAT_RX_UNDERSIZE : out std_logic_vector(2 downto 0);
     STAT_RX_UNICAST : out std_ulogic;
     STAT_RX_USER_PAUSE : out std_ulogic;
     STAT_RX_VLAN : out std_ulogic;
     STAT_RX_VL_DEMUXED : out std_logic_vector(19 downto 0);
     STAT_RX_VL_NUMBER_0 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_1 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_10 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_11 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_12 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_13 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_14 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_15 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_16 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_17 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_18 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_19 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_2 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_3 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_4 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_5 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_6 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_7 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_8 : out std_logic_vector(4 downto 0);
     STAT_RX_VL_NUMBER_9 : out std_logic_vector(4 downto 0);
     STAT_TX_BAD_FCS : out std_ulogic;
     STAT_TX_BROADCAST : out std_ulogic;
     STAT_TX_FRAME_ERROR : out std_ulogic;
     STAT_TX_LOCAL_FAULT : out std_ulogic;
     STAT_TX_MULTICAST : out std_ulogic;
     STAT_TX_PACKET_1024_1518_BYTES : out std_ulogic;
     STAT_TX_PACKET_128_255_BYTES : out std_ulogic;
     STAT_TX_PACKET_1519_1522_BYTES : out std_ulogic;
     STAT_TX_PACKET_1523_1548_BYTES : out std_ulogic;
     STAT_TX_PACKET_1549_2047_BYTES : out std_ulogic;
     STAT_TX_PACKET_2048_4095_BYTES : out std_ulogic;
     STAT_TX_PACKET_256_511_BYTES : out std_ulogic;
     STAT_TX_PACKET_4096_8191_BYTES : out std_ulogic;
     STAT_TX_PACKET_512_1023_BYTES : out std_ulogic;
     STAT_TX_PACKET_64_BYTES : out std_ulogic;
     STAT_TX_PACKET_65_127_BYTES : out std_ulogic;
     STAT_TX_PACKET_8192_9215_BYTES : out std_ulogic;
     STAT_TX_PACKET_LARGE : out std_ulogic;
     STAT_TX_PACKET_SMALL : out std_ulogic;
     STAT_TX_PAUSE : out std_ulogic;
     STAT_TX_PAUSE_VALID : out std_logic_vector(8 downto 0);
     STAT_TX_PTP_FIFO_READ_ERROR : out std_ulogic;
     STAT_TX_PTP_FIFO_WRITE_ERROR : out std_ulogic;
     STAT_TX_TOTAL_BYTES : out std_logic_vector(5 downto 0);
     STAT_TX_TOTAL_GOOD_BYTES : out std_logic_vector(13 downto 0);
     STAT_TX_TOTAL_GOOD_PACKETS : out std_ulogic;
     STAT_TX_TOTAL_PACKETS : out std_ulogic;
     STAT_TX_UNICAST : out std_ulogic;
     STAT_TX_USER_PAUSE : out std_ulogic;
     STAT_TX_VLAN : out std_ulogic;
     TX_OVFOUT : out std_ulogic;
     TX_PTP_PCSLANE_OUT : out std_logic_vector(4 downto 0);
     TX_PTP_TSTAMP_OUT : out std_logic_vector(79 downto 0);
     TX_PTP_TSTAMP_TAG_OUT : out std_logic_vector(15 downto 0);
     TX_PTP_TSTAMP_VALID_OUT : out std_ulogic;
     TX_RDYOUT : out std_ulogic;
     TX_SERDES_ALT_DATA0 : out std_logic_vector(15 downto 0);
     TX_SERDES_ALT_DATA1 : out std_logic_vector(15 downto 0);
     TX_SERDES_ALT_DATA2 : out std_logic_vector(15 downto 0);
     TX_SERDES_ALT_DATA3 : out std_logic_vector(15 downto 0);
     TX_SERDES_DATA0 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA1 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA2 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA3 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA4 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA5 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA6 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA7 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA8 : out std_logic_vector(31 downto 0);
     TX_SERDES_DATA9 : out std_logic_vector(31 downto 0);
     TX_UNFOUT : out std_ulogic;
     CTL_CAUI4_MODE : in std_ulogic;
     CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE : in std_ulogic;
     CTL_RSFEC_IEEE_ERROR_INDICATION_MODE : in std_ulogic;
     CTL_RX_CHECK_ETYPE_GCP : in std_ulogic;
     CTL_RX_CHECK_ETYPE_GPP : in std_ulogic;
     CTL_RX_CHECK_ETYPE_PCP : in std_ulogic;
     CTL_RX_CHECK_ETYPE_PPP : in std_ulogic;
     CTL_RX_CHECK_MCAST_GCP : in std_ulogic;
     CTL_RX_CHECK_MCAST_GPP : in std_ulogic;
     CTL_RX_CHECK_MCAST_PCP : in std_ulogic;
     CTL_RX_CHECK_MCAST_PPP : in std_ulogic;
     CTL_RX_CHECK_OPCODE_GCP : in std_ulogic;
     CTL_RX_CHECK_OPCODE_GPP : in std_ulogic;
     CTL_RX_CHECK_OPCODE_PCP : in std_ulogic;
     CTL_RX_CHECK_OPCODE_PPP : in std_ulogic;
     CTL_RX_CHECK_SA_GCP : in std_ulogic;
     CTL_RX_CHECK_SA_GPP : in std_ulogic;
     CTL_RX_CHECK_SA_PCP : in std_ulogic;
     CTL_RX_CHECK_SA_PPP : in std_ulogic;
     CTL_RX_CHECK_UCAST_GCP : in std_ulogic;
     CTL_RX_CHECK_UCAST_GPP : in std_ulogic;
     CTL_RX_CHECK_UCAST_PCP : in std_ulogic;
     CTL_RX_CHECK_UCAST_PPP : in std_ulogic;
     CTL_RX_ENABLE : in std_ulogic;
     CTL_RX_ENABLE_GCP : in std_ulogic;
     CTL_RX_ENABLE_GPP : in std_ulogic;
     CTL_RX_ENABLE_PCP : in std_ulogic;
     CTL_RX_ENABLE_PPP : in std_ulogic;
     CTL_RX_FORCE_RESYNC : in std_ulogic;
     CTL_RX_PAUSE_ACK : in std_logic_vector(8 downto 0);
     CTL_RX_PAUSE_ENABLE : in std_logic_vector(8 downto 0);
     CTL_RX_RSFEC_ENABLE : in std_ulogic;
     CTL_RX_RSFEC_ENABLE_CORRECTION : in std_ulogic;
     CTL_RX_RSFEC_ENABLE_INDICATION : in std_ulogic;
     CTL_RX_SYSTEMTIMERIN : in std_logic_vector(79 downto 0);
     CTL_RX_TEST_PATTERN : in std_ulogic;
     CTL_TX_ENABLE : in std_ulogic;
     CTL_TX_LANE0_VLM_BIP7_OVERRIDE : in std_ulogic;
     CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE : in std_logic_vector(7 downto 0);
     CTL_TX_PAUSE_ENABLE : in std_logic_vector(8 downto 0);
     CTL_TX_PAUSE_QUANTA0 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA1 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA2 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA3 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA4 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA5 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA6 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA7 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_QUANTA8 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER0 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER1 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER2 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER3 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER4 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER5 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER6 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER7 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REFRESH_TIMER8 : in std_logic_vector(15 downto 0);
     CTL_TX_PAUSE_REQ : in std_logic_vector(8 downto 0);
     CTL_TX_PTP_VLANE_ADJUST_MODE : in std_ulogic;
     CTL_TX_RESEND_PAUSE : in std_ulogic;
     CTL_TX_RSFEC_ENABLE : in std_ulogic;
     CTL_TX_SEND_IDLE : in std_ulogic;
     CTL_TX_SEND_LFI : in std_ulogic;
     CTL_TX_SEND_RFI : in std_ulogic;
     CTL_TX_SYSTEMTIMERIN : in std_logic_vector(79 downto 0);
     CTL_TX_TEST_PATTERN : in std_ulogic;
     DRP_ADDR : in std_logic_vector(9 downto 0);
     DRP_CLK : in std_ulogic;
     DRP_DI : in std_logic_vector(15 downto 0);
     DRP_EN : in std_ulogic;
     DRP_WE : in std_ulogic;
     RSFEC_BYPASS_RX_DIN : in std_logic_vector(329 downto 0);
     RSFEC_BYPASS_RX_DIN_CW_START : in std_ulogic;
     RSFEC_BYPASS_TX_DIN : in std_logic_vector(329 downto 0);
     RSFEC_BYPASS_TX_DIN_CW_START : in std_ulogic;
     RX_CLK : in std_ulogic;
     RX_RESET : in std_ulogic;
     RX_SERDES_ALT_DATA0 : in std_logic_vector(15 downto 0);
     RX_SERDES_ALT_DATA1 : in std_logic_vector(15 downto 0);
     RX_SERDES_ALT_DATA2 : in std_logic_vector(15 downto 0);
     RX_SERDES_ALT_DATA3 : in std_logic_vector(15 downto 0);
     RX_SERDES_CLK : in std_logic_vector(9 downto 0);
     RX_SERDES_DATA0 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA1 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA2 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA3 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA4 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA5 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA6 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA7 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA8 : in std_logic_vector(31 downto 0);
     RX_SERDES_DATA9 : in std_logic_vector(31 downto 0);
     RX_SERDES_RESET : in std_logic_vector(9 downto 0);
     TX_CLK : in std_ulogic;
     TX_DATAIN0 : in std_logic_vector(127 downto 0);
     TX_DATAIN1 : in std_logic_vector(127 downto 0);
     TX_DATAIN2 : in std_logic_vector(127 downto 0);
     TX_DATAIN3 : in std_logic_vector(127 downto 0);
     TX_ENAIN0 : in std_ulogic;
     TX_ENAIN1 : in std_ulogic;
     TX_ENAIN2 : in std_ulogic;
     TX_ENAIN3 : in std_ulogic;
     TX_EOPIN0 : in std_ulogic;
     TX_EOPIN1 : in std_ulogic;
     TX_EOPIN2 : in std_ulogic;
     TX_EOPIN3 : in std_ulogic;
     TX_ERRIN0 : in std_ulogic;
     TX_ERRIN1 : in std_ulogic;
     TX_ERRIN2 : in std_ulogic;
     TX_ERRIN3 : in std_ulogic;
     TX_MTYIN0 : in std_logic_vector(3 downto 0);
     TX_MTYIN1 : in std_logic_vector(3 downto 0);
     TX_MTYIN2 : in std_logic_vector(3 downto 0);
     TX_MTYIN3 : in std_logic_vector(3 downto 0);
     TX_PREIN : in std_logic_vector(55 downto 0);
     TX_PTP_1588OP_IN : in std_logic_vector(1 downto 0);
     TX_PTP_CHKSUM_OFFSET_IN : in std_logic_vector(15 downto 0);
     TX_PTP_RXTSTAMP_IN : in std_logic_vector(63 downto 0);
     TX_PTP_TAG_FIELD_IN : in std_logic_vector(15 downto 0);
     TX_PTP_TSTAMP_OFFSET_IN : in std_logic_vector(15 downto 0);
     TX_PTP_UPD_CHKSUM_IN : in std_ulogic;
     TX_RESET : in std_ulogic;
     TX_SOPIN0 : in std_ulogic;
     TX_SOPIN1 : in std_ulogic;
     TX_SOPIN2 : in std_ulogic;
     TX_SOPIN3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  CMACE4 : component is "PRIMITIVE";

----- component DCIRESET -----
component DCIRESET
  port (
     LOCKED : out std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DCIRESET : component is "PRIMITIVE";

----- component DCM -----
component DCM
  generic (
     CLKDV_DIVIDE : real := 2.0;
     CLKFX_DIVIDE : integer := 1;
     CLKFX_MULTIPLY : integer := 4;
     CLKIN_DIVIDE_BY_2 : boolean := false;
     CLKIN_PERIOD : real := 10.0;
     CLKOUT_PHASE_SHIFT : string := "NONE";
     CLK_FEEDBACK : string := "1X";
     DESKEW_ADJUST : string := "SYSTEM_SYNCHRONOUS";
     DFS_FREQUENCY_MODE : string := "LOW";
     DLL_FREQUENCY_MODE : string := "LOW";
     DSS_MODE : string := "NONE";
     DUTY_CYCLE_CORRECTION : boolean := true;
     FACTORY_JF : bit_vector := X"C080";
     PHASE_SHIFT : integer := 0;
     SIM_MODE : string := "SAFE";
     STARTUP_WAIT : boolean := false
  );
  port (
     CLK0 : out std_ulogic := '0';
     CLK180 : out std_ulogic := '0';
     CLK270 : out std_ulogic := '0';
     CLK2X : out std_ulogic := '0';
     CLK2X180 : out std_ulogic := '0';
     CLK90 : out std_ulogic := '0';
     CLKDV : out std_ulogic := '0';
     CLKFX : out std_ulogic := '0';
     CLKFX180 : out std_ulogic := '0';
     LOCKED : out std_ulogic := '0';
     PSDONE : out std_ulogic := '0';
     STATUS : out std_logic_vector(7 downto 0) := "00000000";
     CLKFB : in std_ulogic := '0';
     CLKIN : in std_ulogic := '0';
     DSSEN : in std_ulogic := '0';
     PSCLK : in std_ulogic := '0';
     PSEN : in std_ulogic := '0';
     PSINCDEC : in std_ulogic := '0';
     RST : in std_ulogic := '0'
  );
end component;
attribute BOX_TYPE of
  DCM : component is "PRIMITIVE";

----- component DCM_ADV -----
component DCM_ADV
  generic (
     CLKDV_DIVIDE : real := 2.0;
     CLKFX_DIVIDE : integer := 1;
     CLKFX_MULTIPLY : integer := 4;
     CLKIN_DIVIDE_BY_2 : boolean := false;
     CLKIN_PERIOD : real := 10.0;
     CLKOUT_PHASE_SHIFT : string := "NONE";
     CLK_FEEDBACK : string := "1X";
     DCM_AUTOCALIBRATION : boolean := true;
     DCM_PERFORMANCE_MODE : string := "MAX_SPEED";
     DESKEW_ADJUST : string := "SYSTEM_SYNCHRONOUS";
     DFS_FREQUENCY_MODE : string := "LOW";
     DLL_FREQUENCY_MODE : string := "LOW";
     DUTY_CYCLE_CORRECTION : boolean := true;
     FACTORY_JF : bit_vector := X"F0F0";
     PHASE_SHIFT : integer := 0;
     SIM_DEVICE : string := "VIRTEX4";
     STARTUP_WAIT : boolean := false
  );
  port (
     CLK0 : out std_ulogic := '0';
     CLK180 : out std_ulogic := '0';
     CLK270 : out std_ulogic := '0';
     CLK2X : out std_ulogic := '0';
     CLK2X180 : out std_ulogic := '0';
     CLK90 : out std_ulogic := '0';
     CLKDV : out std_ulogic := '0';
     CLKFX : out std_ulogic := '0';
     CLKFX180 : out std_ulogic := '0';
     DO : out std_logic_vector(15 downto 0) := "0000000000000000";
     DRDY : out std_ulogic := '0';
     LOCKED : out std_ulogic := '0';
     PSDONE : out std_ulogic := '0';
     CLKFB : in std_ulogic := '0';
     CLKIN : in std_ulogic := '0';
     DADDR : in std_logic_vector(6 downto 0) := "0000000";
     DCLK : in std_ulogic := '0';
     DEN : in std_ulogic := '0';
     DI : in std_logic_vector(15 downto 0) := "0000000000000000";
     DWE : in std_ulogic := '0';
     PSCLK : in std_ulogic := '0';
     PSEN : in std_ulogic := '0';
     PSINCDEC : in std_ulogic := '0';
     RST : in std_ulogic := '0'
  );
end component;
attribute BOX_TYPE of
  DCM_ADV : component is "PRIMITIVE";

----- component DCM_BASE -----
component DCM_BASE
  generic (
     CLKDV_DIVIDE : real := 2.0;
     CLKFX_DIVIDE : integer := 1;
     CLKFX_MULTIPLY : integer := 4;
     CLKIN_DIVIDE_BY_2 : boolean := FALSE;
     CLKIN_PERIOD : real := 10.0;
     CLKOUT_PHASE_SHIFT : string := "NONE";
     CLK_FEEDBACK : string := "1X";
     DCM_AUTOCALIBRATION : boolean := TRUE;
     DCM_PERFORMANCE_MODE : string := "MAX_SPEED";
     DESKEW_ADJUST : string := "SYSTEM_SYNCHRONOUS";
     DFS_FREQUENCY_MODE : string := "LOW";
     DLL_FREQUENCY_MODE : string := "LOW";
     DUTY_CYCLE_CORRECTION : boolean := TRUE;
     FACTORY_JF : bit_vector := X"F0F0";
     PHASE_SHIFT : integer := 0;
     STARTUP_WAIT : boolean := false
  );
  port (
     CLK0 : out std_ulogic;
     CLK180 : out std_ulogic;
     CLK270 : out std_ulogic;
     CLK2X : out std_ulogic;
     CLK2X180 : out std_ulogic;
     CLK90 : out std_ulogic;
     CLKDV : out std_ulogic;
     CLKFX : out std_ulogic;
     CLKFX180 : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFB : in std_ulogic;
     CLKIN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DCM_BASE : component is "PRIMITIVE";

----- component DCM_PS -----
component DCM_PS
  generic (
     CLKDV_DIVIDE : real := 2.0;
     CLKFX_DIVIDE : integer := 1;
     CLKFX_MULTIPLY : integer := 4;
     CLKIN_DIVIDE_BY_2 : boolean := FALSE;
     CLKIN_PERIOD : real := 10.0;
     CLKOUT_PHASE_SHIFT : string := "NONE";
     CLK_FEEDBACK : string := "1X";
     DCM_AUTOCALIBRATION : boolean := TRUE;
     DCM_PERFORMANCE_MODE : string := "MAX_SPEED";
     DESKEW_ADJUST : string := "SYSTEM_SYNCHRONOUS";
     DFS_FREQUENCY_MODE : string := "LOW";
     DLL_FREQUENCY_MODE : string := "LOW";
     DUTY_CYCLE_CORRECTION : boolean := TRUE;
     FACTORY_JF : bit_vector := X"F0F0";
     PHASE_SHIFT : integer := 0;
     STARTUP_WAIT : boolean := FALSE
  );
  port (
     CLK0 : out std_ulogic;
     CLK180 : out std_ulogic;
     CLK270 : out std_ulogic;
     CLK2X : out std_ulogic;
     CLK2X180 : out std_ulogic;
     CLK90 : out std_ulogic;
     CLKDV : out std_ulogic;
     CLKFX : out std_ulogic;
     CLKFX180 : out std_ulogic;
     DO : out std_logic_vector(15 downto 0);
     LOCKED : out std_ulogic;
     PSDONE : out std_ulogic;
     CLKFB : in std_ulogic;
     CLKIN : in std_ulogic;
     PSCLK : in std_ulogic;
     PSEN : in std_ulogic;
     PSINCDEC : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DCM_PS : component is "PRIMITIVE";

----- component DCM_SP -----
component DCM_SP
  generic (
     CLKDV_DIVIDE : real := 2.0;
     CLKFX_DIVIDE : integer := 1;
     CLKFX_MULTIPLY : integer := 4;
     CLKIN_DIVIDE_BY_2 : boolean := false;
     CLKIN_PERIOD : real := 10.0;
     CLKOUT_PHASE_SHIFT : string := "NONE";
     CLK_FEEDBACK : string := "1X";
     DESKEW_ADJUST : string := "SYSTEM_SYNCHRONOUS";
     DFS_FREQUENCY_MODE : string := "LOW";
     DLL_FREQUENCY_MODE : string := "LOW";
     DSS_MODE : string := "NONE";
     DUTY_CYCLE_CORRECTION : boolean := true;
     FACTORY_JF : bit_vector := X"C080";
     PHASE_SHIFT : integer := 0;
     STARTUP_WAIT : boolean := false
  );
  port (
     CLK0 : out std_ulogic := '0';
     CLK180 : out std_ulogic := '0';
     CLK270 : out std_ulogic := '0';
     CLK2X : out std_ulogic := '0';
     CLK2X180 : out std_ulogic := '0';
     CLK90 : out std_ulogic := '0';
     CLKDV : out std_ulogic := '0';
     CLKFX : out std_ulogic := '0';
     CLKFX180 : out std_ulogic := '0';
     LOCKED : out std_ulogic := '0';
     PSDONE : out std_ulogic := '0';
     STATUS : out std_logic_vector(7 downto 0) := "00000000";
     CLKFB : in std_ulogic := '0';
     CLKIN : in std_ulogic := '0';
     DSSEN : in std_ulogic := '0';
     PSCLK : in std_ulogic := '0';
     PSEN : in std_ulogic := '0';
     PSINCDEC : in std_ulogic := '0';
     RST : in std_ulogic := '0'
  );
end component;
attribute BOX_TYPE of
  DCM_SP : component is "PRIMITIVE";

----- component DIFFINBUF -----
component DIFFINBUF
  generic (
     DIFF_TERM : boolean := FALSE;
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     ISTANDARD : string := "UNUSED";
     SIM_INPUT_BUFFER_OFFSET : integer := 0
  );
  port (
     O : out std_ulogic;
     O_B : out std_ulogic;
     DIFF_IN_N : in std_ulogic;
     DIFF_IN_P : in std_ulogic;
     OSC : in std_logic_vector(3 downto 0);
     OSC_EN : in std_logic_vector(1 downto 0);
     VREF : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DIFFINBUF : component is "PRIMITIVE";

----- component DNA_PORT -----
component DNA_PORT
  generic (
     SIM_DNA_VALUE : bit_vector := X"000000000000000"
  );
  port (
     DOUT : out std_ulogic;
     CLK : in std_ulogic;
     DIN : in std_ulogic;
     READ : in std_ulogic;
     SHIFT : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DNA_PORT : component is "PRIMITIVE";

----- component DNA_PORTE2 -----
component DNA_PORTE2
  generic (
     SIM_DNA_VALUE : std_logic_vector(95 downto 0) := X"000000000000000000000000"
  );
  port (
     DOUT : out std_ulogic;
     CLK : in std_ulogic;
     DIN : in std_ulogic;
     READ : in std_ulogic;
     SHIFT : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DNA_PORTE2 : component is "PRIMITIVE";

----- component DPHY_DIFFINBUF -----
component DPHY_DIFFINBUF
  generic (
     DIFF_TERM : boolean := TRUE;
     ISTANDARD : string := "DEFAULT"
  );
  port (
     HSRX_O : out std_ulogic;
     LPRX_O_N : out std_ulogic;
     LPRX_O_P : out std_ulogic;
     HSRX_DISABLE : in std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic;
     LPRX_DISABLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DPHY_DIFFINBUF : component is "PRIMITIVE";

----- component DSP48 -----
component DSP48
  generic (
     AREG : integer := 1;
     BREG : integer := 1;
     B_INPUT : string := "DIRECT";
     CARRYINREG : integer := 1;
     CARRYINSELREG : integer := 1;
     CREG : integer := 1;
     LEGACY_MODE : string := "MULT18X18S";
     MREG : integer := 1;
     OPMODEREG : integer := 1;
     PREG : integer := 1;
     SUBTRACTREG : integer := 1
  );
  port (
     BCOUT : out std_logic_vector(17 downto 0);
     P : out std_logic_vector(47 downto 0);
     PCOUT : out std_logic_vector(47 downto 0);
     A : in std_logic_vector(17 downto 0);
     B : in std_logic_vector(17 downto 0);
     BCIN : in std_logic_vector(17 downto 0);
     C : in std_logic_vector(47 downto 0);
     CARRYIN : in std_ulogic;
     CARRYINSEL : in std_logic_vector(1 downto 0);
     CEA : in std_ulogic;
     CEB : in std_ulogic;
     CEC : in std_ulogic;
     CECARRYIN : in std_ulogic;
     CECINSUB : in std_ulogic;
     CECTRL : in std_ulogic;
     CEM : in std_ulogic;
     CEP : in std_ulogic;
     CLK : in std_ulogic;
     OPMODE : in std_logic_vector(6 downto 0);
     PCIN : in std_logic_vector(47 downto 0);
     RSTA : in std_ulogic;
     RSTB : in std_ulogic;
     RSTC : in std_ulogic;
     RSTCARRYIN : in std_ulogic;
     RSTCTRL : in std_ulogic;
     RSTM : in std_ulogic;
     RSTP : in std_ulogic;
     SUBTRACT : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DSP48 : component is "PRIMITIVE";

----- component DSP48A -----
component DSP48A
  generic (
     A0REG : integer := 0;
     A1REG : integer := 1;
     B0REG : integer := 0;
     B1REG : integer := 1;
     CARRYINREG : integer := 1;
     CARRYINSEL : string := "CARRYIN";
     CREG : integer := 1;
     DREG : integer := 1;
     MREG : integer := 1;
     OPMODEREG : integer := 1;
     PREG : integer := 1;
     RSTTYPE : string := "SYNC"
  );
  port (
     BCOUT : out std_logic_vector(17 downto 0);
     CARRYOUT : out std_ulogic;
     P : out std_logic_vector(47 downto 0);
     PCOUT : out std_logic_vector(47 downto 0);
     A : in std_logic_vector(17 downto 0);
     B : in std_logic_vector(17 downto 0);
     C : in std_logic_vector(47 downto 0);
     CARRYIN : in std_ulogic;
     CEA : in std_ulogic;
     CEB : in std_ulogic;
     CEC : in std_ulogic;
     CECARRYIN : in std_ulogic;
     CED : in std_ulogic;
     CEM : in std_ulogic;
     CEOPMODE : in std_ulogic;
     CEP : in std_ulogic;
     CLK : in std_ulogic;
     D : in std_logic_vector(17 downto 0);
     OPMODE : in std_logic_vector(7 downto 0);
     PCIN : in std_logic_vector(47 downto 0);
     RSTA : in std_ulogic;
     RSTB : in std_ulogic;
     RSTC : in std_ulogic;
     RSTCARRYIN : in std_ulogic;
     RSTD : in std_ulogic;
     RSTM : in std_ulogic;
     RSTOPMODE : in std_ulogic;
     RSTP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DSP48A : component is "PRIMITIVE";

----- component DSP48A1 -----
component DSP48A1
  generic (
     A0REG : integer := 0;
     A1REG : integer := 1;
     B0REG : integer := 0;
     B1REG : integer := 1;
     CARRYINREG : integer := 1;
     CARRYINSEL : string := "OPMODE5";
     CARRYOUTREG : integer := 1;
     CREG : integer := 1;
     DREG : integer := 1;
     MREG : integer := 1;
     OPMODEREG : integer := 1;
     PREG : integer := 1;
     RSTTYPE : string := "SYNC"
  );
  port (
     BCOUT : out std_logic_vector(17 downto 0);
     CARRYOUT : out std_ulogic;
     CARRYOUTF : out std_ulogic;
     M : out std_logic_vector(35 downto 0);
     P : out std_logic_vector(47 downto 0);
     PCOUT : out std_logic_vector(47 downto 0);
     A : in std_logic_vector(17 downto 0);
     B : in std_logic_vector(17 downto 0);
     C : in std_logic_vector(47 downto 0);
     CARRYIN : in std_ulogic := 'L';
     CEA : in std_ulogic;
     CEB : in std_ulogic;
     CEC : in std_ulogic;
     CECARRYIN : in std_ulogic;
     CED : in std_ulogic;
     CEM : in std_ulogic;
     CEOPMODE : in std_ulogic;
     CEP : in std_ulogic;
     CLK : in std_ulogic;
     D : in std_logic_vector(17 downto 0);
     OPMODE : in std_logic_vector(7 downto 0);
     PCIN : in std_logic_vector(47 downto 0) := (others => 'L');
     RSTA : in std_ulogic;
     RSTB : in std_ulogic;
     RSTC : in std_ulogic;
     RSTCARRYIN : in std_ulogic;
     RSTD : in std_ulogic;
     RSTM : in std_ulogic;
     RSTOPMODE : in std_ulogic;
     RSTP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DSP48A1 : component is "PRIMITIVE";

----- component DSP48E -----
component DSP48E
  generic (
     ACASCREG : integer := 1;
     ALUMODEREG : integer := 1;
     AREG : integer := 1;
     AUTORESET_PATTERN_DETECT : boolean := FALSE;
     AUTORESET_PATTERN_DETECT_OPTINV : string := "MATCH";
     A_INPUT : string := "DIRECT";
     BCASCREG : integer := 1;
     BREG : integer := 1;
     B_INPUT : string := "DIRECT";
     CARRYINREG : integer := 1;
     CARRYINSELREG : integer := 1;
     CREG : integer := 1;
     MASK : bit_vector := X"3FFFFFFFFFFF";
     MREG : integer := 1;
     MULTCARRYINREG : integer := 1;
     OPMODEREG : integer := 1;
     PATTERN : bit_vector := X"000000000000";
     PREG : integer := 1;
     SEL_MASK : string := "MASK";
     SEL_PATTERN : string := "PATTERN";
     SEL_ROUNDING_MASK : string := "SEL_MASK";
     SIM_MODE : string := "SAFE";
     USE_MULT : string := "MULT_S";
     USE_PATTERN_DETECT : string := "NO_PATDET";
     USE_SIMD : string := "ONE48"
  );
  port (
     ACOUT : out std_logic_vector(29 downto 0);
     BCOUT : out std_logic_vector(17 downto 0);
     CARRYCASCOUT : out std_ulogic;
     CARRYOUT : out std_logic_vector(3 downto 0);
     MULTSIGNOUT : out std_ulogic;
     OVERFLOW : out std_ulogic;
     P : out std_logic_vector(47 downto 0);
     PATTERNBDETECT : out std_ulogic;
     PATTERNDETECT : out std_ulogic;
     PCOUT : out std_logic_vector(47 downto 0);
     UNDERFLOW : out std_ulogic;
     A : in std_logic_vector(29 downto 0);
     ACIN : in std_logic_vector(29 downto 0);
     ALUMODE : in std_logic_vector(3 downto 0);
     B : in std_logic_vector(17 downto 0);
     BCIN : in std_logic_vector(17 downto 0);
     C : in std_logic_vector(47 downto 0);
     CARRYCASCIN : in std_ulogic;
     CARRYIN : in std_ulogic;
     CARRYINSEL : in std_logic_vector(2 downto 0);
     CEA1 : in std_ulogic;
     CEA2 : in std_ulogic;
     CEALUMODE : in std_ulogic;
     CEB1 : in std_ulogic;
     CEB2 : in std_ulogic;
     CEC : in std_ulogic;
     CECARRYIN : in std_ulogic;
     CECTRL : in std_ulogic;
     CEM : in std_ulogic;
     CEMULTCARRYIN : in std_ulogic;
     CEP : in std_ulogic;
     CLK : in std_ulogic;
     MULTSIGNIN : in std_ulogic;
     OPMODE : in std_logic_vector(6 downto 0);
     PCIN : in std_logic_vector(47 downto 0);
     RSTA : in std_ulogic;
     RSTALLCARRYIN : in std_ulogic;
     RSTALUMODE : in std_ulogic;
     RSTB : in std_ulogic;
     RSTC : in std_ulogic;
     RSTCTRL : in std_ulogic;
     RSTM : in std_ulogic;
     RSTP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DSP48E : component is "PRIMITIVE";

----- component DSP48E1 -----
component DSP48E1
  generic (
     ACASCREG : integer := 1;
     ADREG : integer := 1;
     ALUMODEREG : integer := 1;
     AREG : integer := 1;
     AUTORESET_PATDET : string := "NO_RESET";
     A_INPUT : string := "DIRECT";
     BCASCREG : integer := 1;
     BREG : integer := 1;
     B_INPUT : string := "DIRECT";
     CARRYINREG : integer := 1;
     CARRYINSELREG : integer := 1;
     CREG : integer := 1;
     DREG : integer := 1;
     INMODEREG : integer := 1;
     IS_ALUMODE_INVERTED : std_logic_vector (3 downto 0) := "0000";
     IS_CARRYIN_INVERTED : bit := '0';
     IS_CLK_INVERTED : bit := '0';
     IS_INMODE_INVERTED : std_logic_vector (4 downto 0) := "00000";
     IS_OPMODE_INVERTED : std_logic_vector (6 downto 0) := "0000000";
     MASK : bit_vector := X"3FFFFFFFFFFF";
     MREG : integer := 1;
     OPMODEREG : integer := 1;
     PATTERN : bit_vector := X"000000000000";
     PREG : integer := 1;
     SEL_MASK : string := "MASK";
     SEL_PATTERN : string := "PATTERN";
     USE_DPORT : boolean := FALSE;
     USE_MULT : string := "MULTIPLY";
     USE_PATTERN_DETECT : string := "NO_PATDET";
     USE_SIMD : string := "ONE48"
  );
  port (
     ACOUT : out std_logic_vector(29 downto 0);
     BCOUT : out std_logic_vector(17 downto 0);
     CARRYCASCOUT : out std_ulogic;
     CARRYOUT : out std_logic_vector(3 downto 0);
     MULTSIGNOUT : out std_ulogic;
     OVERFLOW : out std_ulogic;
     P : out std_logic_vector(47 downto 0);
     PATTERNBDETECT : out std_ulogic;
     PATTERNDETECT : out std_ulogic;
     PCOUT : out std_logic_vector(47 downto 0);
     UNDERFLOW : out std_ulogic;
     A : in std_logic_vector(29 downto 0);
     ACIN : in std_logic_vector(29 downto 0);
     ALUMODE : in std_logic_vector(3 downto 0);
     B : in std_logic_vector(17 downto 0);
     BCIN : in std_logic_vector(17 downto 0);
     C : in std_logic_vector(47 downto 0);
     CARRYCASCIN : in std_ulogic;
     CARRYIN : in std_ulogic;
     CARRYINSEL : in std_logic_vector(2 downto 0);
     CEA1 : in std_ulogic;
     CEA2 : in std_ulogic;
     CEAD : in std_ulogic;
     CEALUMODE : in std_ulogic;
     CEB1 : in std_ulogic;
     CEB2 : in std_ulogic;
     CEC : in std_ulogic;
     CECARRYIN : in std_ulogic;
     CECTRL : in std_ulogic;
     CED : in std_ulogic;
     CEINMODE : in std_ulogic;
     CEM : in std_ulogic;
     CEP : in std_ulogic;
     CLK : in std_ulogic;
     D : in std_logic_vector(24 downto 0);
     INMODE : in std_logic_vector(4 downto 0);
     MULTSIGNIN : in std_ulogic;
     OPMODE : in std_logic_vector(6 downto 0);
     PCIN : in std_logic_vector(47 downto 0);
     RSTA : in std_ulogic;
     RSTALLCARRYIN : in std_ulogic;
     RSTALUMODE : in std_ulogic;
     RSTB : in std_ulogic;
     RSTC : in std_ulogic;
     RSTCTRL : in std_ulogic;
     RSTD : in std_ulogic;
     RSTINMODE : in std_ulogic;
     RSTM : in std_ulogic;
     RSTP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DSP48E1 : component is "PRIMITIVE";

----- component DSP48E2 -----
component DSP48E2
  generic (
     ACASCREG : integer := 1;
     ADREG : integer := 1;
     ALUMODEREG : integer := 1;
     AMULTSEL : string := "A";
     AREG : integer := 1;
     AUTORESET_PATDET : string := "NO_RESET";
     AUTORESET_PRIORITY : string := "RESET";
     A_INPUT : string := "DIRECT";
     BCASCREG : integer := 1;
     BMULTSEL : string := "B";
     BREG : integer := 1;
     B_INPUT : string := "DIRECT";
     CARRYINREG : integer := 1;
     CARRYINSELREG : integer := 1;
     CREG : integer := 1;
     DREG : integer := 1;
     INMODEREG : integer := 1;
     IS_ALUMODE_INVERTED : std_logic_vector(3 downto 0) := "0000";
     IS_CARRYIN_INVERTED : bit := '0';
     IS_CLK_INVERTED : bit := '0';
     IS_INMODE_INVERTED : std_logic_vector(4 downto 0) := "00000";
     IS_OPMODE_INVERTED : std_logic_vector(8 downto 0) := "000000000";
     IS_RSTALLCARRYIN_INVERTED : bit := '0';
     IS_RSTALUMODE_INVERTED : bit := '0';
     IS_RSTA_INVERTED : bit := '0';
     IS_RSTB_INVERTED : bit := '0';
     IS_RSTCTRL_INVERTED : bit := '0';
     IS_RSTC_INVERTED : bit := '0';
     IS_RSTD_INVERTED : bit := '0';
     IS_RSTINMODE_INVERTED : bit := '0';
     IS_RSTM_INVERTED : bit := '0';
     IS_RSTP_INVERTED : bit := '0';
     MASK : std_logic_vector(47 downto 0) := X"3FFFFFFFFFFF";
     MREG : integer := 1;
     OPMODEREG : integer := 1;
     PATTERN : std_logic_vector(47 downto 0) := X"000000000000";
     PREADDINSEL : string := "A";
     PREG : integer := 1;
     RND : std_logic_vector(47 downto 0) := X"000000000000";
     SEL_MASK : string := "MASK";
     SEL_PATTERN : string := "PATTERN";
     USE_MULT : string := "MULTIPLY";
     USE_PATTERN_DETECT : string := "NO_PATDET";
     USE_SIMD : string := "ONE48";
     USE_WIDEXOR : string := "FALSE";
     XORSIMD : string := "XOR24_48_96"
  );
  port (
     ACOUT : out std_logic_vector(29 downto 0);
     BCOUT : out std_logic_vector(17 downto 0);
     CARRYCASCOUT : out std_ulogic;
     CARRYOUT : out std_logic_vector(3 downto 0);
     MULTSIGNOUT : out std_ulogic;
     OVERFLOW : out std_ulogic;
     P : out std_logic_vector(47 downto 0);
     PATTERNBDETECT : out std_ulogic;
     PATTERNDETECT : out std_ulogic;
     PCOUT : out std_logic_vector(47 downto 0);
     UNDERFLOW : out std_ulogic;
     XOROUT : out std_logic_vector(7 downto 0);
     A : in std_logic_vector(29 downto 0);
     ACIN : in std_logic_vector(29 downto 0);
     ALUMODE : in std_logic_vector(3 downto 0);
     B : in std_logic_vector(17 downto 0);
     BCIN : in std_logic_vector(17 downto 0);
     C : in std_logic_vector(47 downto 0);
     CARRYCASCIN : in std_ulogic;
     CARRYIN : in std_ulogic;
     CARRYINSEL : in std_logic_vector(2 downto 0);
     CEA1 : in std_ulogic;
     CEA2 : in std_ulogic;
     CEAD : in std_ulogic;
     CEALUMODE : in std_ulogic;
     CEB1 : in std_ulogic;
     CEB2 : in std_ulogic;
     CEC : in std_ulogic;
     CECARRYIN : in std_ulogic;
     CECTRL : in std_ulogic;
     CED : in std_ulogic;
     CEINMODE : in std_ulogic;
     CEM : in std_ulogic;
     CEP : in std_ulogic;
     CLK : in std_ulogic;
     D : in std_logic_vector(26 downto 0);
     INMODE : in std_logic_vector(4 downto 0);
     MULTSIGNIN : in std_ulogic;
     OPMODE : in std_logic_vector(8 downto 0);
     PCIN : in std_logic_vector(47 downto 0);
     RSTA : in std_ulogic;
     RSTALLCARRYIN : in std_ulogic;
     RSTALUMODE : in std_ulogic;
     RSTB : in std_ulogic;
     RSTC : in std_ulogic;
     RSTCTRL : in std_ulogic;
     RSTD : in std_ulogic;
     RSTINMODE : in std_ulogic;
     RSTM : in std_ulogic;
     RSTP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DSP48E2 : component is "PRIMITIVE";

----- component DSP_ALU -----
component DSP_ALU
  generic (
     ALUMODEREG : integer := 1;
     CARRYINREG : integer := 1;
     CARRYINSELREG : integer := 1;
     IS_ALUMODE_INVERTED : std_logic_vector(3 downto 0) := "0000";
     IS_CARRYIN_INVERTED : bit := '0';
     IS_CLK_INVERTED : bit := '0';
     IS_OPMODE_INVERTED : std_logic_vector(8 downto 0) := "000000000";
     IS_RSTALLCARRYIN_INVERTED : bit := '0';
     IS_RSTALUMODE_INVERTED : bit := '0';
     IS_RSTCTRL_INVERTED : bit := '0';
     MREG : integer := 1;
     OPMODEREG : integer := 1;
     RND : std_logic_vector(47 downto 0) := X"000000000000";
     USE_SIMD : string := "ONE48";
     USE_WIDEXOR : string := "FALSE";
     XORSIMD : string := "XOR24_48_96"
  );
  port (
     ALUMODE10 : out std_ulogic;
     ALU_OUT : out std_logic_vector(47 downto 0);
     COUT : out std_logic_vector(3 downto 0);
     MULTSIGN_ALU : out std_ulogic;
     XOR_MX : out std_logic_vector(7 downto 0);
     ALUMODE : in std_logic_vector(3 downto 0);
     AMULT26 : in std_ulogic;
     A_ALU : in std_logic_vector(29 downto 0);
     BMULT17 : in std_ulogic;
     B_ALU : in std_logic_vector(17 downto 0);
     CARRYCASCIN : in std_ulogic;
     CARRYIN : in std_ulogic;
     CARRYINSEL : in std_logic_vector(2 downto 0);
     CCOUT : in std_ulogic;
     CEALUMODE : in std_ulogic;
     CECARRYIN : in std_ulogic;
     CECTRL : in std_ulogic;
     CEM : in std_ulogic;
     CLK : in std_ulogic;
     C_DATA : in std_logic_vector(47 downto 0);
     MULTSIGNIN : in std_ulogic;
     OPMODE : in std_logic_vector(8 downto 0);
     PCIN : in std_logic_vector(47 downto 0);
     P_FDBK : in std_logic_vector(47 downto 0);
     P_FDBK_47 : in std_ulogic;
     RSTALLCARRYIN : in std_ulogic;
     RSTALUMODE : in std_ulogic;
     RSTCTRL : in std_ulogic;
     U_DATA : in std_logic_vector(44 downto 0);
     V_DATA : in std_logic_vector(44 downto 0)
  );
end component;
attribute BOX_TYPE of
  DSP_ALU : component is "PRIMITIVE";

----- component DSP_A_B_DATA -----
component DSP_A_B_DATA
  generic (
     ACASCREG : integer := 1;
     AREG : integer := 1;
     A_INPUT : string := "DIRECT";
     BCASCREG : integer := 1;
     BREG : integer := 1;
     B_INPUT : string := "DIRECT";
     IS_CLK_INVERTED : bit := '0';
     IS_RSTA_INVERTED : bit := '0';
     IS_RSTB_INVERTED : bit := '0'
  );
  port (
     A1_DATA : out std_logic_vector(26 downto 0);
     A2_DATA : out std_logic_vector(26 downto 0);
     ACOUT : out std_logic_vector(29 downto 0);
     A_ALU : out std_logic_vector(29 downto 0);
     B1_DATA : out std_logic_vector(17 downto 0);
     B2_DATA : out std_logic_vector(17 downto 0);
     BCOUT : out std_logic_vector(17 downto 0);
     B_ALU : out std_logic_vector(17 downto 0);
     A : in std_logic_vector(29 downto 0);
     ACIN : in std_logic_vector(29 downto 0);
     B : in std_logic_vector(17 downto 0);
     BCIN : in std_logic_vector(17 downto 0);
     CEA1 : in std_ulogic;
     CEA2 : in std_ulogic;
     CEB1 : in std_ulogic;
     CEB2 : in std_ulogic;
     CLK : in std_ulogic;
     RSTA : in std_ulogic;
     RSTB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DSP_A_B_DATA : component is "PRIMITIVE";

----- component DSP_C_DATA -----
component DSP_C_DATA
  generic (
     CREG : integer := 1;
     IS_CLK_INVERTED : bit := '0';
     IS_RSTC_INVERTED : bit := '0'
  );
  port (
     C_DATA : out std_logic_vector(47 downto 0);
     C : in std_logic_vector(47 downto 0);
     CEC : in std_ulogic;
     CLK : in std_ulogic;
     RSTC : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DSP_C_DATA : component is "PRIMITIVE";

----- component DSP_MULTIPLIER -----
component DSP_MULTIPLIER
  generic (
     AMULTSEL : string := "A";
     BMULTSEL : string := "B";
     USE_MULT : string := "MULTIPLY"
  );
  port (
     AMULT26 : out std_ulogic;
     BMULT17 : out std_ulogic;
     U : out std_logic_vector(44 downto 0);
     V : out std_logic_vector(44 downto 0);
     A2A1 : in std_logic_vector(26 downto 0);
     AD_DATA : in std_logic_vector(26 downto 0);
     B2B1 : in std_logic_vector(17 downto 0)
  );
end component;
attribute BOX_TYPE of
  DSP_MULTIPLIER : component is "PRIMITIVE";

----- component DSP_M_DATA -----
component DSP_M_DATA
  generic (
     IS_CLK_INVERTED : bit := '0';
     IS_RSTM_INVERTED : bit := '0';
     MREG : integer := 1
  );
  port (
     U_DATA : out std_logic_vector(44 downto 0);
     V_DATA : out std_logic_vector(44 downto 0);
     CEM : in std_ulogic;
     CLK : in std_ulogic;
     RSTM : in std_ulogic;
     U : in std_logic_vector(44 downto 0);
     V : in std_logic_vector(44 downto 0)
  );
end component;
attribute BOX_TYPE of
  DSP_M_DATA : component is "PRIMITIVE";

----- component DSP_OUTPUT -----
component DSP_OUTPUT
  generic (
     AUTORESET_PATDET : string := "NO_RESET";
     AUTORESET_PRIORITY : string := "RESET";
     IS_CLK_INVERTED : bit := '0';
     IS_RSTP_INVERTED : bit := '0';
     MASK : std_logic_vector(47 downto 0) := X"3FFFFFFFFFFF";
     PATTERN : std_logic_vector(47 downto 0) := X"000000000000";
     PREG : integer := 1;
     SEL_MASK : string := "MASK";
     SEL_PATTERN : string := "PATTERN";
     USE_PATTERN_DETECT : string := "NO_PATDET"
  );
  port (
     CARRYCASCOUT : out std_ulogic;
     CARRYOUT : out std_logic_vector(3 downto 0);
     CCOUT_FB : out std_ulogic;
     MULTSIGNOUT : out std_ulogic;
     OVERFLOW : out std_ulogic;
     P : out std_logic_vector(47 downto 0);
     PATTERN_B_DETECT : out std_ulogic;
     PATTERN_DETECT : out std_ulogic;
     PCOUT : out std_logic_vector(47 downto 0);
     P_FDBK : out std_logic_vector(47 downto 0);
     P_FDBK_47 : out std_ulogic;
     UNDERFLOW : out std_ulogic;
     XOROUT : out std_logic_vector(7 downto 0);
     ALUMODE10 : in std_ulogic;
     ALU_OUT : in std_logic_vector(47 downto 0);
     CEP : in std_ulogic;
     CLK : in std_ulogic;
     COUT : in std_logic_vector(3 downto 0);
     C_DATA : in std_logic_vector(47 downto 0);
     MULTSIGN_ALU : in std_ulogic;
     RSTP : in std_ulogic;
     XOR_MX : in std_logic_vector(7 downto 0)
  );
end component;
attribute BOX_TYPE of
  DSP_OUTPUT : component is "PRIMITIVE";

----- component DSP_PREADD -----
component DSP_PREADD
  port (
     AD : out std_logic_vector(26 downto 0);
     ADDSUB : in std_ulogic;
     D_DATA : in std_logic_vector(26 downto 0);
     INMODE2 : in std_ulogic;
     PREADD_AB : in std_logic_vector(26 downto 0)
  );
end component;
attribute BOX_TYPE of
  DSP_PREADD : component is "PRIMITIVE";

----- component DSP_PREADD_DATA -----
component DSP_PREADD_DATA
  generic (
     ADREG : integer := 1;
     AMULTSEL : string := "A";
     BMULTSEL : string := "B";
     DREG : integer := 1;
     INMODEREG : integer := 1;
     IS_CLK_INVERTED : bit := '0';
     IS_INMODE_INVERTED : std_logic_vector(4 downto 0) := "00000";
     IS_RSTD_INVERTED : bit := '0';
     IS_RSTINMODE_INVERTED : bit := '0';
     PREADDINSEL : string := "A";
     USE_MULT : string := "MULTIPLY"
  );
  port (
     A2A1 : out std_logic_vector(26 downto 0);
     ADDSUB : out std_ulogic;
     AD_DATA : out std_logic_vector(26 downto 0);
     B2B1 : out std_logic_vector(17 downto 0);
     D_DATA : out std_logic_vector(26 downto 0);
     INMODE_2 : out std_ulogic;
     PREADD_AB : out std_logic_vector(26 downto 0);
     A1_DATA : in std_logic_vector(26 downto 0);
     A2_DATA : in std_logic_vector(26 downto 0);
     AD : in std_logic_vector(26 downto 0);
     B1_DATA : in std_logic_vector(17 downto 0);
     B2_DATA : in std_logic_vector(17 downto 0);
     CEAD : in std_ulogic;
     CED : in std_ulogic;
     CEINMODE : in std_ulogic;
     CLK : in std_ulogic;
     DIN : in std_logic_vector(26 downto 0);
     INMODE : in std_logic_vector(4 downto 0);
     RSTD : in std_ulogic;
     RSTINMODE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  DSP_PREADD_DATA : component is "PRIMITIVE";

----- component EFUSE_USR -----
component EFUSE_USR
  generic (
     SIM_EFUSE_VALUE : bit_vector := X"00000000"
  );
  port (
     EFUSEUSR : out std_logic_vector(31 downto 0)
  );
end component;
attribute BOX_TYPE of
  EFUSE_USR : component is "PRIMITIVE";

----- component FD -----
component FD
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FD : component is "PRIMITIVE";

----- component FDC -----
component FDC
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDC : component is "PRIMITIVE";

----- component FDCE -----
component FDCE
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic := TO_X01(INIT);
     C : in std_ulogic;
     CE : in std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDCE : component is "PRIMITIVE";

----- component FDCE_1 -----
component FDCE_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDCE_1 : component is "PRIMITIVE";

----- component FDCP -----
component FDCP
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDCP : component is "PRIMITIVE";

----- component FDCPE -----
component FDCPE
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDCPE : component is "PRIMITIVE";

----- component FDCPE_1 -----
component FDCPE_1
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDCPE_1 : component is "PRIMITIVE";

----- component FDCP_1 -----
component FDCP_1
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDCP_1 : component is "PRIMITIVE";

----- component FDC_1 -----
component FDC_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDC_1 : component is "PRIMITIVE";

----- component FDE -----
component FDE
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDE : component is "PRIMITIVE";

----- component FDE_1 -----
component FDE_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDE_1 : component is "PRIMITIVE";

----- component FDP -----
component FDP
  generic (
     INIT : bit := '1'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDP : component is "PRIMITIVE";

----- component FDPE -----
component FDPE
  generic (
     INIT : bit := '1';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic := TO_X01(INIT);
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDPE : component is "PRIMITIVE";

----- component FDPE_1 -----
component FDPE_1
  generic (
     INIT : bit := '1'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDPE_1 : component is "PRIMITIVE";

----- component FDP_1 -----
component FDP_1
  generic (
     INIT : bit := '1'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDP_1 : component is "PRIMITIVE";

----- component FDR -----
component FDR
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDR : component is "PRIMITIVE";

----- component FDRE -----
component FDRE
  generic (
     INIT : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_R_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic := TO_X01(INIT);
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDRE : component is "PRIMITIVE";

----- component FDRE_1 -----
component FDRE_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDRE_1 : component is "PRIMITIVE";

----- component FDRS -----
component FDRS
  generic (
     INIT : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_R_INVERTED : bit := '0';
     IS_S_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDRS : component is "PRIMITIVE";

----- component FDRSE -----
component FDRSE
  generic (
     INIT : bit := '0';
     IS_CE_INVERTED : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_R_INVERTED : bit := '0';
     IS_S_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDRSE : component is "PRIMITIVE";

----- component FDRSE_1 -----
component FDRSE_1
  generic (
     INIT : bit := '0';
     IS_CE_INVERTED : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_R_INVERTED : bit := '0';
     IS_S_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDRSE_1 : component is "PRIMITIVE";

----- component FDRS_1 -----
component FDRS_1
  generic (
     INIT : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_R_INVERTED : bit := '0';
     IS_S_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDRS_1 : component is "PRIMITIVE";

----- component FDR_1 -----
component FDR_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDR_1 : component is "PRIMITIVE";

----- component FDS -----
component FDS
  generic (
     INIT : bit := '1'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDS : component is "PRIMITIVE";

----- component FDSE -----
component FDSE
  generic (
     INIT : bit := '1';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_S_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic := TO_X01(INIT);
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDSE : component is "PRIMITIVE";

----- component FDSE_1 -----
component FDSE_1
  generic (
     INIT : bit := '1'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDSE_1 : component is "PRIMITIVE";

----- component FDS_1 -----
component FDS_1
  generic (
     INIT : bit := '1'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FDS_1 : component is "PRIMITIVE";

----- component FD_1 -----
component FD_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     D : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FD_1 : component is "PRIMITIVE";

----- component FE -----
component FE
  generic (
     MODE : string := "TURBO_DECODE";
     PHYSICAL_UTILIZATION : real := 100.00;
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     STANDARD : string := "LTE";
     THROUGHPUT_UTILIZATION : real := 100.00
  );
  port (
     DEBUG_DOUT : out std_logic_vector(399 downto 0);
     DEBUG_PHASE : out std_ulogic;
     INTERRUPT : out std_ulogic;
     M_AXIS_DOUT_TDATA : out std_logic_vector(511 downto 0);
     M_AXIS_DOUT_TLAST : out std_ulogic;
     M_AXIS_DOUT_TVALID : out std_ulogic;
     M_AXIS_STATUS_TDATA : out std_logic_vector(31 downto 0);
     M_AXIS_STATUS_TVALID : out std_ulogic;
     SPARE_OUT : out std_logic_vector(15 downto 0);
     S_AXIS_CTRL_TREADY : out std_ulogic;
     S_AXIS_DIN_TREADY : out std_ulogic;
     S_AXIS_DIN_WORDS_TREADY : out std_ulogic;
     S_AXIS_DOUT_WORDS_TREADY : out std_ulogic;
     S_AXI_ARREADY : out std_ulogic;
     S_AXI_AWREADY : out std_ulogic;
     S_AXI_BVALID : out std_ulogic;
     S_AXI_RDATA : out std_logic_vector(31 downto 0);
     S_AXI_RVALID : out std_ulogic;
     S_AXI_WREADY : out std_ulogic;
     CORE_CLK : in std_ulogic;
     DEBUG_CLK_EN : in std_ulogic;
     DEBUG_EN : in std_ulogic;
     DEBUG_SEL_IN : in std_logic_vector(3 downto 0);
     M_AXIS_DOUT_ACLK : in std_ulogic;
     M_AXIS_DOUT_TREADY : in std_ulogic;
     M_AXIS_STATUS_ACLK : in std_ulogic;
     M_AXIS_STATUS_TREADY : in std_ulogic;
     RESET_N : in std_ulogic;
     SPARE_IN : in std_logic_vector(15 downto 0);
     S_AXIS_CTRL_ACLK : in std_ulogic;
     S_AXIS_CTRL_TDATA : in std_logic_vector(31 downto 0);
     S_AXIS_CTRL_TVALID : in std_ulogic;
     S_AXIS_DIN_ACLK : in std_ulogic;
     S_AXIS_DIN_TDATA : in std_logic_vector(511 downto 0);
     S_AXIS_DIN_TLAST : in std_ulogic;
     S_AXIS_DIN_TVALID : in std_ulogic;
     S_AXIS_DIN_WORDS_ACLK : in std_ulogic;
     S_AXIS_DIN_WORDS_TDATA : in std_logic_vector(31 downto 0);
     S_AXIS_DIN_WORDS_TLAST : in std_ulogic;
     S_AXIS_DIN_WORDS_TVALID : in std_ulogic;
     S_AXIS_DOUT_WORDS_ACLK : in std_ulogic;
     S_AXIS_DOUT_WORDS_TDATA : in std_logic_vector(31 downto 0);
     S_AXIS_DOUT_WORDS_TLAST : in std_ulogic;
     S_AXIS_DOUT_WORDS_TVALID : in std_ulogic;
     S_AXI_ACLK : in std_ulogic;
     S_AXI_ARADDR : in std_logic_vector(17 downto 0);
     S_AXI_ARVALID : in std_ulogic;
     S_AXI_AWADDR : in std_logic_vector(17 downto 0);
     S_AXI_AWVALID : in std_ulogic;
     S_AXI_BREADY : in std_ulogic;
     S_AXI_RREADY : in std_ulogic;
     S_AXI_WDATA : in std_logic_vector(31 downto 0);
     S_AXI_WVALID : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FE : component is "PRIMITIVE";

----- component FIFO16 -----
component FIFO16
  generic (
     ALMOST_EMPTY_OFFSET : bit_vector := X"080";
     ALMOST_FULL_OFFSET : bit_vector := X"080";
     DATA_WIDTH : integer := 36;
     FIRST_WORD_FALL_THROUGH : boolean := false
  );
  port (
     ALMOSTEMPTY : out std_ulogic;
     ALMOSTFULL : out std_ulogic;
     DO : out std_logic_vector (31 downto 0);
     DOP : out std_logic_vector (3 downto 0);
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     RDCOUNT : out std_logic_vector (11 downto 0);
     RDERR : out std_ulogic;
     WRCOUNT : out std_logic_vector (11 downto 0);
     WRERR : out std_ulogic;
     DI : in std_logic_vector (31 downto 0);
     DIP : in std_logic_vector (3 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     RST : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FIFO16 : component is "PRIMITIVE";

----- component FIFO18 -----
component FIFO18
  generic (
     ALMOST_EMPTY_OFFSET : bit_vector := X"080";
     ALMOST_FULL_OFFSET : bit_vector := X"080";
     DATA_WIDTH : integer := 4;
     DO_REG : integer := 1;
     EN_SYN : boolean := FALSE;
     FIRST_WORD_FALL_THROUGH : boolean := FALSE;
     SIM_MODE : string := "SAFE"
  );
  port (
     ALMOSTEMPTY : out std_ulogic;
     ALMOSTFULL : out std_ulogic;
     DO : out std_logic_vector (15 downto 0);
     DOP : out std_logic_vector (1 downto 0);
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     RDCOUNT : out std_logic_vector (11 downto 0);
     RDERR : out std_ulogic;
     WRCOUNT : out std_logic_vector (11 downto 0);
     WRERR : out std_ulogic;
     DI : in std_logic_vector (15 downto 0);
     DIP : in std_logic_vector (1 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     RST : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FIFO18 : component is "PRIMITIVE";

----- component FIFO18E1 -----
component FIFO18E1
  generic (
     ALMOST_EMPTY_OFFSET : bit_vector := X"0080";
     ALMOST_FULL_OFFSET : bit_vector := X"0080";
     DATA_WIDTH : integer := 4;
     DO_REG : integer := 1;
     EN_SYN : boolean := FALSE;
     FIFO_MODE : string := "FIFO18";
     FIRST_WORD_FALL_THROUGH : boolean := FALSE;
     INIT : bit_vector := X"000000000";
     IS_RDCLK_INVERTED : bit := '0';
     IS_RDEN_INVERTED : bit := '0';
     IS_RSTREG_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     IS_WRCLK_INVERTED : bit := '0';
     IS_WREN_INVERTED : bit := '0';
     SIM_DEVICE : string := "7SERIES";
     SRVAL : bit_vector := X"000000000"
  );
  port (
     ALMOSTEMPTY : out std_ulogic;
     ALMOSTFULL : out std_ulogic;
     DO : out std_logic_vector (31 downto 0);
     DOP : out std_logic_vector (3 downto 0);
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     RDCOUNT : out std_logic_vector (11 downto 0);
     RDERR : out std_ulogic;
     WRCOUNT : out std_logic_vector (11 downto 0);
     WRERR : out std_ulogic;
     DI : in std_logic_vector (31 downto 0);
     DIP : in std_logic_vector (3 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     REGCE : in std_ulogic;
     RST : in std_ulogic;
     RSTREG : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FIFO18E1 : component is "PRIMITIVE";

----- component FIFO18E2 -----
component FIFO18E2
  generic (
     CASCADE_ORDER : string := "NONE";
     CLOCK_DOMAINS : string := "INDEPENDENT";
     FIRST_WORD_FALL_THROUGH : string := "FALSE";
     INIT : std_logic_vector (35 downto 0) := X"000000000";
     IS_RDCLK_INVERTED : bit := '0';
     IS_RDEN_INVERTED : bit := '0';
     IS_RSTREG_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     IS_WRCLK_INVERTED : bit := '0';
     IS_WREN_INVERTED : bit := '0';
     PROG_EMPTY_THRESH : integer := 256;
     PROG_FULL_THRESH : integer := 256;
     RDCOUNT_TYPE : string := "RAW_PNTR";
     READ_WIDTH : integer := 4;
     REGISTER_MODE : string := "UNREGISTERED";
     RSTREG_PRIORITY : string := "RSTREG";
     SLEEP_ASYNC : string := "FALSE";
     SRVAL : std_logic_vector (35 downto 0) := X"000000000";
     WRCOUNT_TYPE : string := "RAW_PNTR";
     WRITE_WIDTH : integer := 4
  );
  port (
     CASDOUT : out std_logic_vector(31 downto 0);
     CASDOUTP : out std_logic_vector(3 downto 0);
     CASNXTEMPTY : out std_ulogic;
     CASPRVRDEN : out std_ulogic;
     DOUT : out std_logic_vector(31 downto 0);
     DOUTP : out std_logic_vector(3 downto 0);
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     PROGEMPTY : out std_ulogic;
     PROGFULL : out std_ulogic;
     RDCOUNT : out std_logic_vector(12 downto 0);
     RDERR : out std_ulogic;
     RDRSTBUSY : out std_ulogic;
     WRCOUNT : out std_logic_vector(12 downto 0);
     WRERR : out std_ulogic;
     WRRSTBUSY : out std_ulogic;
     CASDIN : in std_logic_vector(31 downto 0);
     CASDINP : in std_logic_vector(3 downto 0);
     CASDOMUX : in std_ulogic;
     CASDOMUXEN : in std_ulogic;
     CASNXTRDEN : in std_ulogic;
     CASOREGIMUX : in std_ulogic;
     CASOREGIMUXEN : in std_ulogic;
     CASPRVEMPTY : in std_ulogic;
     DIN : in std_logic_vector(31 downto 0);
     DINP : in std_logic_vector(3 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     REGCE : in std_ulogic;
     RST : in std_ulogic;
     RSTREG : in std_ulogic;
     SLEEP : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FIFO18E2 : component is "PRIMITIVE";

----- component FIFO18_36 -----
component FIFO18_36
  generic (
     ALMOST_EMPTY_OFFSET : bit_vector := X"080";
     ALMOST_FULL_OFFSET : bit_vector := X"080";
     DO_REG : integer := 1;
     EN_SYN : boolean := FALSE;
     FIRST_WORD_FALL_THROUGH : boolean := FALSE;
     SIM_MODE : string := "SAFE"
  );
  port (
     ALMOSTEMPTY : out std_ulogic;
     ALMOSTFULL : out std_ulogic;
     DO : out std_logic_vector (31 downto 0);
     DOP : out std_logic_vector (3 downto 0);
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     RDCOUNT : out std_logic_vector (8 downto 0);
     RDERR : out std_ulogic;
     WRCOUNT : out std_logic_vector (8 downto 0);
     WRERR : out std_ulogic;
     DI : in std_logic_vector (31 downto 0);
     DIP : in std_logic_vector (3 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     RST : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FIFO18_36 : component is "PRIMITIVE";

----- component FIFO36 -----
component FIFO36
  generic (
     ALMOST_EMPTY_OFFSET : bit_vector := X"0080";
     ALMOST_FULL_OFFSET : bit_vector := X"0080";
     DATA_WIDTH : integer := 4;
     DO_REG : integer := 1;
     EN_SYN : boolean := FALSE;
     FIRST_WORD_FALL_THROUGH : boolean := FALSE;
     SIM_MODE : string := "SAFE"
  );
  port (
     ALMOSTEMPTY : out std_ulogic;
     ALMOSTFULL : out std_ulogic;
     DO : out std_logic_vector (31 downto 0);
     DOP : out std_logic_vector (3 downto 0);
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     RDCOUNT : out std_logic_vector (12 downto 0);
     RDERR : out std_ulogic;
     WRCOUNT : out std_logic_vector (12 downto 0);
     WRERR : out std_ulogic;
     DI : in std_logic_vector (31 downto 0);
     DIP : in std_logic_vector (3 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     RST : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FIFO36 : component is "PRIMITIVE";

----- component FIFO36E1 -----
component FIFO36E1
  generic (
     ALMOST_EMPTY_OFFSET : bit_vector := X"0080";
     ALMOST_FULL_OFFSET : bit_vector := X"0080";
     DATA_WIDTH : integer := 4;
     DO_REG : integer := 1;
     EN_ECC_READ : boolean := FALSE;
     EN_ECC_WRITE : boolean := FALSE;
     EN_SYN : boolean := FALSE;
     FIFO_MODE : string := "FIFO36";
     FIRST_WORD_FALL_THROUGH : boolean := FALSE;
     INIT : bit_vector := X"000000000000000000";
     IS_RDCLK_INVERTED : bit := '0';
     IS_RDEN_INVERTED : bit := '0';
     IS_RSTREG_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     IS_WRCLK_INVERTED : bit := '0';
     IS_WREN_INVERTED : bit := '0';
     SIM_DEVICE : string := "7SERIES";
     SRVAL : bit_vector := X"000000000000000000"
  );
  port (
     ALMOSTEMPTY : out std_ulogic;
     ALMOSTFULL : out std_ulogic;
     DBITERR : out std_ulogic;
     DO : out std_logic_vector (63 downto 0);
     DOP : out std_logic_vector (7 downto 0);
     ECCPARITY : out std_logic_vector (7 downto 0);
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     RDCOUNT : out std_logic_vector (12 downto 0);
     RDERR : out std_ulogic;
     SBITERR : out std_ulogic;
     WRCOUNT : out std_logic_vector (12 downto 0);
     WRERR : out std_ulogic;
     DI : in std_logic_vector (63 downto 0);
     DIP : in std_logic_vector (7 downto 0);
     INJECTDBITERR : in std_ulogic;
     INJECTSBITERR : in std_ulogic;
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     REGCE : in std_ulogic;
     RST : in std_ulogic;
     RSTREG : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FIFO36E1 : component is "PRIMITIVE";

----- component FIFO36E2 -----
component FIFO36E2
  generic (
     CASCADE_ORDER : string := "NONE";
     CLOCK_DOMAINS : string := "INDEPENDENT";
     EN_ECC_PIPE : string := "FALSE";
     EN_ECC_READ : string := "FALSE";
     EN_ECC_WRITE : string := "FALSE";
     FIRST_WORD_FALL_THROUGH : string := "FALSE";
     INIT : std_logic_vector (71 downto 0) := X"000000000000000000";
     IS_RDCLK_INVERTED : bit := '0';
     IS_RDEN_INVERTED : bit := '0';
     IS_RSTREG_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     IS_WRCLK_INVERTED : bit := '0';
     IS_WREN_INVERTED : bit := '0';
     PROG_EMPTY_THRESH : integer := 256;
     PROG_FULL_THRESH : integer := 256;
     RDCOUNT_TYPE : string := "RAW_PNTR";
     READ_WIDTH : integer := 4;
     REGISTER_MODE : string := "UNREGISTERED";
     RSTREG_PRIORITY : string := "RSTREG";
     SLEEP_ASYNC : string := "FALSE";
     SRVAL : std_logic_vector (71 downto 0) := X"000000000000000000";
     WRCOUNT_TYPE : string := "RAW_PNTR";
     WRITE_WIDTH : integer := 4
  );
  port (
     CASDOUT : out std_logic_vector(63 downto 0);
     CASDOUTP : out std_logic_vector(7 downto 0);
     CASNXTEMPTY : out std_ulogic;
     CASPRVRDEN : out std_ulogic;
     DBITERR : out std_ulogic;
     DOUT : out std_logic_vector(63 downto 0);
     DOUTP : out std_logic_vector(7 downto 0);
     ECCPARITY : out std_logic_vector(7 downto 0);
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     PROGEMPTY : out std_ulogic;
     PROGFULL : out std_ulogic;
     RDCOUNT : out std_logic_vector(13 downto 0);
     RDERR : out std_ulogic;
     RDRSTBUSY : out std_ulogic;
     SBITERR : out std_ulogic;
     WRCOUNT : out std_logic_vector(13 downto 0);
     WRERR : out std_ulogic;
     WRRSTBUSY : out std_ulogic;
     CASDIN : in std_logic_vector(63 downto 0);
     CASDINP : in std_logic_vector(7 downto 0);
     CASDOMUX : in std_ulogic;
     CASDOMUXEN : in std_ulogic;
     CASNXTRDEN : in std_ulogic;
     CASOREGIMUX : in std_ulogic;
     CASOREGIMUXEN : in std_ulogic;
     CASPRVEMPTY : in std_ulogic;
     DIN : in std_logic_vector(63 downto 0);
     DINP : in std_logic_vector(7 downto 0);
     INJECTDBITERR : in std_ulogic;
     INJECTSBITERR : in std_ulogic;
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     REGCE : in std_ulogic;
     RST : in std_ulogic;
     RSTREG : in std_ulogic;
     SLEEP : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FIFO36E2 : component is "PRIMITIVE";

----- component FIFO36_72 -----
component FIFO36_72
  generic (
     ALMOST_EMPTY_OFFSET : bit_vector := X"080";
     ALMOST_FULL_OFFSET : bit_vector := X"080";
     DO_REG : integer := 1;
     EN_ECC_READ : boolean := FALSE;
     EN_ECC_WRITE : boolean := FALSE;
     EN_SYN : boolean := FALSE;
     FIRST_WORD_FALL_THROUGH : boolean := FALSE;
     SIM_MODE : string := "SAFE"
  );
  port (
     ALMOSTEMPTY : out std_ulogic;
     ALMOSTFULL : out std_ulogic;
     DBITERR : out std_ulogic;
     DO : out std_logic_vector (63 downto 0);
     DOP : out std_logic_vector (7 downto 0);
     ECCPARITY : out std_logic_vector (7 downto 0);
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     RDCOUNT : out std_logic_vector (8 downto 0);
     RDERR : out std_ulogic;
     SBITERR : out std_ulogic;
     WRCOUNT : out std_logic_vector (8 downto 0);
     WRERR : out std_ulogic;
     DI : in std_logic_vector (63 downto 0);
     DIP : in std_logic_vector (7 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     RST : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FIFO36_72 : component is "PRIMITIVE";

----- component FRAME_ECCE2 -----
component FRAME_ECCE2
  generic (
     FARSRC : string:= "EFAR";
     FRAME_RBT_IN_FILENAME : string := "NONE"
  );
  port (
     CRCERROR : out std_ulogic;
     ECCERROR : out std_ulogic;
     ECCERRORSINGLE : out std_ulogic;
     FAR : out std_logic_vector(25 downto 0);
     SYNBIT : out std_logic_vector(4 downto 0);
     SYNDROME : out std_logic_vector(12 downto 0);
     SYNDROMEVALID : out std_ulogic;
     SYNWORD : out std_logic_vector(6 downto 0)
  );
end component;
attribute BOX_TYPE of
  FRAME_ECCE2 : component is "PRIMITIVE";

----- component FRAME_ECCE3 -----
component FRAME_ECCE3
  port (
     CRCERROR : out std_ulogic := 'L';
     ECCERRORNOTSINGLE : out std_ulogic := 'L';
     ECCERRORSINGLE : out std_ulogic := 'L';
     ENDOFFRAME : out std_ulogic := 'L';
     ENDOFSCAN : out std_ulogic := 'L';
     FAR : out std_logic_vector(25 downto 0) := (others => 'L');
     FARSEL : in std_logic_vector(1 downto 0);
     ICAPBOTCLK : in std_ulogic;
     ICAPTOPCLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FRAME_ECCE3 : component is "PRIMITIVE";

----- component FRAME_ECCE4 -----
component FRAME_ECCE4
  port (
     CRCERROR : out std_ulogic;
     ECCERRORNOTSINGLE : out std_ulogic;
     ECCERRORSINGLE : out std_ulogic;
     ENDOFFRAME : out std_ulogic;
     ENDOFSCAN : out std_ulogic;
     FAR : out std_logic_vector(26 downto 0);
     FARSEL : in std_logic_vector(1 downto 0);
     ICAPBOTCLK : in std_ulogic;
     ICAPTOPCLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  FRAME_ECCE4 : component is "PRIMITIVE";

----- component FRAME_ECC_VIRTEX6 -----
component FRAME_ECC_VIRTEX6
  generic (
     FARSRC : string:= "EFAR";
     FRAME_RBT_IN_FILENAME : string := "NONE"
  );
  port (
     CRCERROR : out std_ulogic;
     ECCERROR : out std_ulogic;
     ECCERRORSINGLE : out std_ulogic;
     FAR : out std_logic_vector(23 downto 0);
     SYNBIT : out std_logic_vector(4 downto 0);
     SYNDROME : out std_logic_vector(12 downto 0);
     SYNDROMEVALID : out std_ulogic;
     SYNWORD : out std_logic_vector(6 downto 0)
  );
end component;
attribute BOX_TYPE of
  FRAME_ECC_VIRTEX6 : component is "PRIMITIVE";

----- component GLBL_VHD -----
component GLBL_VHD
  generic (
     ROC_WIDTH : integer := 100000;
     TOC_WIDTH : integer := 0
  );
end component;
attribute BOX_TYPE of
  GLBL_VHD : component is "PRIMITIVE";

----- component GND -----
component GND
  port (
     G : out std_ulogic := '0'
  );
end component;
attribute BOX_TYPE of
  GND : component is "PRIMITIVE";

----- component GTHE2_CHANNEL -----
component GTHE2_CHANNEL
  generic (
     ACJTAG_DEBUG_MODE : bit := '0';
     ACJTAG_MODE : bit := '0';
     ACJTAG_RESET : bit := '0';
     ADAPT_CFG0 : bit_vector := X"00C10";
     ALIGN_COMMA_DOUBLE : string := "FALSE";
     ALIGN_COMMA_ENABLE : bit_vector := "0001111111";
     ALIGN_COMMA_WORD : integer := 1;
     ALIGN_MCOMMA_DET : string := "TRUE";
     ALIGN_MCOMMA_VALUE : bit_vector := "1010000011";
     ALIGN_PCOMMA_DET : string := "TRUE";
     ALIGN_PCOMMA_VALUE : bit_vector := "0101111100";
     A_RXOSCALRESET : bit := '0';
     CBCC_DATA_SOURCE_SEL : string := "DECODED";
     CFOK_CFG : bit_vector := X"24800040E80";
     CFOK_CFG2 : bit_vector := "100000";
     CFOK_CFG3 : bit_vector := "100000";
     CHAN_BOND_KEEP_ALIGN : string := "FALSE";
     CHAN_BOND_MAX_SKEW : integer := 7;
     CHAN_BOND_SEQ_1_1 : bit_vector := "0101111100";
     CHAN_BOND_SEQ_1_2 : bit_vector := "0000000000";
     CHAN_BOND_SEQ_1_3 : bit_vector := "0000000000";
     CHAN_BOND_SEQ_1_4 : bit_vector := "0000000000";
     CHAN_BOND_SEQ_1_ENABLE : bit_vector := "1111";
     CHAN_BOND_SEQ_2_1 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_2 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_3 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_4 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_ENABLE : bit_vector := "1111";
     CHAN_BOND_SEQ_2_USE : string := "FALSE";
     CHAN_BOND_SEQ_LEN : integer := 1;
     CLK_CORRECT_USE : string := "TRUE";
     CLK_COR_KEEP_IDLE : string := "FALSE";
     CLK_COR_MAX_LAT : integer := 20;
     CLK_COR_MIN_LAT : integer := 18;
     CLK_COR_PRECEDENCE : string := "TRUE";
     CLK_COR_REPEAT_WAIT : integer := 0;
     CLK_COR_SEQ_1_1 : bit_vector := "0100011100";
     CLK_COR_SEQ_1_2 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_3 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_4 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_ENABLE : bit_vector := "1111";
     CLK_COR_SEQ_2_1 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_2 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_3 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_4 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_ENABLE : bit_vector := "1111";
     CLK_COR_SEQ_2_USE : string := "FALSE";
     CLK_COR_SEQ_LEN : integer := 1;
     CPLL_CFG : bit_vector := X"00BC07DC";
     CPLL_FBDIV : integer := 4;
     CPLL_FBDIV_45 : integer := 5;
     CPLL_INIT_CFG : bit_vector := X"00001E";
     CPLL_LOCK_CFG : bit_vector := X"01E8";
     CPLL_REFCLK_DIV : integer := 1;
     DEC_MCOMMA_DETECT : string := "TRUE";
     DEC_PCOMMA_DETECT : string := "TRUE";
     DEC_VALID_COMMA_ONLY : string := "TRUE";
     DMONITOR_CFG : bit_vector := X"000A00";
     ES_CLK_PHASE_SEL : bit := '0';
     ES_CONTROL : bit_vector := "000000";
     ES_ERRDET_EN : string := "FALSE";
     ES_EYE_SCAN_EN : string := "TRUE";
     ES_HORZ_OFFSET : bit_vector := X"000";
     ES_PMA_CFG : bit_vector := "0000000000";
     ES_PRESCALE : bit_vector := "00000";
     ES_QUALIFIER : bit_vector := X"00000000000000000000";
     ES_QUAL_MASK : bit_vector := X"00000000000000000000";
     ES_SDATA_MASK : bit_vector := X"00000000000000000000";
     ES_VERT_OFFSET : bit_vector := "000000000";
     FTS_DESKEW_SEQ_ENABLE : bit_vector := "1111";
     FTS_LANE_DESKEW_CFG : bit_vector := "1111";
     FTS_LANE_DESKEW_EN : string := "FALSE";
     GEARBOX_MODE : bit_vector := "000";
     IS_CLKRSVD0_INVERTED : bit := '0';
     IS_CLKRSVD1_INVERTED : bit := '0';
     IS_CPLLLOCKDETCLK_INVERTED : bit := '0';
     IS_DMONITORCLK_INVERTED : bit := '0';
     IS_DRPCLK_INVERTED : bit := '0';
     IS_GTGREFCLK_INVERTED : bit := '0';
     IS_RXUSRCLK2_INVERTED : bit := '0';
     IS_RXUSRCLK_INVERTED : bit := '0';
     IS_SIGVALIDCLK_INVERTED : bit := '0';
     IS_TXPHDLYTSTCLK_INVERTED : bit := '0';
     IS_TXUSRCLK2_INVERTED : bit := '0';
     IS_TXUSRCLK_INVERTED : bit := '0';
     LOOPBACK_CFG : bit := '0';
     OUTREFCLK_SEL_INV : bit_vector := "11";
     PCS_PCIE_EN : string := "FALSE";
     PCS_RSVD_ATTR : bit_vector := X"000000000000";
     PD_TRANS_TIME_FROM_P2 : bit_vector := X"03C";
     PD_TRANS_TIME_NONE_P2 : bit_vector := X"19";
     PD_TRANS_TIME_TO_P2 : bit_vector := X"64";
     PMA_RSV : bit_vector := "00000000000000000000000010000000";
     PMA_RSV2 : bit_vector := "00011100000000000000000000001010";
     PMA_RSV3 : bit_vector := "00";
     PMA_RSV4 : bit_vector := "000000000001000";
     PMA_RSV5 : bit_vector := "0000";
     RESET_POWERSAVE_DISABLE : bit := '0';
     RXBUFRESET_TIME : bit_vector := "00001";
     RXBUF_ADDR_MODE : string := "FULL";
     RXBUF_EIDLE_HI_CNT : bit_vector := "1000";
     RXBUF_EIDLE_LO_CNT : bit_vector := "0000";
     RXBUF_EN : string := "TRUE";
     RXBUF_RESET_ON_CB_CHANGE : string := "TRUE";
     RXBUF_RESET_ON_COMMAALIGN : string := "FALSE";
     RXBUF_RESET_ON_EIDLE : string := "FALSE";
     RXBUF_RESET_ON_RATE_CHANGE : string := "TRUE";
     RXBUF_THRESH_OVFLW : integer := 61;
     RXBUF_THRESH_OVRD : string := "FALSE";
     RXBUF_THRESH_UNDFLW : integer := 4;
     RXCDRFREQRESET_TIME : bit_vector := "00001";
     RXCDRPHRESET_TIME : bit_vector := "00001";
     RXCDR_CFG : bit_vector := X"0002007FE2000C208001A";
     RXCDR_FR_RESET_ON_EIDLE : bit := '0';
     RXCDR_HOLD_DURING_EIDLE : bit := '0';
     RXCDR_LOCK_CFG : bit_vector := "001001";
     RXCDR_PH_RESET_ON_EIDLE : bit := '0';
     RXDFELPMRESET_TIME : bit_vector := "0001111";
     RXDLY_CFG : bit_vector := X"001F";
     RXDLY_LCFG : bit_vector := X"030";
     RXDLY_TAP_CFG : bit_vector := X"0000";
     RXGEARBOX_EN : string := "FALSE";
     RXISCANRESET_TIME : bit_vector := "00001";
     RXLPM_HF_CFG : bit_vector := "00001000000000";
     RXLPM_LF_CFG : bit_vector := "001001000000000000";
     RXOOB_CFG : bit_vector := "0000110";
     RXOOB_CLK_CFG : string := "PMA";
     RXOSCALRESET_TIME : bit_vector := "00011";
     RXOSCALRESET_TIMEOUT : bit_vector := "00000";
     RXOUT_DIV : integer := 2;
     RXPCSRESET_TIME : bit_vector := "00001";
     RXPHDLY_CFG : bit_vector := X"084020";
     RXPH_CFG : bit_vector := X"C00002";
     RXPH_MONITOR_SEL : bit_vector := "00000";
     RXPI_CFG0 : bit_vector := "00";
     RXPI_CFG1 : bit_vector := "00";
     RXPI_CFG2 : bit_vector := "00";
     RXPI_CFG3 : bit_vector := "00";
     RXPI_CFG4 : bit := '0';
     RXPI_CFG5 : bit := '0';
     RXPI_CFG6 : bit_vector := "100";
     RXPMARESET_TIME : bit_vector := "00011";
     RXPRBS_ERR_LOOPBACK : bit := '0';
     RXSLIDE_AUTO_WAIT : integer := 7;
     RXSLIDE_MODE : string := "OFF";
     RXSYNC_MULTILANE : bit := '0';
     RXSYNC_OVRD : bit := '0';
     RXSYNC_SKIP_DA : bit := '0';
     RX_BIAS_CFG : bit_vector := "000011000000000000010000";
     RX_BUFFER_CFG : bit_vector := "000000";
     RX_CLK25_DIV : integer := 7;
     RX_CLKMUX_PD : bit := '1';
     RX_CM_SEL : bit_vector := "11";
     RX_CM_TRIM : bit_vector := "0100";
     RX_DATA_WIDTH : integer := 20;
     RX_DDI_SEL : bit_vector := "000000";
     RX_DEBUG_CFG : bit_vector := "00000000000000";
     RX_DEFER_RESET_BUF_EN : string := "TRUE";
     RX_DFELPM_CFG0 : bit_vector := "0110";
     RX_DFELPM_CFG1 : bit := '0';
     RX_DFELPM_KLKH_AGC_STUP_EN : bit := '1';
     RX_DFE_AGC_CFG0 : bit_vector := "00";
     RX_DFE_AGC_CFG1 : bit_vector := "010";
     RX_DFE_AGC_CFG2 : bit_vector := "0000";
     RX_DFE_AGC_OVRDEN : bit := '1';
     RX_DFE_GAIN_CFG : bit_vector := X"0020C0";
     RX_DFE_H2_CFG : bit_vector := "000000000000";
     RX_DFE_H3_CFG : bit_vector := "000001000000";
     RX_DFE_H4_CFG : bit_vector := "00011100000";
     RX_DFE_H5_CFG : bit_vector := "00011100000";
     RX_DFE_H6_CFG : bit_vector := "00000100000";
     RX_DFE_H7_CFG : bit_vector := "00000100000";
     RX_DFE_KL_CFG : bit_vector := "000000000000000000000001100010000";
     RX_DFE_KL_LPM_KH_CFG0 : bit_vector := "01";
     RX_DFE_KL_LPM_KH_CFG1 : bit_vector := "010";
     RX_DFE_KL_LPM_KH_CFG2 : bit_vector := "0010";
     RX_DFE_KL_LPM_KH_OVRDEN : bit := '1';
     RX_DFE_KL_LPM_KL_CFG0 : bit_vector := "10";
     RX_DFE_KL_LPM_KL_CFG1 : bit_vector := "010";
     RX_DFE_KL_LPM_KL_CFG2 : bit_vector := "0010";
     RX_DFE_KL_LPM_KL_OVRDEN : bit := '1';
     RX_DFE_LPM_CFG : bit_vector := X"0080";
     RX_DFE_LPM_HOLD_DURING_EIDLE : bit := '0';
     RX_DFE_ST_CFG : bit_vector := X"00E100000C003F";
     RX_DFE_UT_CFG : bit_vector := "00011100000000000";
     RX_DFE_VP_CFG : bit_vector := "00011101010100011";
     RX_DISPERR_SEQ_MATCH : string := "TRUE";
     RX_INT_DATAWIDTH : integer := 0;
     RX_OS_CFG : bit_vector := "0000010000000";
     RX_SIG_VALID_DLY : integer := 10;
     RX_XCLK_SEL : string := "RXREC";
     SAS_MAX_COM : integer := 64;
     SAS_MIN_COM : integer := 36;
     SATA_BURST_SEQ_LEN : bit_vector := "1111";
     SATA_BURST_VAL : bit_vector := "100";
     SATA_CPLL_CFG : string := "VCO_3000MHZ";
     SATA_EIDLE_VAL : bit_vector := "100";
     SATA_MAX_BURST : integer := 8;
     SATA_MAX_INIT : integer := 21;
     SATA_MAX_WAKE : integer := 7;
     SATA_MIN_BURST : integer := 4;
     SATA_MIN_INIT : integer := 12;
     SATA_MIN_WAKE : integer := 4;
     SHOW_REALIGN_COMMA : string := "TRUE";
     SIM_CPLLREFCLK_SEL : bit_vector := "001";
     SIM_RECEIVER_DETECT_PASS : string := "TRUE";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_TX_EIDLE_DRIVE_LEVEL : string := "X";
     SIM_VERSION : string := "1.1";
     TERM_RCAL_CFG : bit_vector := "100001000010000";
     TERM_RCAL_OVRD : bit_vector := "000";
     TRANS_TIME_RATE : bit_vector := X"0E";
     TST_RSV : bit_vector := X"00000000";
     TXBUF_EN : string := "TRUE";
     TXBUF_RESET_ON_RATE_CHANGE : string := "FALSE";
     TXDLY_CFG : bit_vector := X"001F";
     TXDLY_LCFG : bit_vector := X"030";
     TXDLY_TAP_CFG : bit_vector := X"0000";
     TXGEARBOX_EN : string := "FALSE";
     TXOOB_CFG : bit := '0';
     TXOUT_DIV : integer := 2;
     TXPCSRESET_TIME : bit_vector := "00001";
     TXPHDLY_CFG : bit_vector := X"084020";
     TXPH_CFG : bit_vector := X"0780";
     TXPH_MONITOR_SEL : bit_vector := "00000";
     TXPI_CFG0 : bit_vector := "00";
     TXPI_CFG1 : bit_vector := "00";
     TXPI_CFG2 : bit_vector := "00";
     TXPI_CFG3 : bit := '0';
     TXPI_CFG4 : bit := '0';
     TXPI_CFG5 : bit_vector := "100";
     TXPI_GREY_SEL : bit := '0';
     TXPI_INVSTROBE_SEL : bit := '0';
     TXPI_PPMCLK_SEL : string := "TXUSRCLK2";
     TXPI_PPM_CFG : bit_vector := "00000000";
     TXPI_SYNFREQ_PPM : bit_vector := "000";
     TXPMARESET_TIME : bit_vector := "00001";
     TXSYNC_MULTILANE : bit := '0';
     TXSYNC_OVRD : bit := '0';
     TXSYNC_SKIP_DA : bit := '0';
     TX_CLK25_DIV : integer := 7;
     TX_CLKMUX_PD : bit := '1';
     TX_DATA_WIDTH : integer := 20;
     TX_DEEMPH0 : bit_vector := "000000";
     TX_DEEMPH1 : bit_vector := "000000";
     TX_DRIVE_MODE : string := "DIRECT";
     TX_EIDLE_ASSERT_DELAY : bit_vector := "110";
     TX_EIDLE_DEASSERT_DELAY : bit_vector := "100";
     TX_INT_DATAWIDTH : integer := 0;
     TX_LOOPBACK_DRIVE_HIZ : string := "FALSE";
     TX_MAINCURSOR_SEL : bit := '0';
     TX_MARGIN_FULL_0 : bit_vector := "1001110";
     TX_MARGIN_FULL_1 : bit_vector := "1001001";
     TX_MARGIN_FULL_2 : bit_vector := "1000101";
     TX_MARGIN_FULL_3 : bit_vector := "1000010";
     TX_MARGIN_FULL_4 : bit_vector := "1000000";
     TX_MARGIN_LOW_0 : bit_vector := "1000110";
     TX_MARGIN_LOW_1 : bit_vector := "1000100";
     TX_MARGIN_LOW_2 : bit_vector := "1000010";
     TX_MARGIN_LOW_3 : bit_vector := "1000000";
     TX_MARGIN_LOW_4 : bit_vector := "1000000";
     TX_QPI_STATUS_EN : bit := '0';
     TX_RXDETECT_CFG : bit_vector := X"1832";
     TX_RXDETECT_PRECHARGE_TIME : bit_vector := X"00000";
     TX_RXDETECT_REF : bit_vector := "100";
     TX_XCLK_SEL : string := "TXUSR";
     UCODEER_CLR : bit := '0';
     USE_PCS_CLK_PHASE_SEL : bit := '0'
  );
  port (
     CPLLFBCLKLOST : out std_ulogic;
     CPLLLOCK : out std_ulogic;
     CPLLREFCLKLOST : out std_ulogic;
     DMONITOROUT : out std_logic_vector(14 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     EYESCANDATAERROR : out std_ulogic;
     GTHTXN : out std_ulogic;
     GTHTXP : out std_ulogic;
     GTREFCLKMONITOR : out std_ulogic;
     PCSRSVDOUT : out std_logic_vector(15 downto 0);
     PHYSTATUS : out std_ulogic;
     RSOSINTDONE : out std_ulogic;
     RXBUFSTATUS : out std_logic_vector(2 downto 0);
     RXBYTEISALIGNED : out std_ulogic;
     RXBYTEREALIGN : out std_ulogic;
     RXCDRLOCK : out std_ulogic;
     RXCHANBONDSEQ : out std_ulogic;
     RXCHANISALIGNED : out std_ulogic;
     RXCHANREALIGN : out std_ulogic;
     RXCHARISCOMMA : out std_logic_vector(7 downto 0);
     RXCHARISK : out std_logic_vector(7 downto 0);
     RXCHBONDO : out std_logic_vector(4 downto 0);
     RXCLKCORCNT : out std_logic_vector(1 downto 0);
     RXCOMINITDET : out std_ulogic;
     RXCOMMADET : out std_ulogic;
     RXCOMSASDET : out std_ulogic;
     RXCOMWAKEDET : out std_ulogic;
     RXDATA : out std_logic_vector(63 downto 0);
     RXDATAVALID : out std_logic_vector(1 downto 0);
     RXDFESLIDETAPSTARTED : out std_ulogic;
     RXDFESLIDETAPSTROBEDONE : out std_ulogic;
     RXDFESLIDETAPSTROBESTARTED : out std_ulogic;
     RXDFESTADAPTDONE : out std_ulogic;
     RXDISPERR : out std_logic_vector(7 downto 0);
     RXDLYSRESETDONE : out std_ulogic;
     RXELECIDLE : out std_ulogic;
     RXHEADER : out std_logic_vector(5 downto 0);
     RXHEADERVALID : out std_logic_vector(1 downto 0);
     RXMONITOROUT : out std_logic_vector(6 downto 0);
     RXNOTINTABLE : out std_logic_vector(7 downto 0);
     RXOSINTSTARTED : out std_ulogic;
     RXOSINTSTROBEDONE : out std_ulogic;
     RXOSINTSTROBESTARTED : out std_ulogic;
     RXOUTCLK : out std_ulogic;
     RXOUTCLKFABRIC : out std_ulogic;
     RXOUTCLKPCS : out std_ulogic;
     RXPHALIGNDONE : out std_ulogic;
     RXPHMONITOR : out std_logic_vector(4 downto 0);
     RXPHSLIPMONITOR : out std_logic_vector(4 downto 0);
     RXPMARESETDONE : out std_ulogic;
     RXPRBSERR : out std_ulogic;
     RXQPISENN : out std_ulogic;
     RXQPISENP : out std_ulogic;
     RXRATEDONE : out std_ulogic;
     RXRESETDONE : out std_ulogic;
     RXSTARTOFSEQ : out std_logic_vector(1 downto 0);
     RXSTATUS : out std_logic_vector(2 downto 0);
     RXSYNCDONE : out std_ulogic;
     RXSYNCOUT : out std_ulogic;
     RXVALID : out std_ulogic;
     TXBUFSTATUS : out std_logic_vector(1 downto 0);
     TXCOMFINISH : out std_ulogic;
     TXDLYSRESETDONE : out std_ulogic;
     TXGEARBOXREADY : out std_ulogic;
     TXOUTCLK : out std_ulogic;
     TXOUTCLKFABRIC : out std_ulogic;
     TXOUTCLKPCS : out std_ulogic;
     TXPHALIGNDONE : out std_ulogic;
     TXPHINITDONE : out std_ulogic;
     TXPMARESETDONE : out std_ulogic;
     TXQPISENN : out std_ulogic;
     TXQPISENP : out std_ulogic;
     TXRATEDONE : out std_ulogic;
     TXRESETDONE : out std_ulogic;
     TXSYNCDONE : out std_ulogic;
     TXSYNCOUT : out std_ulogic;
     CFGRESET : in std_ulogic;
     CLKRSVD0 : in std_ulogic;
     CLKRSVD1 : in std_ulogic;
     CPLLLOCKDETCLK : in std_ulogic;
     CPLLLOCKEN : in std_ulogic;
     CPLLPD : in std_ulogic;
     CPLLREFCLKSEL : in std_logic_vector(2 downto 0);
     CPLLRESET : in std_ulogic;
     DMONFIFORESET : in std_ulogic;
     DMONITORCLK : in std_ulogic;
     DRPADDR : in std_logic_vector(8 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     EYESCANMODE : in std_ulogic;
     EYESCANRESET : in std_ulogic;
     EYESCANTRIGGER : in std_ulogic;
     GTGREFCLK : in std_ulogic;
     GTHRXN : in std_ulogic;
     GTHRXP : in std_ulogic;
     GTNORTHREFCLK0 : in std_ulogic;
     GTNORTHREFCLK1 : in std_ulogic;
     GTREFCLK0 : in std_ulogic;
     GTREFCLK1 : in std_ulogic;
     GTRESETSEL : in std_ulogic;
     GTRSVD : in std_logic_vector(15 downto 0);
     GTRXRESET : in std_ulogic;
     GTSOUTHREFCLK0 : in std_ulogic;
     GTSOUTHREFCLK1 : in std_ulogic;
     GTTXRESET : in std_ulogic;
     LOOPBACK : in std_logic_vector(2 downto 0);
     PCSRSVDIN : in std_logic_vector(15 downto 0);
     PCSRSVDIN2 : in std_logic_vector(4 downto 0);
     PMARSVDIN : in std_logic_vector(4 downto 0);
     QPLLCLK : in std_ulogic;
     QPLLREFCLK : in std_ulogic;
     RESETOVRD : in std_ulogic;
     RX8B10BEN : in std_ulogic;
     RXADAPTSELTEST : in std_logic_vector(13 downto 0);
     RXBUFRESET : in std_ulogic;
     RXCDRFREQRESET : in std_ulogic;
     RXCDRHOLD : in std_ulogic;
     RXCDROVRDEN : in std_ulogic;
     RXCDRRESET : in std_ulogic;
     RXCDRRESETRSV : in std_ulogic;
     RXCHBONDEN : in std_ulogic;
     RXCHBONDI : in std_logic_vector(4 downto 0);
     RXCHBONDLEVEL : in std_logic_vector(2 downto 0);
     RXCHBONDMASTER : in std_ulogic;
     RXCHBONDSLAVE : in std_ulogic;
     RXCOMMADETEN : in std_ulogic;
     RXDDIEN : in std_ulogic;
     RXDFEAGCHOLD : in std_ulogic;
     RXDFEAGCOVRDEN : in std_ulogic;
     RXDFEAGCTRL : in std_logic_vector(4 downto 0);
     RXDFECM1EN : in std_ulogic;
     RXDFELFHOLD : in std_ulogic;
     RXDFELFOVRDEN : in std_ulogic;
     RXDFELPMRESET : in std_ulogic;
     RXDFESLIDETAP : in std_logic_vector(4 downto 0);
     RXDFESLIDETAPADAPTEN : in std_ulogic;
     RXDFESLIDETAPHOLD : in std_ulogic;
     RXDFESLIDETAPID : in std_logic_vector(5 downto 0);
     RXDFESLIDETAPINITOVRDEN : in std_ulogic;
     RXDFESLIDETAPONLYADAPTEN : in std_ulogic;
     RXDFESLIDETAPOVRDEN : in std_ulogic;
     RXDFESLIDETAPSTROBE : in std_ulogic;
     RXDFETAP2HOLD : in std_ulogic;
     RXDFETAP2OVRDEN : in std_ulogic;
     RXDFETAP3HOLD : in std_ulogic;
     RXDFETAP3OVRDEN : in std_ulogic;
     RXDFETAP4HOLD : in std_ulogic;
     RXDFETAP4OVRDEN : in std_ulogic;
     RXDFETAP5HOLD : in std_ulogic;
     RXDFETAP5OVRDEN : in std_ulogic;
     RXDFETAP6HOLD : in std_ulogic;
     RXDFETAP6OVRDEN : in std_ulogic;
     RXDFETAP7HOLD : in std_ulogic;
     RXDFETAP7OVRDEN : in std_ulogic;
     RXDFEUTHOLD : in std_ulogic;
     RXDFEUTOVRDEN : in std_ulogic;
     RXDFEVPHOLD : in std_ulogic;
     RXDFEVPOVRDEN : in std_ulogic;
     RXDFEVSEN : in std_ulogic;
     RXDFEXYDEN : in std_ulogic;
     RXDLYBYPASS : in std_ulogic;
     RXDLYEN : in std_ulogic;
     RXDLYOVRDEN : in std_ulogic;
     RXDLYSRESET : in std_ulogic;
     RXELECIDLEMODE : in std_logic_vector(1 downto 0);
     RXGEARBOXSLIP : in std_ulogic;
     RXLPMEN : in std_ulogic;
     RXLPMHFHOLD : in std_ulogic;
     RXLPMHFOVRDEN : in std_ulogic;
     RXLPMLFHOLD : in std_ulogic;
     RXLPMLFKLOVRDEN : in std_ulogic;
     RXMCOMMAALIGNEN : in std_ulogic;
     RXMONITORSEL : in std_logic_vector(1 downto 0);
     RXOOBRESET : in std_ulogic;
     RXOSCALRESET : in std_ulogic;
     RXOSHOLD : in std_ulogic;
     RXOSINTCFG : in std_logic_vector(3 downto 0);
     RXOSINTEN : in std_ulogic;
     RXOSINTHOLD : in std_ulogic;
     RXOSINTID0 : in std_logic_vector(3 downto 0);
     RXOSINTNTRLEN : in std_ulogic;
     RXOSINTOVRDEN : in std_ulogic;
     RXOSINTSTROBE : in std_ulogic;
     RXOSINTTESTOVRDEN : in std_ulogic;
     RXOSOVRDEN : in std_ulogic;
     RXOUTCLKSEL : in std_logic_vector(2 downto 0);
     RXPCOMMAALIGNEN : in std_ulogic;
     RXPCSRESET : in std_ulogic;
     RXPD : in std_logic_vector(1 downto 0);
     RXPHALIGN : in std_ulogic;
     RXPHALIGNEN : in std_ulogic;
     RXPHDLYPD : in std_ulogic;
     RXPHDLYRESET : in std_ulogic;
     RXPHOVRDEN : in std_ulogic;
     RXPMARESET : in std_ulogic;
     RXPOLARITY : in std_ulogic;
     RXPRBSCNTRESET : in std_ulogic;
     RXPRBSSEL : in std_logic_vector(2 downto 0);
     RXQPIEN : in std_ulogic;
     RXRATE : in std_logic_vector(2 downto 0);
     RXRATEMODE : in std_ulogic;
     RXSLIDE : in std_ulogic;
     RXSYNCALLIN : in std_ulogic;
     RXSYNCIN : in std_ulogic;
     RXSYNCMODE : in std_ulogic;
     RXSYSCLKSEL : in std_logic_vector(1 downto 0);
     RXUSERRDY : in std_ulogic;
     RXUSRCLK : in std_ulogic;
     RXUSRCLK2 : in std_ulogic;
     SETERRSTATUS : in std_ulogic;
     SIGVALIDCLK : in std_ulogic;
     TSTIN : in std_logic_vector(19 downto 0);
     TX8B10BBYPASS : in std_logic_vector(7 downto 0);
     TX8B10BEN : in std_ulogic;
     TXBUFDIFFCTRL : in std_logic_vector(2 downto 0);
     TXCHARDISPMODE : in std_logic_vector(7 downto 0);
     TXCHARDISPVAL : in std_logic_vector(7 downto 0);
     TXCHARISK : in std_logic_vector(7 downto 0);
     TXCOMINIT : in std_ulogic;
     TXCOMSAS : in std_ulogic;
     TXCOMWAKE : in std_ulogic;
     TXDATA : in std_logic_vector(63 downto 0);
     TXDEEMPH : in std_ulogic;
     TXDETECTRX : in std_ulogic;
     TXDIFFCTRL : in std_logic_vector(3 downto 0);
     TXDIFFPD : in std_ulogic;
     TXDLYBYPASS : in std_ulogic;
     TXDLYEN : in std_ulogic;
     TXDLYHOLD : in std_ulogic;
     TXDLYOVRDEN : in std_ulogic;
     TXDLYSRESET : in std_ulogic;
     TXDLYUPDOWN : in std_ulogic;
     TXELECIDLE : in std_ulogic;
     TXHEADER : in std_logic_vector(2 downto 0);
     TXINHIBIT : in std_ulogic;
     TXMAINCURSOR : in std_logic_vector(6 downto 0);
     TXMARGIN : in std_logic_vector(2 downto 0);
     TXOUTCLKSEL : in std_logic_vector(2 downto 0);
     TXPCSRESET : in std_ulogic;
     TXPD : in std_logic_vector(1 downto 0);
     TXPDELECIDLEMODE : in std_ulogic;
     TXPHALIGN : in std_ulogic;
     TXPHALIGNEN : in std_ulogic;
     TXPHDLYPD : in std_ulogic;
     TXPHDLYRESET : in std_ulogic;
     TXPHDLYTSTCLK : in std_ulogic;
     TXPHINIT : in std_ulogic;
     TXPHOVRDEN : in std_ulogic;
     TXPIPPMEN : in std_ulogic;
     TXPIPPMOVRDEN : in std_ulogic;
     TXPIPPMPD : in std_ulogic;
     TXPIPPMSEL : in std_ulogic;
     TXPIPPMSTEPSIZE : in std_logic_vector(4 downto 0);
     TXPISOPD : in std_ulogic;
     TXPMARESET : in std_ulogic;
     TXPOLARITY : in std_ulogic;
     TXPOSTCURSOR : in std_logic_vector(4 downto 0);
     TXPOSTCURSORINV : in std_ulogic;
     TXPRBSFORCEERR : in std_ulogic;
     TXPRBSSEL : in std_logic_vector(2 downto 0);
     TXPRECURSOR : in std_logic_vector(4 downto 0);
     TXPRECURSORINV : in std_ulogic;
     TXQPIBIASEN : in std_ulogic;
     TXQPISTRONGPDOWN : in std_ulogic;
     TXQPIWEAKPUP : in std_ulogic;
     TXRATE : in std_logic_vector(2 downto 0);
     TXRATEMODE : in std_ulogic;
     TXSEQUENCE : in std_logic_vector(6 downto 0);
     TXSTARTSEQ : in std_ulogic;
     TXSWING : in std_ulogic;
     TXSYNCALLIN : in std_ulogic;
     TXSYNCIN : in std_ulogic;
     TXSYNCMODE : in std_ulogic;
     TXSYSCLKSEL : in std_logic_vector(1 downto 0);
     TXUSERRDY : in std_ulogic;
     TXUSRCLK : in std_ulogic;
     TXUSRCLK2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTHE2_CHANNEL : component is "PRIMITIVE";

----- component GTHE2_COMMON -----
component GTHE2_COMMON
  generic (
     BIAS_CFG : bit_vector := X"0000040000001000";
     COMMON_CFG : bit_vector := X"0000001C";
     IS_DRPCLK_INVERTED : bit := '0';
     IS_GTGREFCLK_INVERTED : bit := '0';
     IS_QPLLLOCKDETCLK_INVERTED : bit := '0';
     QPLL_CFG : bit_vector := X"0480181";
     QPLL_CLKOUT_CFG : bit_vector := "0000";
     QPLL_COARSE_FREQ_OVRD : bit_vector := "010000";
     QPLL_COARSE_FREQ_OVRD_EN : bit := '0';
     QPLL_CP : bit_vector := "0000011111";
     QPLL_CP_MONITOR_EN : bit := '0';
     QPLL_DMONITOR_SEL : bit := '0';
     QPLL_FBDIV : bit_vector := "0000000000";
     QPLL_FBDIV_MONITOR_EN : bit := '0';
     QPLL_FBDIV_RATIO : bit := '0';
     QPLL_INIT_CFG : bit_vector := X"000006";
     QPLL_LOCK_CFG : bit_vector := X"01E8";
     QPLL_LPF : bit_vector := "1111";
     QPLL_REFCLK_DIV : integer := 2;
     QPLL_RP_COMP : bit := '0';
     QPLL_VTRL_RESET : bit_vector := "00";
     RCAL_CFG : bit_vector := "00";
     RSVD_ATTR0 : bit_vector := X"0000";
     RSVD_ATTR1 : bit_vector := X"0000";
     SIM_QPLLREFCLK_SEL : bit_vector := "001";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_VERSION : string := "1.1"
  );
  port (
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     PMARSVDOUT : out std_logic_vector(15 downto 0);
     QPLLDMONITOR : out std_logic_vector(7 downto 0);
     QPLLFBCLKLOST : out std_ulogic;
     QPLLLOCK : out std_ulogic;
     QPLLOUTCLK : out std_ulogic;
     QPLLOUTREFCLK : out std_ulogic;
     QPLLREFCLKLOST : out std_ulogic;
     REFCLKOUTMONITOR : out std_ulogic;
     BGBYPASSB : in std_ulogic;
     BGMONITORENB : in std_ulogic;
     BGPDB : in std_ulogic;
     BGRCALOVRD : in std_logic_vector(4 downto 0);
     BGRCALOVRDENB : in std_ulogic;
     DRPADDR : in std_logic_vector(7 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     GTGREFCLK : in std_ulogic;
     GTNORTHREFCLK0 : in std_ulogic;
     GTNORTHREFCLK1 : in std_ulogic;
     GTREFCLK0 : in std_ulogic;
     GTREFCLK1 : in std_ulogic;
     GTSOUTHREFCLK0 : in std_ulogic;
     GTSOUTHREFCLK1 : in std_ulogic;
     PMARSVD : in std_logic_vector(7 downto 0);
     QPLLLOCKDETCLK : in std_ulogic;
     QPLLLOCKEN : in std_ulogic;
     QPLLOUTRESET : in std_ulogic;
     QPLLPD : in std_ulogic;
     QPLLREFCLKSEL : in std_logic_vector(2 downto 0);
     QPLLRESET : in std_ulogic;
     QPLLRSVD1 : in std_logic_vector(15 downto 0);
     QPLLRSVD2 : in std_logic_vector(4 downto 0);
     RCALENB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTHE2_COMMON : component is "PRIMITIVE";

----- component GTHE3_CHANNEL -----
component GTHE3_CHANNEL
  generic (
     ACJTAG_DEBUG_MODE : bit := '0';
     ACJTAG_MODE : bit := '0';
     ACJTAG_RESET : bit := '0';
     ADAPT_CFG0 : std_logic_vector(15 downto 0) := X"F800";
     ADAPT_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     ALIGN_COMMA_DOUBLE : string := "FALSE";
     ALIGN_COMMA_ENABLE : std_logic_vector(9 downto 0) := "0001111111";
     ALIGN_COMMA_WORD : integer := 1;
     ALIGN_MCOMMA_DET : string := "TRUE";
     ALIGN_MCOMMA_VALUE : std_logic_vector(9 downto 0) := "1010000011";
     ALIGN_PCOMMA_DET : string := "TRUE";
     ALIGN_PCOMMA_VALUE : std_logic_vector(9 downto 0) := "0101111100";
     A_RXOSCALRESET : bit := '0';
     A_RXPROGDIVRESET : bit := '0';
     A_TXPROGDIVRESET : bit := '0';
     CBCC_DATA_SOURCE_SEL : string := "DECODED";
     CDR_SWAP_MODE_EN : bit := '0';
     CHAN_BOND_KEEP_ALIGN : string := "FALSE";
     CHAN_BOND_MAX_SKEW : integer := 7;
     CHAN_BOND_SEQ_1_1 : std_logic_vector(9 downto 0) := "0101111100";
     CHAN_BOND_SEQ_1_2 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_3 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_4 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CHAN_BOND_SEQ_2_1 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_2 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_3 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_4 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CHAN_BOND_SEQ_2_USE : string := "FALSE";
     CHAN_BOND_SEQ_LEN : integer := 2;
     CLK_CORRECT_USE : string := "TRUE";
     CLK_COR_KEEP_IDLE : string := "FALSE";
     CLK_COR_MAX_LAT : integer := 20;
     CLK_COR_MIN_LAT : integer := 18;
     CLK_COR_PRECEDENCE : string := "TRUE";
     CLK_COR_REPEAT_WAIT : integer := 0;
     CLK_COR_SEQ_1_1 : std_logic_vector(9 downto 0) := "0100011100";
     CLK_COR_SEQ_1_2 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_3 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_4 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CLK_COR_SEQ_2_1 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_2 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_3 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_4 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CLK_COR_SEQ_2_USE : string := "FALSE";
     CLK_COR_SEQ_LEN : integer := 2;
     CPLL_CFG0 : std_logic_vector(15 downto 0) := X"20F8";
     CPLL_CFG1 : std_logic_vector(15 downto 0) := X"A494";
     CPLL_CFG2 : std_logic_vector(15 downto 0) := X"F001";
     CPLL_CFG3 : std_logic_vector(5 downto 0) := "00" & X"0";
     CPLL_FBDIV : integer := 4;
     CPLL_FBDIV_45 : integer := 4;
     CPLL_INIT_CFG0 : std_logic_vector(15 downto 0) := X"001E";
     CPLL_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     CPLL_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     CPLL_REFCLK_DIV : integer := 1;
     DDI_CTRL : std_logic_vector(1 downto 0) := "00";
     DDI_REALIGN_WAIT : integer := 15;
     DEC_MCOMMA_DETECT : string := "TRUE";
     DEC_PCOMMA_DETECT : string := "TRUE";
     DEC_VALID_COMMA_ONLY : string := "TRUE";
     DFE_D_X_REL_POS : bit := '0';
     DFE_VCM_COMP_EN : bit := '0';
     DMONITOR_CFG0 : std_logic_vector(9 downto 0) := "00" & X"00";
     DMONITOR_CFG1 : std_logic_vector(7 downto 0) := X"00";
     ES_CLK_PHASE_SEL : bit := '0';
     ES_CONTROL : std_logic_vector(5 downto 0) := "000000";
     ES_ERRDET_EN : string := "FALSE";
     ES_EYE_SCAN_EN : string := "FALSE";
     ES_HORZ_OFFSET : std_logic_vector(11 downto 0) := X"000";
     ES_PMA_CFG : std_logic_vector(9 downto 0) := "0000000000";
     ES_PRESCALE : std_logic_vector(4 downto 0) := "00000";
     ES_QUALIFIER0 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER1 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER2 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER3 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER4 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK0 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK1 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK2 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK3 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK4 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK0 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK1 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK2 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK3 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK4 : std_logic_vector(15 downto 0) := X"0000";
     EVODD_PHI_CFG : std_logic_vector(10 downto 0) := "00000000000";
     EYE_SCAN_SWAP_EN : bit := '0';
     FTS_DESKEW_SEQ_ENABLE : std_logic_vector(3 downto 0) := "1111";
     FTS_LANE_DESKEW_CFG : std_logic_vector(3 downto 0) := "1111";
     FTS_LANE_DESKEW_EN : string := "FALSE";
     GEARBOX_MODE : std_logic_vector(4 downto 0) := "00000";
     GM_BIAS_SELECT : bit := '0';
     LOCAL_MASTER : bit := '0';
     OOBDIVCTL : std_logic_vector(1 downto 0) := "00";
     OOB_PWRUP : bit := '0';
     PCI3_AUTO_REALIGN : string := "FRST_SMPL";
     PCI3_PIPE_RX_ELECIDLE : bit := '1';
     PCI3_RX_ASYNC_EBUF_BYPASS : std_logic_vector(1 downto 0) := "00";
     PCI3_RX_ELECIDLE_EI2_ENABLE : bit := '0';
     PCI3_RX_ELECIDLE_H2L_COUNT : std_logic_vector(5 downto 0) := "000000";
     PCI3_RX_ELECIDLE_H2L_DISABLE : std_logic_vector(2 downto 0) := "000";
     PCI3_RX_ELECIDLE_HI_COUNT : std_logic_vector(5 downto 0) := "000000";
     PCI3_RX_ELECIDLE_LP4_DISABLE : bit := '0';
     PCI3_RX_FIFO_DISABLE : bit := '0';
     PCIE_BUFG_DIV_CTRL : std_logic_vector(15 downto 0) := X"0000";
     PCIE_RXPCS_CFG_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     PCIE_RXPMA_CFG : std_logic_vector(15 downto 0) := X"0000";
     PCIE_TXPCS_CFG_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     PCIE_TXPMA_CFG : std_logic_vector(15 downto 0) := X"0000";
     PCS_PCIE_EN : string := "FALSE";
     PCS_RSVD0 : std_logic_vector(15 downto 0) := "0000000000000000";
     PCS_RSVD1 : std_logic_vector(2 downto 0) := "000";
     PD_TRANS_TIME_FROM_P2 : std_logic_vector(11 downto 0) := X"03C";
     PD_TRANS_TIME_NONE_P2 : std_logic_vector(7 downto 0) := X"19";
     PD_TRANS_TIME_TO_P2 : std_logic_vector(7 downto 0) := X"64";
     PLL_SEL_MODE_GEN12 : std_logic_vector(1 downto 0) := "00";
     PLL_SEL_MODE_GEN3 : std_logic_vector(1 downto 0) := "00";
     PMA_RSV1 : std_logic_vector(15 downto 0) := X"0000";
     PROCESS_PAR : std_logic_vector(2 downto 0) := "010";
     RATE_SW_USE_DRP : bit := '0';
     RESET_POWERSAVE_DISABLE : bit := '0';
     RXBUFRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXBUF_ADDR_MODE : string := "FULL";
     RXBUF_EIDLE_HI_CNT : std_logic_vector(3 downto 0) := "1000";
     RXBUF_EIDLE_LO_CNT : std_logic_vector(3 downto 0) := "0000";
     RXBUF_EN : string := "TRUE";
     RXBUF_RESET_ON_CB_CHANGE : string := "TRUE";
     RXBUF_RESET_ON_COMMAALIGN : string := "FALSE";
     RXBUF_RESET_ON_EIDLE : string := "FALSE";
     RXBUF_RESET_ON_RATE_CHANGE : string := "TRUE";
     RXBUF_THRESH_OVFLW : integer := 0;
     RXBUF_THRESH_OVRD : string := "FALSE";
     RXBUF_THRESH_UNDFLW : integer := 4;
     RXCDRFREQRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXCDRPHRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXCDR_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG0_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG1 : std_logic_vector(15 downto 0) := X"0080";
     RXCDR_CFG1_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG2 : std_logic_vector(15 downto 0) := X"07E6";
     RXCDR_CFG2_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG3_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG4 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG4_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG5 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG5_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_FR_RESET_ON_EIDLE : bit := '0';
     RXCDR_HOLD_DURING_EIDLE : bit := '0';
     RXCDR_LOCK_CFG0 : std_logic_vector(15 downto 0) := X"5080";
     RXCDR_LOCK_CFG1 : std_logic_vector(15 downto 0) := X"07E0";
     RXCDR_LOCK_CFG2 : std_logic_vector(15 downto 0) := X"7C42";
     RXCDR_PH_RESET_ON_EIDLE : bit := '0';
     RXCFOK_CFG0 : std_logic_vector(15 downto 0) := X"4000";
     RXCFOK_CFG1 : std_logic_vector(15 downto 0) := X"0060";
     RXCFOK_CFG2 : std_logic_vector(15 downto 0) := X"000E";
     RXDFELPMRESET_TIME : std_logic_vector(6 downto 0) := "0001111";
     RXDFELPM_KL_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFELPM_KL_CFG1 : std_logic_vector(15 downto 0) := X"0032";
     RXDFELPM_KL_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_CFG0 : std_logic_vector(15 downto 0) := X"0A00";
     RXDFE_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_GC_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_GC_CFG1 : std_logic_vector(15 downto 0) := X"7840";
     RXDFE_GC_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H2_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H2_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H3_CFG0 : std_logic_vector(15 downto 0) := X"4000";
     RXDFE_H3_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H4_CFG0 : std_logic_vector(15 downto 0) := X"2000";
     RXDFE_H4_CFG1 : std_logic_vector(15 downto 0) := X"0003";
     RXDFE_H5_CFG0 : std_logic_vector(15 downto 0) := X"2000";
     RXDFE_H5_CFG1 : std_logic_vector(15 downto 0) := X"0003";
     RXDFE_H6_CFG0 : std_logic_vector(15 downto 0) := X"2000";
     RXDFE_H6_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H7_CFG0 : std_logic_vector(15 downto 0) := X"2000";
     RXDFE_H7_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H8_CFG0 : std_logic_vector(15 downto 0) := X"2000";
     RXDFE_H8_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H9_CFG0 : std_logic_vector(15 downto 0) := X"2000";
     RXDFE_H9_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HA_CFG0 : std_logic_vector(15 downto 0) := X"2000";
     RXDFE_HA_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HB_CFG0 : std_logic_vector(15 downto 0) := X"2000";
     RXDFE_HB_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HC_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HC_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HD_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HD_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HE_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HE_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HF_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HF_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_OS_CFG0 : std_logic_vector(15 downto 0) := X"8000";
     RXDFE_OS_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_UT_CFG0 : std_logic_vector(15 downto 0) := X"8000";
     RXDFE_UT_CFG1 : std_logic_vector(15 downto 0) := X"0003";
     RXDFE_VP_CFG0 : std_logic_vector(15 downto 0) := X"AA00";
     RXDFE_VP_CFG1 : std_logic_vector(15 downto 0) := X"0033";
     RXDLY_CFG : std_logic_vector(15 downto 0) := X"001F";
     RXDLY_LCFG : std_logic_vector(15 downto 0) := X"0030";
     RXELECIDLE_CFG : string := "Sigcfg_4";
     RXGBOX_FIFO_INIT_RD_ADDR : integer := 4;
     RXGEARBOX_EN : string := "FALSE";
     RXISCANRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXLPM_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_GC_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_KH_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_KH_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXLPM_OS_CFG0 : std_logic_vector(15 downto 0) := X"8000";
     RXLPM_OS_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXOOB_CFG : std_logic_vector(8 downto 0) := "000000110";
     RXOOB_CLK_CFG : string := "PMA";
     RXOSCALRESET_TIME : std_logic_vector(4 downto 0) := "00011";
     RXOUT_DIV : integer := 4;
     RXPCSRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXPHBEACON_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXPHDLY_CFG : std_logic_vector(15 downto 0) := X"2020";
     RXPHSAMP_CFG : std_logic_vector(15 downto 0) := X"2100";
     RXPHSLIP_CFG : std_logic_vector(15 downto 0) := X"6622";
     RXPH_MONITOR_SEL : std_logic_vector(4 downto 0) := "00000";
     RXPI_CFG0 : std_logic_vector(1 downto 0) := "00";
     RXPI_CFG1 : std_logic_vector(1 downto 0) := "00";
     RXPI_CFG2 : std_logic_vector(1 downto 0) := "00";
     RXPI_CFG3 : std_logic_vector(1 downto 0) := "00";
     RXPI_CFG4 : bit := '0';
     RXPI_CFG5 : bit := '1';
     RXPI_CFG6 : std_logic_vector(2 downto 0) := "000";
     RXPI_LPM : bit := '0';
     RXPI_VREFSEL : bit := '0';
     RXPMACLK_SEL : string := "DATA";
     RXPMARESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXPRBS_ERR_LOOPBACK : bit := '0';
     RXPRBS_LINKACQ_CNT : integer := 15;
     RXSLIDE_AUTO_WAIT : integer := 7;
     RXSLIDE_MODE : string := "OFF";
     RXSYNC_MULTILANE : bit := '0';
     RXSYNC_OVRD : bit := '0';
     RXSYNC_SKIP_DA : bit := '0';
     RX_AFE_CM_EN : bit := '0';
     RX_BIAS_CFG0 : std_logic_vector(15 downto 0) := X"0AD4";
     RX_BUFFER_CFG : std_logic_vector(5 downto 0) := "000000";
     RX_CAPFF_SARC_ENB : bit := '0';
     RX_CLK25_DIV : integer := 8;
     RX_CLKMUX_EN : bit := '1';
     RX_CLK_SLIP_OVRD : std_logic_vector(4 downto 0) := "00000";
     RX_CM_BUF_CFG : std_logic_vector(3 downto 0) := "1010";
     RX_CM_BUF_PD : bit := '0';
     RX_CM_SEL : std_logic_vector(1 downto 0) := "11";
     RX_CM_TRIM : std_logic_vector(3 downto 0) := "0100";
     RX_CTLE3_LPF : std_logic_vector(7 downto 0) := "00000000";
     RX_DATA_WIDTH : integer := 20;
     RX_DDI_SEL : std_logic_vector(5 downto 0) := "000000";
     RX_DEFER_RESET_BUF_EN : string := "TRUE";
     RX_DFELPM_CFG0 : std_logic_vector(3 downto 0) := "0110";
     RX_DFELPM_CFG1 : bit := '0';
     RX_DFELPM_KLKH_AGC_STUP_EN : bit := '1';
     RX_DFE_AGC_CFG0 : std_logic_vector(1 downto 0) := "00";
     RX_DFE_AGC_CFG1 : std_logic_vector(2 downto 0) := "100";
     RX_DFE_KL_LPM_KH_CFG0 : std_logic_vector(1 downto 0) := "01";
     RX_DFE_KL_LPM_KH_CFG1 : std_logic_vector(2 downto 0) := "010";
     RX_DFE_KL_LPM_KL_CFG0 : std_logic_vector(1 downto 0) := "01";
     RX_DFE_KL_LPM_KL_CFG1 : std_logic_vector(2 downto 0) := "010";
     RX_DFE_LPM_HOLD_DURING_EIDLE : bit := '0';
     RX_DISPERR_SEQ_MATCH : string := "TRUE";
     RX_DIVRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RX_EN_HI_LR : bit := '0';
     RX_EYESCAN_VS_CODE : std_logic_vector(6 downto 0) := "0000000";
     RX_EYESCAN_VS_NEG_DIR : bit := '0';
     RX_EYESCAN_VS_RANGE : std_logic_vector(1 downto 0) := "00";
     RX_EYESCAN_VS_UT_SIGN : bit := '0';
     RX_FABINT_USRCLK_FLOP : bit := '0';
     RX_INT_DATAWIDTH : integer := 1;
     RX_PMA_POWER_SAVE : bit := '0';
     RX_PROGDIV_CFG : real := 0.0;
     RX_SAMPLE_PERIOD : std_logic_vector(2 downto 0) := "101";
     RX_SIG_VALID_DLY : integer := 11;
     RX_SUM_DFETAPREP_EN : bit := '0';
     RX_SUM_IREF_TUNE : std_logic_vector(3 downto 0) := "0000";
     RX_SUM_RES_CTRL : std_logic_vector(1 downto 0) := "00";
     RX_SUM_VCMTUNE : std_logic_vector(3 downto 0) := "0000";
     RX_SUM_VCM_OVWR : bit := '0';
     RX_SUM_VREF_TUNE : std_logic_vector(2 downto 0) := "000";
     RX_TUNE_AFE_OS : std_logic_vector(1 downto 0) := "00";
     RX_WIDEMODE_CDR : bit := '0';
     RX_XCLK_SEL : string := "RXDES";
     SAS_MAX_COM : integer := 64;
     SAS_MIN_COM : integer := 36;
     SATA_BURST_SEQ_LEN : std_logic_vector(3 downto 0) := "1111";
     SATA_BURST_VAL : std_logic_vector(2 downto 0) := "100";
     SATA_CPLL_CFG : string := "VCO_3000MHZ";
     SATA_EIDLE_VAL : std_logic_vector(2 downto 0) := "100";
     SATA_MAX_BURST : integer := 8;
     SATA_MAX_INIT : integer := 21;
     SATA_MAX_WAKE : integer := 7;
     SATA_MIN_BURST : integer := 4;
     SATA_MIN_INIT : integer := 12;
     SATA_MIN_WAKE : integer := 4;
     SHOW_REALIGN_COMMA : string := "TRUE";
     SIM_MODE : string := "FAST";
     SIM_RECEIVER_DETECT_PASS : string := "TRUE";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_TX_EIDLE_DRIVE_LEVEL : bit := '0';
     SIM_VERSION : integer := 2;
     TAPDLY_SET_TX : std_logic_vector(1 downto 0) := "00";
     TEMPERATUR_PAR : std_logic_vector(3 downto 0) := "0010";
     TERM_RCAL_CFG : std_logic_vector(14 downto 0) := "100001000010000";
     TERM_RCAL_OVRD : std_logic_vector(2 downto 0) := "000";
     TRANS_TIME_RATE : std_logic_vector(7 downto 0) := X"0E";
     TST_RSV0 : std_logic_vector(7 downto 0) := X"00";
     TST_RSV1 : std_logic_vector(7 downto 0) := X"00";
     TXBUF_EN : string := "TRUE";
     TXBUF_RESET_ON_RATE_CHANGE : string := "FALSE";
     TXDLY_CFG : std_logic_vector(15 downto 0) := X"001F";
     TXDLY_LCFG : std_logic_vector(15 downto 0) := X"0030";
     TXDRVBIAS_N : std_logic_vector(3 downto 0) := "1010";
     TXDRVBIAS_P : std_logic_vector(3 downto 0) := "1100";
     TXFIFO_ADDR_CFG : string := "LOW";
     TXGBOX_FIFO_INIT_RD_ADDR : integer := 4;
     TXGEARBOX_EN : string := "FALSE";
     TXOUT_DIV : integer := 4;
     TXPCSRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TXPHDLY_CFG0 : std_logic_vector(15 downto 0) := X"2020";
     TXPHDLY_CFG1 : std_logic_vector(15 downto 0) := X"0001";
     TXPH_CFG : std_logic_vector(15 downto 0) := X"0980";
     TXPH_MONITOR_SEL : std_logic_vector(4 downto 0) := "00000";
     TXPI_CFG0 : std_logic_vector(1 downto 0) := "00";
     TXPI_CFG1 : std_logic_vector(1 downto 0) := "00";
     TXPI_CFG2 : std_logic_vector(1 downto 0) := "00";
     TXPI_CFG3 : bit := '0';
     TXPI_CFG4 : bit := '1';
     TXPI_CFG5 : std_logic_vector(2 downto 0) := "000";
     TXPI_GRAY_SEL : bit := '0';
     TXPI_INVSTROBE_SEL : bit := '0';
     TXPI_LPM : bit := '0';
     TXPI_PPMCLK_SEL : string := "TXUSRCLK2";
     TXPI_PPM_CFG : std_logic_vector(7 downto 0) := "00000000";
     TXPI_SYNFREQ_PPM : std_logic_vector(2 downto 0) := "000";
     TXPI_VREFSEL : bit := '0';
     TXPMARESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TXSYNC_MULTILANE : bit := '0';
     TXSYNC_OVRD : bit := '0';
     TXSYNC_SKIP_DA : bit := '0';
     TX_CLK25_DIV : integer := 8;
     TX_CLKMUX_EN : bit := '1';
     TX_DATA_WIDTH : integer := 20;
     TX_DCD_CFG : std_logic_vector(5 downto 0) := "000010";
     TX_DCD_EN : bit := '0';
     TX_DEEMPH0 : std_logic_vector(5 downto 0) := "000000";
     TX_DEEMPH1 : std_logic_vector(5 downto 0) := "000000";
     TX_DIVRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TX_DRIVE_MODE : string := "DIRECT";
     TX_EIDLE_ASSERT_DELAY : std_logic_vector(2 downto 0) := "110";
     TX_EIDLE_DEASSERT_DELAY : std_logic_vector(2 downto 0) := "100";
     TX_EML_PHI_TUNE : bit := '0';
     TX_FABINT_USRCLK_FLOP : bit := '0';
     TX_IDLE_DATA_ZERO : bit := '0';
     TX_INT_DATAWIDTH : integer := 1;
     TX_LOOPBACK_DRIVE_HIZ : string := "FALSE";
     TX_MAINCURSOR_SEL : bit := '0';
     TX_MARGIN_FULL_0 : std_logic_vector(6 downto 0) := "1001110";
     TX_MARGIN_FULL_1 : std_logic_vector(6 downto 0) := "1001001";
     TX_MARGIN_FULL_2 : std_logic_vector(6 downto 0) := "1000101";
     TX_MARGIN_FULL_3 : std_logic_vector(6 downto 0) := "1000010";
     TX_MARGIN_FULL_4 : std_logic_vector(6 downto 0) := "1000000";
     TX_MARGIN_LOW_0 : std_logic_vector(6 downto 0) := "1000110";
     TX_MARGIN_LOW_1 : std_logic_vector(6 downto 0) := "1000100";
     TX_MARGIN_LOW_2 : std_logic_vector(6 downto 0) := "1000010";
     TX_MARGIN_LOW_3 : std_logic_vector(6 downto 0) := "1000000";
     TX_MARGIN_LOW_4 : std_logic_vector(6 downto 0) := "1000000";
     TX_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     TX_PMADATA_OPT : bit := '0';
     TX_PMA_POWER_SAVE : bit := '0';
     TX_PROGCLK_SEL : string := "POSTPI";
     TX_PROGDIV_CFG : real := 0.0;
     TX_QPI_STATUS_EN : bit := '0';
     TX_RXDETECT_CFG : std_logic_vector(13 downto 0) := "00" & X"032";
     TX_RXDETECT_REF : std_logic_vector(2 downto 0) := "100";
     TX_SAMPLE_PERIOD : std_logic_vector(2 downto 0) := "101";
     TX_SARC_LPBK_ENB : bit := '0';
     TX_XCLK_SEL : string := "TXOUT";
     USE_PCS_CLK_PHASE_SEL : bit := '0';
     WB_MODE : std_logic_vector(1 downto 0) := "00"
  );
  port (
     BUFGTCE : out std_logic_vector(2 downto 0);
     BUFGTCEMASK : out std_logic_vector(2 downto 0);
     BUFGTDIV : out std_logic_vector(8 downto 0);
     BUFGTRESET : out std_logic_vector(2 downto 0);
     BUFGTRSTMASK : out std_logic_vector(2 downto 0);
     CPLLFBCLKLOST : out std_ulogic;
     CPLLLOCK : out std_ulogic;
     CPLLREFCLKLOST : out std_ulogic;
     DMONITOROUT : out std_logic_vector(16 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     EYESCANDATAERROR : out std_ulogic;
     GTHTXN : out std_ulogic;
     GTHTXP : out std_ulogic;
     GTPOWERGOOD : out std_ulogic;
     GTREFCLKMONITOR : out std_ulogic;
     PCIERATEGEN3 : out std_ulogic;
     PCIERATEIDLE : out std_ulogic;
     PCIERATEQPLLPD : out std_logic_vector(1 downto 0);
     PCIERATEQPLLRESET : out std_logic_vector(1 downto 0);
     PCIESYNCTXSYNCDONE : out std_ulogic;
     PCIEUSERGEN3RDY : out std_ulogic;
     PCIEUSERPHYSTATUSRST : out std_ulogic;
     PCIEUSERRATESTART : out std_ulogic;
     PCSRSVDOUT : out std_logic_vector(11 downto 0);
     PHYSTATUS : out std_ulogic;
     PINRSRVDAS : out std_logic_vector(7 downto 0);
     RESETEXCEPTION : out std_ulogic;
     RXBUFSTATUS : out std_logic_vector(2 downto 0);
     RXBYTEISALIGNED : out std_ulogic;
     RXBYTEREALIGN : out std_ulogic;
     RXCDRLOCK : out std_ulogic;
     RXCDRPHDONE : out std_ulogic;
     RXCHANBONDSEQ : out std_ulogic;
     RXCHANISALIGNED : out std_ulogic;
     RXCHANREALIGN : out std_ulogic;
     RXCHBONDO : out std_logic_vector(4 downto 0);
     RXCLKCORCNT : out std_logic_vector(1 downto 0);
     RXCOMINITDET : out std_ulogic;
     RXCOMMADET : out std_ulogic;
     RXCOMSASDET : out std_ulogic;
     RXCOMWAKEDET : out std_ulogic;
     RXCTRL0 : out std_logic_vector(15 downto 0);
     RXCTRL1 : out std_logic_vector(15 downto 0);
     RXCTRL2 : out std_logic_vector(7 downto 0);
     RXCTRL3 : out std_logic_vector(7 downto 0);
     RXDATA : out std_logic_vector(127 downto 0);
     RXDATAEXTENDRSVD : out std_logic_vector(7 downto 0);
     RXDATAVALID : out std_logic_vector(1 downto 0);
     RXDLYSRESETDONE : out std_ulogic;
     RXELECIDLE : out std_ulogic;
     RXHEADER : out std_logic_vector(5 downto 0);
     RXHEADERVALID : out std_logic_vector(1 downto 0);
     RXMONITOROUT : out std_logic_vector(6 downto 0);
     RXOSINTDONE : out std_ulogic;
     RXOSINTSTARTED : out std_ulogic;
     RXOSINTSTROBEDONE : out std_ulogic;
     RXOSINTSTROBESTARTED : out std_ulogic;
     RXOUTCLK : out std_ulogic;
     RXOUTCLKFABRIC : out std_ulogic;
     RXOUTCLKPCS : out std_ulogic;
     RXPHALIGNDONE : out std_ulogic;
     RXPHALIGNERR : out std_ulogic;
     RXPMARESETDONE : out std_ulogic;
     RXPRBSERR : out std_ulogic;
     RXPRBSLOCKED : out std_ulogic;
     RXPRGDIVRESETDONE : out std_ulogic;
     RXQPISENN : out std_ulogic;
     RXQPISENP : out std_ulogic;
     RXRATEDONE : out std_ulogic;
     RXRECCLKOUT : out std_ulogic;
     RXRESETDONE : out std_ulogic;
     RXSLIDERDY : out std_ulogic;
     RXSLIPDONE : out std_ulogic;
     RXSLIPOUTCLKRDY : out std_ulogic;
     RXSLIPPMARDY : out std_ulogic;
     RXSTARTOFSEQ : out std_logic_vector(1 downto 0);
     RXSTATUS : out std_logic_vector(2 downto 0);
     RXSYNCDONE : out std_ulogic;
     RXSYNCOUT : out std_ulogic;
     RXVALID : out std_ulogic;
     TXBUFSTATUS : out std_logic_vector(1 downto 0);
     TXCOMFINISH : out std_ulogic;
     TXDLYSRESETDONE : out std_ulogic;
     TXOUTCLK : out std_ulogic;
     TXOUTCLKFABRIC : out std_ulogic;
     TXOUTCLKPCS : out std_ulogic;
     TXPHALIGNDONE : out std_ulogic;
     TXPHINITDONE : out std_ulogic;
     TXPMARESETDONE : out std_ulogic;
     TXPRGDIVRESETDONE : out std_ulogic;
     TXQPISENN : out std_ulogic;
     TXQPISENP : out std_ulogic;
     TXRATEDONE : out std_ulogic;
     TXRESETDONE : out std_ulogic;
     TXSYNCDONE : out std_ulogic;
     TXSYNCOUT : out std_ulogic;
     CFGRESET : in std_ulogic;
     CLKRSVD0 : in std_ulogic;
     CLKRSVD1 : in std_ulogic;
     CPLLLOCKDETCLK : in std_ulogic;
     CPLLLOCKEN : in std_ulogic;
     CPLLPD : in std_ulogic;
     CPLLREFCLKSEL : in std_logic_vector(2 downto 0);
     CPLLRESET : in std_ulogic;
     DMONFIFORESET : in std_ulogic;
     DMONITORCLK : in std_ulogic;
     DRPADDR : in std_logic_vector(8 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     EVODDPHICALDONE : in std_ulogic;
     EVODDPHICALSTART : in std_ulogic;
     EVODDPHIDRDEN : in std_ulogic;
     EVODDPHIDWREN : in std_ulogic;
     EVODDPHIXRDEN : in std_ulogic;
     EVODDPHIXWREN : in std_ulogic;
     EYESCANMODE : in std_ulogic;
     EYESCANRESET : in std_ulogic;
     EYESCANTRIGGER : in std_ulogic;
     GTGREFCLK : in std_ulogic;
     GTHRXN : in std_ulogic;
     GTHRXP : in std_ulogic;
     GTNORTHREFCLK0 : in std_ulogic;
     GTNORTHREFCLK1 : in std_ulogic;
     GTREFCLK0 : in std_ulogic;
     GTREFCLK1 : in std_ulogic;
     GTRESETSEL : in std_ulogic;
     GTRSVD : in std_logic_vector(15 downto 0);
     GTRXRESET : in std_ulogic;
     GTSOUTHREFCLK0 : in std_ulogic;
     GTSOUTHREFCLK1 : in std_ulogic;
     GTTXRESET : in std_ulogic;
     LOOPBACK : in std_logic_vector(2 downto 0);
     LPBKRXTXSEREN : in std_ulogic;
     LPBKTXRXSEREN : in std_ulogic;
     PCIEEQRXEQADAPTDONE : in std_ulogic;
     PCIERSTIDLE : in std_ulogic;
     PCIERSTTXSYNCSTART : in std_ulogic;
     PCIEUSERRATEDONE : in std_ulogic;
     PCSRSVDIN : in std_logic_vector(15 downto 0);
     PCSRSVDIN2 : in std_logic_vector(4 downto 0);
     PMARSVDIN : in std_logic_vector(4 downto 0);
     QPLL0CLK : in std_ulogic;
     QPLL0REFCLK : in std_ulogic;
     QPLL1CLK : in std_ulogic;
     QPLL1REFCLK : in std_ulogic;
     RESETOVRD : in std_ulogic;
     RSTCLKENTX : in std_ulogic;
     RX8B10BEN : in std_ulogic;
     RXBUFRESET : in std_ulogic;
     RXCDRFREQRESET : in std_ulogic;
     RXCDRHOLD : in std_ulogic;
     RXCDROVRDEN : in std_ulogic;
     RXCDRRESET : in std_ulogic;
     RXCDRRESETRSV : in std_ulogic;
     RXCHBONDEN : in std_ulogic;
     RXCHBONDI : in std_logic_vector(4 downto 0);
     RXCHBONDLEVEL : in std_logic_vector(2 downto 0);
     RXCHBONDMASTER : in std_ulogic;
     RXCHBONDSLAVE : in std_ulogic;
     RXCOMMADETEN : in std_ulogic;
     RXDFEAGCCTRL : in std_logic_vector(1 downto 0);
     RXDFEAGCHOLD : in std_ulogic;
     RXDFEAGCOVRDEN : in std_ulogic;
     RXDFELFHOLD : in std_ulogic;
     RXDFELFOVRDEN : in std_ulogic;
     RXDFELPMRESET : in std_ulogic;
     RXDFETAP10HOLD : in std_ulogic;
     RXDFETAP10OVRDEN : in std_ulogic;
     RXDFETAP11HOLD : in std_ulogic;
     RXDFETAP11OVRDEN : in std_ulogic;
     RXDFETAP12HOLD : in std_ulogic;
     RXDFETAP12OVRDEN : in std_ulogic;
     RXDFETAP13HOLD : in std_ulogic;
     RXDFETAP13OVRDEN : in std_ulogic;
     RXDFETAP14HOLD : in std_ulogic;
     RXDFETAP14OVRDEN : in std_ulogic;
     RXDFETAP15HOLD : in std_ulogic;
     RXDFETAP15OVRDEN : in std_ulogic;
     RXDFETAP2HOLD : in std_ulogic;
     RXDFETAP2OVRDEN : in std_ulogic;
     RXDFETAP3HOLD : in std_ulogic;
     RXDFETAP3OVRDEN : in std_ulogic;
     RXDFETAP4HOLD : in std_ulogic;
     RXDFETAP4OVRDEN : in std_ulogic;
     RXDFETAP5HOLD : in std_ulogic;
     RXDFETAP5OVRDEN : in std_ulogic;
     RXDFETAP6HOLD : in std_ulogic;
     RXDFETAP6OVRDEN : in std_ulogic;
     RXDFETAP7HOLD : in std_ulogic;
     RXDFETAP7OVRDEN : in std_ulogic;
     RXDFETAP8HOLD : in std_ulogic;
     RXDFETAP8OVRDEN : in std_ulogic;
     RXDFETAP9HOLD : in std_ulogic;
     RXDFETAP9OVRDEN : in std_ulogic;
     RXDFEUTHOLD : in std_ulogic;
     RXDFEUTOVRDEN : in std_ulogic;
     RXDFEVPHOLD : in std_ulogic;
     RXDFEVPOVRDEN : in std_ulogic;
     RXDFEVSEN : in std_ulogic;
     RXDFEXYDEN : in std_ulogic;
     RXDLYBYPASS : in std_ulogic;
     RXDLYEN : in std_ulogic;
     RXDLYOVRDEN : in std_ulogic;
     RXDLYSRESET : in std_ulogic;
     RXELECIDLEMODE : in std_logic_vector(1 downto 0);
     RXGEARBOXSLIP : in std_ulogic;
     RXLATCLK : in std_ulogic;
     RXLPMEN : in std_ulogic;
     RXLPMGCHOLD : in std_ulogic;
     RXLPMGCOVRDEN : in std_ulogic;
     RXLPMHFHOLD : in std_ulogic;
     RXLPMHFOVRDEN : in std_ulogic;
     RXLPMLFHOLD : in std_ulogic;
     RXLPMLFKLOVRDEN : in std_ulogic;
     RXLPMOSHOLD : in std_ulogic;
     RXLPMOSOVRDEN : in std_ulogic;
     RXMCOMMAALIGNEN : in std_ulogic;
     RXMONITORSEL : in std_logic_vector(1 downto 0);
     RXOOBRESET : in std_ulogic;
     RXOSCALRESET : in std_ulogic;
     RXOSHOLD : in std_ulogic;
     RXOSINTCFG : in std_logic_vector(3 downto 0);
     RXOSINTEN : in std_ulogic;
     RXOSINTHOLD : in std_ulogic;
     RXOSINTOVRDEN : in std_ulogic;
     RXOSINTSTROBE : in std_ulogic;
     RXOSINTTESTOVRDEN : in std_ulogic;
     RXOSOVRDEN : in std_ulogic;
     RXOUTCLKSEL : in std_logic_vector(2 downto 0);
     RXPCOMMAALIGNEN : in std_ulogic;
     RXPCSRESET : in std_ulogic;
     RXPD : in std_logic_vector(1 downto 0);
     RXPHALIGN : in std_ulogic;
     RXPHALIGNEN : in std_ulogic;
     RXPHDLYPD : in std_ulogic;
     RXPHDLYRESET : in std_ulogic;
     RXPHOVRDEN : in std_ulogic;
     RXPLLCLKSEL : in std_logic_vector(1 downto 0);
     RXPMARESET : in std_ulogic;
     RXPOLARITY : in std_ulogic;
     RXPRBSCNTRESET : in std_ulogic;
     RXPRBSSEL : in std_logic_vector(3 downto 0);
     RXPROGDIVRESET : in std_ulogic;
     RXQPIEN : in std_ulogic;
     RXRATE : in std_logic_vector(2 downto 0);
     RXRATEMODE : in std_ulogic;
     RXSLIDE : in std_ulogic;
     RXSLIPOUTCLK : in std_ulogic;
     RXSLIPPMA : in std_ulogic;
     RXSYNCALLIN : in std_ulogic;
     RXSYNCIN : in std_ulogic;
     RXSYNCMODE : in std_ulogic;
     RXSYSCLKSEL : in std_logic_vector(1 downto 0);
     RXUSERRDY : in std_ulogic;
     RXUSRCLK : in std_ulogic;
     RXUSRCLK2 : in std_ulogic;
     SIGVALIDCLK : in std_ulogic;
     TSTIN : in std_logic_vector(19 downto 0);
     TX8B10BBYPASS : in std_logic_vector(7 downto 0);
     TX8B10BEN : in std_ulogic;
     TXBUFDIFFCTRL : in std_logic_vector(2 downto 0);
     TXCOMINIT : in std_ulogic;
     TXCOMSAS : in std_ulogic;
     TXCOMWAKE : in std_ulogic;
     TXCTRL0 : in std_logic_vector(15 downto 0);
     TXCTRL1 : in std_logic_vector(15 downto 0);
     TXCTRL2 : in std_logic_vector(7 downto 0);
     TXDATA : in std_logic_vector(127 downto 0);
     TXDATAEXTENDRSVD : in std_logic_vector(7 downto 0);
     TXDEEMPH : in std_ulogic;
     TXDETECTRX : in std_ulogic;
     TXDIFFCTRL : in std_logic_vector(3 downto 0);
     TXDIFFPD : in std_ulogic;
     TXDLYBYPASS : in std_ulogic;
     TXDLYEN : in std_ulogic;
     TXDLYHOLD : in std_ulogic;
     TXDLYOVRDEN : in std_ulogic;
     TXDLYSRESET : in std_ulogic;
     TXDLYUPDOWN : in std_ulogic;
     TXELECIDLE : in std_ulogic;
     TXHEADER : in std_logic_vector(5 downto 0);
     TXINHIBIT : in std_ulogic;
     TXLATCLK : in std_ulogic;
     TXMAINCURSOR : in std_logic_vector(6 downto 0);
     TXMARGIN : in std_logic_vector(2 downto 0);
     TXOUTCLKSEL : in std_logic_vector(2 downto 0);
     TXPCSRESET : in std_ulogic;
     TXPD : in std_logic_vector(1 downto 0);
     TXPDELECIDLEMODE : in std_ulogic;
     TXPHALIGN : in std_ulogic;
     TXPHALIGNEN : in std_ulogic;
     TXPHDLYPD : in std_ulogic;
     TXPHDLYRESET : in std_ulogic;
     TXPHDLYTSTCLK : in std_ulogic;
     TXPHINIT : in std_ulogic;
     TXPHOVRDEN : in std_ulogic;
     TXPIPPMEN : in std_ulogic;
     TXPIPPMOVRDEN : in std_ulogic;
     TXPIPPMPD : in std_ulogic;
     TXPIPPMSEL : in std_ulogic;
     TXPIPPMSTEPSIZE : in std_logic_vector(4 downto 0);
     TXPISOPD : in std_ulogic;
     TXPLLCLKSEL : in std_logic_vector(1 downto 0);
     TXPMARESET : in std_ulogic;
     TXPOLARITY : in std_ulogic;
     TXPOSTCURSOR : in std_logic_vector(4 downto 0);
     TXPOSTCURSORINV : in std_ulogic;
     TXPRBSFORCEERR : in std_ulogic;
     TXPRBSSEL : in std_logic_vector(3 downto 0);
     TXPRECURSOR : in std_logic_vector(4 downto 0);
     TXPRECURSORINV : in std_ulogic;
     TXPROGDIVRESET : in std_ulogic;
     TXQPIBIASEN : in std_ulogic;
     TXQPISTRONGPDOWN : in std_ulogic;
     TXQPIWEAKPUP : in std_ulogic;
     TXRATE : in std_logic_vector(2 downto 0);
     TXRATEMODE : in std_ulogic;
     TXSEQUENCE : in std_logic_vector(6 downto 0);
     TXSWING : in std_ulogic;
     TXSYNCALLIN : in std_ulogic;
     TXSYNCIN : in std_ulogic;
     TXSYNCMODE : in std_ulogic;
     TXSYSCLKSEL : in std_logic_vector(1 downto 0);
     TXUSERRDY : in std_ulogic;
     TXUSRCLK : in std_ulogic;
     TXUSRCLK2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTHE3_CHANNEL : component is "PRIMITIVE";

----- component GTHE3_COMMON -----
component GTHE3_COMMON
  generic (
     BIAS_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG3 : std_logic_vector(15 downto 0) := X"0040";
     BIAS_CFG4 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG_RSVD : std_logic_vector(9 downto 0) := "0000000000";
     COMMON_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     COMMON_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     POR_CFG : std_logic_vector(15 downto 0) := X"0004";
     QPLL0_CFG0 : std_logic_vector(15 downto 0) := X"3018";
     QPLL0_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_CFG1_G3 : std_logic_vector(15 downto 0) := X"0020";
     QPLL0_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_CFG2_G3 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_CFG3 : std_logic_vector(15 downto 0) := X"0120";
     QPLL0_CFG4 : std_logic_vector(15 downto 0) := X"0009";
     QPLL0_CP : std_logic_vector(9 downto 0) := "0000011111";
     QPLL0_CP_G3 : std_logic_vector(9 downto 0) := "0000011111";
     QPLL0_FBDIV : integer := 66;
     QPLL0_FBDIV_G3 : integer := 80;
     QPLL0_INIT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     QPLL0_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     QPLL0_LOCK_CFG_G3 : std_logic_vector(15 downto 0) := X"01E8";
     QPLL0_LPF : std_logic_vector(9 downto 0) := "1111111111";
     QPLL0_LPF_G3 : std_logic_vector(9 downto 0) := "1111111111";
     QPLL0_REFCLK_DIV : integer := 2;
     QPLL0_SDM_CFG0 : std_logic_vector(15 downto 0) := "0000000000000000";
     QPLL0_SDM_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     QPLL0_SDM_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     QPLL1_CFG0 : std_logic_vector(15 downto 0) := X"3018";
     QPLL1_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_CFG1_G3 : std_logic_vector(15 downto 0) := X"0020";
     QPLL1_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_CFG2_G3 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_CFG3 : std_logic_vector(15 downto 0) := X"0120";
     QPLL1_CFG4 : std_logic_vector(15 downto 0) := X"0009";
     QPLL1_CP : std_logic_vector(9 downto 0) := "0000011111";
     QPLL1_CP_G3 : std_logic_vector(9 downto 0) := "0000011111";
     QPLL1_FBDIV : integer := 66;
     QPLL1_FBDIV_G3 : integer := 80;
     QPLL1_INIT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     QPLL1_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     QPLL1_LOCK_CFG_G3 : std_logic_vector(15 downto 0) := X"21E8";
     QPLL1_LPF : std_logic_vector(9 downto 0) := "1111111111";
     QPLL1_LPF_G3 : std_logic_vector(9 downto 0) := "1111111111";
     QPLL1_REFCLK_DIV : integer := 2;
     QPLL1_SDM_CFG0 : std_logic_vector(15 downto 0) := "0000000000000000";
     QPLL1_SDM_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     QPLL1_SDM_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     RSVD_ATTR0 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR1 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR2 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR3 : std_logic_vector(15 downto 0) := X"0000";
     RXRECCLKOUT0_SEL : std_logic_vector(1 downto 0) := "00";
     RXRECCLKOUT1_SEL : std_logic_vector(1 downto 0) := "00";
     SARC_EN : bit := '1';
     SARC_SEL : bit := '0';
     SDM0DATA1_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM0DATA1_1 : std_logic_vector(8 downto 0) := "000000000";
     SDM0INITSEED0_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM0INITSEED0_1 : std_logic_vector(8 downto 0) := "000000000";
     SDM0_DATA_PIN_SEL : bit := '0';
     SDM0_WIDTH_PIN_SEL : bit := '0';
     SDM1DATA1_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM1DATA1_1 : std_logic_vector(8 downto 0) := "000000000";
     SDM1INITSEED0_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM1INITSEED0_1 : std_logic_vector(8 downto 0) := "000000000";
     SDM1_DATA_PIN_SEL : bit := '0';
     SDM1_WIDTH_PIN_SEL : bit := '0';
     SIM_MODE : string := "FAST";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_VERSION : integer := 2
  );
  port (
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     PMARSVDOUT0 : out std_logic_vector(7 downto 0);
     PMARSVDOUT1 : out std_logic_vector(7 downto 0);
     QPLL0FBCLKLOST : out std_ulogic;
     QPLL0LOCK : out std_ulogic;
     QPLL0OUTCLK : out std_ulogic;
     QPLL0OUTREFCLK : out std_ulogic;
     QPLL0REFCLKLOST : out std_ulogic;
     QPLL1FBCLKLOST : out std_ulogic;
     QPLL1LOCK : out std_ulogic;
     QPLL1OUTCLK : out std_ulogic;
     QPLL1OUTREFCLK : out std_ulogic;
     QPLL1REFCLKLOST : out std_ulogic;
     QPLLDMONITOR0 : out std_logic_vector(7 downto 0);
     QPLLDMONITOR1 : out std_logic_vector(7 downto 0);
     REFCLKOUTMONITOR0 : out std_ulogic;
     REFCLKOUTMONITOR1 : out std_ulogic;
     RXRECCLK0_SEL : out std_logic_vector(1 downto 0);
     RXRECCLK1_SEL : out std_logic_vector(1 downto 0);
     BGBYPASSB : in std_ulogic;
     BGMONITORENB : in std_ulogic;
     BGPDB : in std_ulogic;
     BGRCALOVRD : in std_logic_vector(4 downto 0);
     BGRCALOVRDENB : in std_ulogic;
     DRPADDR : in std_logic_vector(8 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     GTGREFCLK0 : in std_ulogic;
     GTGREFCLK1 : in std_ulogic;
     GTNORTHREFCLK00 : in std_ulogic;
     GTNORTHREFCLK01 : in std_ulogic;
     GTNORTHREFCLK10 : in std_ulogic;
     GTNORTHREFCLK11 : in std_ulogic;
     GTREFCLK00 : in std_ulogic;
     GTREFCLK01 : in std_ulogic;
     GTREFCLK10 : in std_ulogic;
     GTREFCLK11 : in std_ulogic;
     GTSOUTHREFCLK00 : in std_ulogic;
     GTSOUTHREFCLK01 : in std_ulogic;
     GTSOUTHREFCLK10 : in std_ulogic;
     GTSOUTHREFCLK11 : in std_ulogic;
     PMARSVD0 : in std_logic_vector(7 downto 0);
     PMARSVD1 : in std_logic_vector(7 downto 0);
     QPLL0CLKRSVD0 : in std_ulogic;
     QPLL0CLKRSVD1 : in std_ulogic;
     QPLL0LOCKDETCLK : in std_ulogic;
     QPLL0LOCKEN : in std_ulogic;
     QPLL0PD : in std_ulogic;
     QPLL0REFCLKSEL : in std_logic_vector(2 downto 0);
     QPLL0RESET : in std_ulogic;
     QPLL1CLKRSVD0 : in std_ulogic;
     QPLL1CLKRSVD1 : in std_ulogic;
     QPLL1LOCKDETCLK : in std_ulogic;
     QPLL1LOCKEN : in std_ulogic;
     QPLL1PD : in std_ulogic;
     QPLL1REFCLKSEL : in std_logic_vector(2 downto 0);
     QPLL1RESET : in std_ulogic;
     QPLLRSVD1 : in std_logic_vector(7 downto 0);
     QPLLRSVD2 : in std_logic_vector(4 downto 0);
     QPLLRSVD3 : in std_logic_vector(4 downto 0);
     QPLLRSVD4 : in std_logic_vector(7 downto 0);
     RCALENB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTHE3_COMMON : component is "PRIMITIVE";

----- component GTHE4_CHANNEL -----
component GTHE4_CHANNEL
  generic (
     ACJTAG_DEBUG_MODE : bit := '0';
     ACJTAG_MODE : bit := '0';
     ACJTAG_RESET : bit := '0';
     ADAPT_CFG0 : std_logic_vector(15 downto 0) := X"9200";
     ADAPT_CFG1 : std_logic_vector(15 downto 0) := X"801C";
     ADAPT_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     ALIGN_COMMA_DOUBLE : string := "FALSE";
     ALIGN_COMMA_ENABLE : std_logic_vector(9 downto 0) := "0001111111";
     ALIGN_COMMA_WORD : integer := 1;
     ALIGN_MCOMMA_DET : string := "TRUE";
     ALIGN_MCOMMA_VALUE : std_logic_vector(9 downto 0) := "1010000011";
     ALIGN_PCOMMA_DET : string := "TRUE";
     ALIGN_PCOMMA_VALUE : std_logic_vector(9 downto 0) := "0101111100";
     A_RXOSCALRESET : bit := '0';
     A_RXPROGDIVRESET : bit := '0';
     A_RXTERMINATION : bit := '1';
     A_TXDIFFCTRL : std_logic_vector(4 downto 0) := "01100";
     A_TXPROGDIVRESET : bit := '0';
     CAPBYPASS_FORCE : bit := '0';
     CBCC_DATA_SOURCE_SEL : string := "DECODED";
     CDR_SWAP_MODE_EN : bit := '0';
     CFOK_PWRSVE_EN : bit := '1';
     CHAN_BOND_KEEP_ALIGN : string := "FALSE";
     CHAN_BOND_MAX_SKEW : integer := 7;
     CHAN_BOND_SEQ_1_1 : std_logic_vector(9 downto 0) := "0101111100";
     CHAN_BOND_SEQ_1_2 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_3 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_4 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CHAN_BOND_SEQ_2_1 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_2 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_3 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_4 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CHAN_BOND_SEQ_2_USE : string := "FALSE";
     CHAN_BOND_SEQ_LEN : integer := 2;
     CH_HSPMUX : std_logic_vector(15 downto 0) := X"2424";
     CKCAL1_CFG_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL1_CFG_1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL1_CFG_2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL1_CFG_3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_4 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL_RSVD0 : std_logic_vector(15 downto 0) := X"4000";
     CKCAL_RSVD1 : std_logic_vector(15 downto 0) := X"0000";
     CLK_CORRECT_USE : string := "TRUE";
     CLK_COR_KEEP_IDLE : string := "FALSE";
     CLK_COR_MAX_LAT : integer := 20;
     CLK_COR_MIN_LAT : integer := 18;
     CLK_COR_PRECEDENCE : string := "TRUE";
     CLK_COR_REPEAT_WAIT : integer := 0;
     CLK_COR_SEQ_1_1 : std_logic_vector(9 downto 0) := "0100011100";
     CLK_COR_SEQ_1_2 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_3 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_4 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CLK_COR_SEQ_2_1 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_2 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_3 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_4 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CLK_COR_SEQ_2_USE : string := "FALSE";
     CLK_COR_SEQ_LEN : integer := 2;
     CPLL_CFG0 : std_logic_vector(15 downto 0) := X"01FA";
     CPLL_CFG1 : std_logic_vector(15 downto 0) := X"24A9";
     CPLL_CFG2 : std_logic_vector(15 downto 0) := X"6807";
     CPLL_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     CPLL_FBDIV : integer := 4;
     CPLL_FBDIV_45 : integer := 4;
     CPLL_INIT_CFG0 : std_logic_vector(15 downto 0) := X"001E";
     CPLL_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     CPLL_REFCLK_DIV : integer := 1;
     CTLE3_OCAP_EXT_CTRL : std_logic_vector(2 downto 0) := "000";
     CTLE3_OCAP_EXT_EN : bit := '0';
     DDI_CTRL : std_logic_vector(1 downto 0) := "00";
     DDI_REALIGN_WAIT : integer := 15;
     DEC_MCOMMA_DETECT : string := "TRUE";
     DEC_PCOMMA_DETECT : string := "TRUE";
     DEC_VALID_COMMA_ONLY : string := "TRUE";
     DELAY_ELEC : bit := '0';
     DMONITOR_CFG0 : std_logic_vector(9 downto 0) := "00" & X"00";
     DMONITOR_CFG1 : std_logic_vector(7 downto 0) := X"00";
     ES_CLK_PHASE_SEL : bit := '0';
     ES_CONTROL : std_logic_vector(5 downto 0) := "000000";
     ES_ERRDET_EN : string := "FALSE";
     ES_EYE_SCAN_EN : string := "FALSE";
     ES_HORZ_OFFSET : std_logic_vector(11 downto 0) := X"800";
     ES_PRESCALE : std_logic_vector(4 downto 0) := "00000";
     ES_QUALIFIER0 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER1 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER2 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER3 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER4 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER5 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER6 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER7 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER8 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER9 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK0 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK1 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK2 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK3 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK4 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK5 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK6 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK7 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK8 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK9 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK0 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK1 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK2 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK3 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK4 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK5 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK6 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK7 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK8 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK9 : std_logic_vector(15 downto 0) := X"0000";
     EYE_SCAN_SWAP_EN : bit := '0';
     FTS_DESKEW_SEQ_ENABLE : std_logic_vector(3 downto 0) := "1111";
     FTS_LANE_DESKEW_CFG : std_logic_vector(3 downto 0) := "1111";
     FTS_LANE_DESKEW_EN : string := "FALSE";
     GEARBOX_MODE : std_logic_vector(4 downto 0) := "00000";
     ISCAN_CK_PH_SEL2 : bit := '0';
     LOCAL_MASTER : bit := '0';
     LPBK_BIAS_CTRL : std_logic_vector(2 downto 0) := "000";
     LPBK_EN_RCAL_B : bit := '0';
     LPBK_EXT_RCAL : std_logic_vector(3 downto 0) := "0000";
     LPBK_IND_CTRL0 : std_logic_vector(2 downto 0) := "000";
     LPBK_IND_CTRL1 : std_logic_vector(2 downto 0) := "000";
     LPBK_IND_CTRL2 : std_logic_vector(2 downto 0) := "000";
     LPBK_RG_CTRL : std_logic_vector(3 downto 0) := "0000";
     OOBDIVCTL : std_logic_vector(1 downto 0) := "00";
     OOB_PWRUP : bit := '0';
     PCI3_AUTO_REALIGN : string := "FRST_SMPL";
     PCI3_PIPE_RX_ELECIDLE : bit := '1';
     PCI3_RX_ASYNC_EBUF_BYPASS : std_logic_vector(1 downto 0) := "00";
     PCI3_RX_ELECIDLE_EI2_ENABLE : bit := '0';
     PCI3_RX_ELECIDLE_H2L_COUNT : std_logic_vector(5 downto 0) := "000000";
     PCI3_RX_ELECIDLE_H2L_DISABLE : std_logic_vector(2 downto 0) := "000";
     PCI3_RX_ELECIDLE_HI_COUNT : std_logic_vector(5 downto 0) := "000000";
     PCI3_RX_ELECIDLE_LP4_DISABLE : bit := '0';
     PCI3_RX_FIFO_DISABLE : bit := '0';
     PCIE3_CLK_COR_EMPTY_THRSH : std_logic_vector(4 downto 0) := "00000";
     PCIE3_CLK_COR_FULL_THRSH : std_logic_vector(5 downto 0) := "010000";
     PCIE3_CLK_COR_MAX_LAT : std_logic_vector(4 downto 0) := "01000";
     PCIE3_CLK_COR_MIN_LAT : std_logic_vector(4 downto 0) := "00100";
     PCIE3_CLK_COR_THRSH_TIMER : std_logic_vector(5 downto 0) := "001000";
     PCIE_BUFG_DIV_CTRL : std_logic_vector(15 downto 0) := X"0000";
     PCIE_PLL_SEL_MODE_GEN12 : std_logic_vector(1 downto 0) := "00";
     PCIE_PLL_SEL_MODE_GEN3 : std_logic_vector(1 downto 0) := "00";
     PCIE_PLL_SEL_MODE_GEN4 : std_logic_vector(1 downto 0) := "00";
     PCIE_RXPCS_CFG_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     PCIE_RXPMA_CFG : std_logic_vector(15 downto 0) := X"0000";
     PCIE_TXPCS_CFG_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     PCIE_TXPMA_CFG : std_logic_vector(15 downto 0) := X"0000";
     PCS_PCIE_EN : string := "FALSE";
     PCS_RSVD0 : std_logic_vector(15 downto 0) := "0000000000000000";
     PD_TRANS_TIME_FROM_P2 : std_logic_vector(11 downto 0) := X"03C";
     PD_TRANS_TIME_NONE_P2 : std_logic_vector(7 downto 0) := X"19";
     PD_TRANS_TIME_TO_P2 : std_logic_vector(7 downto 0) := X"64";
     PREIQ_FREQ_BST : integer := 0;
     PROCESS_PAR : std_logic_vector(2 downto 0) := "010";
     RATE_SW_USE_DRP : bit := '0';
     RCLK_SIPO_DLY_ENB : bit := '0';
     RCLK_SIPO_INV_EN : bit := '0';
     RESET_POWERSAVE_DISABLE : bit := '0';
     RTX_BUF_CML_CTRL : std_logic_vector(2 downto 0) := "010";
     RTX_BUF_TERM_CTRL : std_logic_vector(1 downto 0) := "00";
     RXBUFRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXBUF_ADDR_MODE : string := "FULL";
     RXBUF_EIDLE_HI_CNT : std_logic_vector(3 downto 0) := "1000";
     RXBUF_EIDLE_LO_CNT : std_logic_vector(3 downto 0) := "0000";
     RXBUF_EN : string := "TRUE";
     RXBUF_RESET_ON_CB_CHANGE : string := "TRUE";
     RXBUF_RESET_ON_COMMAALIGN : string := "FALSE";
     RXBUF_RESET_ON_EIDLE : string := "FALSE";
     RXBUF_RESET_ON_RATE_CHANGE : string := "TRUE";
     RXBUF_THRESH_OVFLW : integer := 0;
     RXBUF_THRESH_OVRD : string := "FALSE";
     RXBUF_THRESH_UNDFLW : integer := 4;
     RXCDRFREQRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXCDRPHRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXCDR_CFG0 : std_logic_vector(15 downto 0) := X"0003";
     RXCDR_CFG0_GEN3 : std_logic_vector(15 downto 0) := X"0003";
     RXCDR_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG1_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG2 : std_logic_vector(15 downto 0) := X"0164";
     RXCDR_CFG2_GEN2 : std_logic_vector(9 downto 0) := "01" & X"64";
     RXCDR_CFG2_GEN3 : std_logic_vector(15 downto 0) := X"0034";
     RXCDR_CFG2_GEN4 : std_logic_vector(15 downto 0) := X"0034";
     RXCDR_CFG3 : std_logic_vector(15 downto 0) := X"0024";
     RXCDR_CFG3_GEN2 : std_logic_vector(5 downto 0) := "10" & X"4";
     RXCDR_CFG3_GEN3 : std_logic_vector(15 downto 0) := X"0024";
     RXCDR_CFG3_GEN4 : std_logic_vector(15 downto 0) := X"0024";
     RXCDR_CFG4 : std_logic_vector(15 downto 0) := X"5CF6";
     RXCDR_CFG4_GEN3 : std_logic_vector(15 downto 0) := X"5CF6";
     RXCDR_CFG5 : std_logic_vector(15 downto 0) := X"B46B";
     RXCDR_CFG5_GEN3 : std_logic_vector(15 downto 0) := X"146B";
     RXCDR_FR_RESET_ON_EIDLE : bit := '0';
     RXCDR_HOLD_DURING_EIDLE : bit := '0';
     RXCDR_LOCK_CFG0 : std_logic_vector(15 downto 0) := X"0040";
     RXCDR_LOCK_CFG1 : std_logic_vector(15 downto 0) := X"8000";
     RXCDR_LOCK_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_LOCK_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_LOCK_CFG4 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_PH_RESET_ON_EIDLE : bit := '0';
     RXCFOK_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXCFOK_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXCFOK_CFG2 : std_logic_vector(15 downto 0) := X"002D";
     RXCKCAL1_IQ_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL1_I_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL1_Q_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL2_DX_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL2_D_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL2_S_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL2_X_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXDFELPMRESET_TIME : std_logic_vector(6 downto 0) := "0001111";
     RXDFELPM_KL_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFELPM_KL_CFG1 : std_logic_vector(15 downto 0) := X"0022";
     RXDFELPM_KL_CFG2 : std_logic_vector(15 downto 0) := X"0100";
     RXDFE_CFG0 : std_logic_vector(15 downto 0) := X"4000";
     RXDFE_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_GC_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_GC_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_GC_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H2_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H2_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H3_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H3_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H4_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H4_CFG1 : std_logic_vector(15 downto 0) := X"0003";
     RXDFE_H5_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H5_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H6_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H6_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H7_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H7_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H8_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H8_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H9_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H9_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HA_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HA_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HB_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HB_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HC_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HC_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HD_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HD_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HE_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HE_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HF_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HF_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_KH_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_KH_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_KH_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_KH_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_OS_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_OS_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_PWR_SAVING : bit := '0';
     RXDFE_UT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_UT_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_UT_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_VP_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_VP_CFG1 : std_logic_vector(15 downto 0) := X"0022";
     RXDLY_CFG : std_logic_vector(15 downto 0) := X"0010";
     RXDLY_LCFG : std_logic_vector(15 downto 0) := X"0030";
     RXELECIDLE_CFG : string := "SIGCFG_4";
     RXGBOX_FIFO_INIT_RD_ADDR : integer := 4;
     RXGEARBOX_EN : string := "FALSE";
     RXISCANRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXLPM_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_GC_CFG : std_logic_vector(15 downto 0) := X"1000";
     RXLPM_KH_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_KH_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXLPM_OS_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_OS_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXOOB_CFG : std_logic_vector(8 downto 0) := "000110000";
     RXOOB_CLK_CFG : string := "PMA";
     RXOSCALRESET_TIME : std_logic_vector(4 downto 0) := "00011";
     RXOUT_DIV : integer := 4;
     RXPCSRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXPHBEACON_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXPHDLY_CFG : std_logic_vector(15 downto 0) := X"2020";
     RXPHSAMP_CFG : std_logic_vector(15 downto 0) := X"2100";
     RXPHSLIP_CFG : std_logic_vector(15 downto 0) := X"9933";
     RXPH_MONITOR_SEL : std_logic_vector(4 downto 0) := "00000";
     RXPI_AUTO_BW_SEL_BYPASS : bit := '0';
     RXPI_CFG0 : std_logic_vector(15 downto 0) := X"0002";
     RXPI_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     RXPI_LPM : bit := '0';
     RXPI_SEL_LC : std_logic_vector(1 downto 0) := "00";
     RXPI_STARTCODE : std_logic_vector(1 downto 0) := "00";
     RXPI_VREFSEL : bit := '0';
     RXPMACLK_SEL : string := "DATA";
     RXPMARESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXPRBS_ERR_LOOPBACK : bit := '0';
     RXPRBS_LINKACQ_CNT : integer := 15;
     RXREFCLKDIV2_SEL : bit := '0';
     RXSLIDE_AUTO_WAIT : integer := 7;
     RXSLIDE_MODE : string := "OFF";
     RXSYNC_MULTILANE : bit := '0';
     RXSYNC_OVRD : bit := '0';
     RXSYNC_SKIP_DA : bit := '0';
     RX_AFE_CM_EN : bit := '0';
     RX_BIAS_CFG0 : std_logic_vector(15 downto 0) := X"12B0";
     RX_BUFFER_CFG : std_logic_vector(5 downto 0) := "000000";
     RX_CAPFF_SARC_ENB : bit := '0';
     RX_CLK25_DIV : integer := 8;
     RX_CLKMUX_EN : bit := '1';
     RX_CLK_SLIP_OVRD : std_logic_vector(4 downto 0) := "00000";
     RX_CM_BUF_CFG : std_logic_vector(3 downto 0) := "1010";
     RX_CM_BUF_PD : bit := '0';
     RX_CM_SEL : integer := 3;
     RX_CM_TRIM : integer := 12;
     RX_CTLE3_LPF : std_logic_vector(7 downto 0) := "00000000";
     RX_DATA_WIDTH : integer := 20;
     RX_DDI_SEL : std_logic_vector(5 downto 0) := "000000";
     RX_DEFER_RESET_BUF_EN : string := "TRUE";
     RX_DEGEN_CTRL : std_logic_vector(2 downto 0) := "011";
     RX_DFELPM_CFG0 : integer := 0;
     RX_DFELPM_CFG1 : bit := '1';
     RX_DFELPM_KLKH_AGC_STUP_EN : bit := '1';
     RX_DFE_AGC_CFG0 : std_logic_vector(1 downto 0) := "00";
     RX_DFE_AGC_CFG1 : integer := 4;
     RX_DFE_KL_LPM_KH_CFG0 : integer := 1;
     RX_DFE_KL_LPM_KH_CFG1 : integer := 4;
     RX_DFE_KL_LPM_KL_CFG0 : std_logic_vector(1 downto 0) := "01";
     RX_DFE_KL_LPM_KL_CFG1 : integer := 4;
     RX_DFE_LPM_HOLD_DURING_EIDLE : bit := '0';
     RX_DISPERR_SEQ_MATCH : string := "TRUE";
     RX_DIV2_MODE_B : bit := '0';
     RX_DIVRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RX_EN_CTLE_RCAL_B : bit := '0';
     RX_EN_HI_LR : bit := '1';
     RX_EXT_RL_CTRL : std_logic_vector(8 downto 0) := "000000000";
     RX_EYESCAN_VS_CODE : std_logic_vector(6 downto 0) := "0000000";
     RX_EYESCAN_VS_NEG_DIR : bit := '0';
     RX_EYESCAN_VS_RANGE : std_logic_vector(1 downto 0) := "00";
     RX_EYESCAN_VS_UT_SIGN : bit := '0';
     RX_FABINT_USRCLK_FLOP : bit := '0';
     RX_INT_DATAWIDTH : integer := 1;
     RX_PMA_POWER_SAVE : bit := '0';
     RX_PMA_RSV0 : std_logic_vector(15 downto 0) := X"0000";
     RX_PROGDIV_CFG : real := 0.0;
     RX_PROGDIV_RATE : std_logic_vector(15 downto 0) := X"0001";
     RX_RESLOAD_CTRL : std_logic_vector(3 downto 0) := "0000";
     RX_RESLOAD_OVRD : bit := '0';
     RX_SAMPLE_PERIOD : std_logic_vector(2 downto 0) := "101";
     RX_SIG_VALID_DLY : integer := 11;
     RX_SUM_DFETAPREP_EN : bit := '0';
     RX_SUM_IREF_TUNE : std_logic_vector(3 downto 0) := "1001";
     RX_SUM_RESLOAD_CTRL : std_logic_vector(3 downto 0) := "0000";
     RX_SUM_VCMTUNE : std_logic_vector(3 downto 0) := "1010";
     RX_SUM_VCM_OVWR : bit := '0';
     RX_SUM_VREF_TUNE : std_logic_vector(2 downto 0) := "100";
     RX_TUNE_AFE_OS : std_logic_vector(1 downto 0) := "00";
     RX_VREG_CTRL : std_logic_vector(2 downto 0) := "101";
     RX_VREG_PDB : bit := '1';
     RX_WIDEMODE_CDR : std_logic_vector(1 downto 0) := "01";
     RX_WIDEMODE_CDR_GEN3 : std_logic_vector(1 downto 0) := "01";
     RX_WIDEMODE_CDR_GEN4 : std_logic_vector(1 downto 0) := "01";
     RX_XCLK_SEL : string := "RXDES";
     RX_XMODE_SEL : bit := '0';
     SAMPLE_CLK_PHASE : bit := '0';
     SAS_12G_MODE : bit := '0';
     SATA_BURST_SEQ_LEN : std_logic_vector(3 downto 0) := "1111";
     SATA_BURST_VAL : std_logic_vector(2 downto 0) := "100";
     SATA_CPLL_CFG : string := "VCO_3000MHZ";
     SATA_EIDLE_VAL : std_logic_vector(2 downto 0) := "100";
     SHOW_REALIGN_COMMA : string := "TRUE";
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     SIM_MODE : string := "FAST";
     SIM_RECEIVER_DETECT_PASS : string := "TRUE";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_TX_EIDLE_DRIVE_LEVEL : string := "Z";
     SRSTMODE : bit := '0';
     TAPDLY_SET_TX : std_logic_vector(1 downto 0) := "00";
     TEMPERATURE_PAR : std_logic_vector(3 downto 0) := "0010";
     TERM_RCAL_CFG : std_logic_vector(14 downto 0) := "100001000010000";
     TERM_RCAL_OVRD : std_logic_vector(2 downto 0) := "000";
     TRANS_TIME_RATE : std_logic_vector(7 downto 0) := X"0E";
     TST_RSV0 : std_logic_vector(7 downto 0) := X"00";
     TST_RSV1 : std_logic_vector(7 downto 0) := X"00";
     TXBUF_EN : string := "TRUE";
     TXBUF_RESET_ON_RATE_CHANGE : string := "FALSE";
     TXDLY_CFG : std_logic_vector(15 downto 0) := X"0010";
     TXDLY_LCFG : std_logic_vector(15 downto 0) := X"0030";
     TXDRVBIAS_N : std_logic_vector(3 downto 0) := "1010";
     TXFIFO_ADDR_CFG : string := "LOW";
     TXGBOX_FIFO_INIT_RD_ADDR : integer := 4;
     TXGEARBOX_EN : string := "FALSE";
     TXOUT_DIV : integer := 4;
     TXPCSRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TXPHDLY_CFG0 : std_logic_vector(15 downto 0) := X"6020";
     TXPHDLY_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     TXPH_CFG : std_logic_vector(15 downto 0) := X"0123";
     TXPH_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     TXPH_MONITOR_SEL : std_logic_vector(4 downto 0) := "00000";
     TXPI_CFG : std_logic_vector(15 downto 0) := X"0000";
     TXPI_CFG0 : std_logic_vector(1 downto 0) := "00";
     TXPI_CFG1 : std_logic_vector(1 downto 0) := "00";
     TXPI_CFG2 : std_logic_vector(1 downto 0) := "00";
     TXPI_CFG3 : bit := '0';
     TXPI_CFG4 : bit := '1';
     TXPI_CFG5 : std_logic_vector(2 downto 0) := "000";
     TXPI_GRAY_SEL : bit := '0';
     TXPI_INVSTROBE_SEL : bit := '0';
     TXPI_LPM : bit := '0';
     TXPI_PPM : bit := '0';
     TXPI_PPMCLK_SEL : string := "TXUSRCLK2";
     TXPI_PPM_CFG : std_logic_vector(7 downto 0) := "00000000";
     TXPI_SYNFREQ_PPM : std_logic_vector(2 downto 0) := "000";
     TXPI_VREFSEL : bit := '0';
     TXPMARESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TXREFCLKDIV2_SEL : bit := '0';
     TXSYNC_MULTILANE : bit := '0';
     TXSYNC_OVRD : bit := '0';
     TXSYNC_SKIP_DA : bit := '0';
     TX_CLK25_DIV : integer := 8;
     TX_CLKMUX_EN : bit := '1';
     TX_DATA_WIDTH : integer := 20;
     TX_DCC_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     TX_DEEMPH0 : std_logic_vector(5 downto 0) := "000000";
     TX_DEEMPH1 : std_logic_vector(5 downto 0) := "000000";
     TX_DEEMPH2 : std_logic_vector(5 downto 0) := "000000";
     TX_DEEMPH3 : std_logic_vector(5 downto 0) := "000000";
     TX_DIVRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TX_DRIVE_MODE : string := "DIRECT";
     TX_DRVMUX_CTRL : integer := 2;
     TX_EIDLE_ASSERT_DELAY : std_logic_vector(2 downto 0) := "110";
     TX_EIDLE_DEASSERT_DELAY : std_logic_vector(2 downto 0) := "100";
     TX_FABINT_USRCLK_FLOP : bit := '0';
     TX_FIFO_BYP_EN : bit := '0';
     TX_IDLE_DATA_ZERO : bit := '0';
     TX_INT_DATAWIDTH : integer := 1;
     TX_LOOPBACK_DRIVE_HIZ : string := "FALSE";
     TX_MAINCURSOR_SEL : bit := '0';
     TX_MARGIN_FULL_0 : std_logic_vector(6 downto 0) := "1001110";
     TX_MARGIN_FULL_1 : std_logic_vector(6 downto 0) := "1001001";
     TX_MARGIN_FULL_2 : std_logic_vector(6 downto 0) := "1000101";
     TX_MARGIN_FULL_3 : std_logic_vector(6 downto 0) := "1000010";
     TX_MARGIN_FULL_4 : std_logic_vector(6 downto 0) := "1000000";
     TX_MARGIN_LOW_0 : std_logic_vector(6 downto 0) := "1000110";
     TX_MARGIN_LOW_1 : std_logic_vector(6 downto 0) := "1000100";
     TX_MARGIN_LOW_2 : std_logic_vector(6 downto 0) := "1000010";
     TX_MARGIN_LOW_3 : std_logic_vector(6 downto 0) := "1000000";
     TX_MARGIN_LOW_4 : std_logic_vector(6 downto 0) := "1000000";
     TX_PHICAL_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     TX_PHICAL_CFG1 : std_logic_vector(15 downto 0) := X"003F";
     TX_PHICAL_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     TX_PI_BIASSET : integer := 0;
     TX_PI_IBIAS_MID : std_logic_vector(1 downto 0) := "00";
     TX_PMADATA_OPT : bit := '0';
     TX_PMA_POWER_SAVE : bit := '0';
     TX_PMA_RSV0 : std_logic_vector(15 downto 0) := X"0008";
     TX_PREDRV_CTRL : integer := 2;
     TX_PROGCLK_SEL : string := "POSTPI";
     TX_PROGDIV_CFG : real := 0.0;
     TX_PROGDIV_RATE : std_logic_vector(15 downto 0) := X"0001";
     TX_QPI_STATUS_EN : bit := '0';
     TX_RXDETECT_CFG : std_logic_vector(13 downto 0) := "00" & X"032";
     TX_RXDETECT_REF : integer := 3;
     TX_SAMPLE_PERIOD : std_logic_vector(2 downto 0) := "101";
     TX_SARC_LPBK_ENB : bit := '0';
     TX_SW_MEAS : std_logic_vector(1 downto 0) := "00";
     TX_VREG_CTRL : std_logic_vector(2 downto 0) := "000";
     TX_VREG_PDB : bit := '0';
     TX_VREG_VREFSEL : std_logic_vector(1 downto 0) := "00";
     TX_XCLK_SEL : string := "TXOUT";
     USB_BOTH_BURST_IDLE : bit := '0';
     USB_BURSTMAX_U3WAKE : std_logic_vector(6 downto 0) := "1111111";
     USB_BURSTMIN_U3WAKE : std_logic_vector(6 downto 0) := "1100011";
     USB_CLK_COR_EQ_EN : bit := '0';
     USB_EXT_CNTL : bit := '1';
     USB_IDLEMAX_POLLING : std_logic_vector(9 downto 0) := "1010111011";
     USB_IDLEMIN_POLLING : std_logic_vector(9 downto 0) := "0100101011";
     USB_LFPSPING_BURST : std_logic_vector(8 downto 0) := "000000101";
     USB_LFPSPOLLING_BURST : std_logic_vector(8 downto 0) := "000110001";
     USB_LFPSPOLLING_IDLE_MS : std_logic_vector(8 downto 0) := "000000100";
     USB_LFPSU1EXIT_BURST : std_logic_vector(8 downto 0) := "000011101";
     USB_LFPSU2LPEXIT_BURST_MS : std_logic_vector(8 downto 0) := "001100011";
     USB_LFPSU3WAKE_BURST_MS : std_logic_vector(8 downto 0) := "111110011";
     USB_LFPS_TPERIOD : std_logic_vector(3 downto 0) := "0011";
     USB_LFPS_TPERIOD_ACCURATE : bit := '1';
     USB_MODE : bit := '0';
     USB_PCIE_ERR_REP_DIS : bit := '0';
     USB_PING_SATA_MAX_INIT : integer := 21;
     USB_PING_SATA_MIN_INIT : integer := 12;
     USB_POLL_SATA_MAX_BURST : integer := 8;
     USB_POLL_SATA_MIN_BURST : integer := 4;
     USB_RAW_ELEC : bit := '0';
     USB_RXIDLE_P0_CTRL : bit := '1';
     USB_TXIDLE_TUNE_ENABLE : bit := '1';
     USB_U1_SATA_MAX_WAKE : integer := 7;
     USB_U1_SATA_MIN_WAKE : integer := 4;
     USB_U2_SAS_MAX_COM : integer := 64;
     USB_U2_SAS_MIN_COM : integer := 36;
     USE_PCS_CLK_PHASE_SEL : bit := '0';
     Y_ALL_MODE : bit := '0'
  );
  port (
     BUFGTCE : out std_ulogic;
     BUFGTCEMASK : out std_logic_vector(2 downto 0);
     BUFGTDIV : out std_logic_vector(8 downto 0);
     BUFGTRESET : out std_ulogic;
     BUFGTRSTMASK : out std_logic_vector(2 downto 0);
     CPLLFBCLKLOST : out std_ulogic;
     CPLLLOCK : out std_ulogic;
     CPLLREFCLKLOST : out std_ulogic;
     DMONITOROUT : out std_logic_vector(15 downto 0);
     DMONITOROUTCLK : out std_ulogic;
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     EYESCANDATAERROR : out std_ulogic;
     GTHTXN : out std_ulogic;
     GTHTXP : out std_ulogic;
     GTPOWERGOOD : out std_ulogic;
     GTREFCLKMONITOR : out std_ulogic;
     PCIERATEGEN3 : out std_ulogic;
     PCIERATEIDLE : out std_ulogic;
     PCIERATEQPLLPD : out std_logic_vector(1 downto 0);
     PCIERATEQPLLRESET : out std_logic_vector(1 downto 0);
     PCIESYNCTXSYNCDONE : out std_ulogic;
     PCIEUSERGEN3RDY : out std_ulogic;
     PCIEUSERPHYSTATUSRST : out std_ulogic;
     PCIEUSERRATESTART : out std_ulogic;
     PCSRSVDOUT : out std_logic_vector(15 downto 0);
     PHYSTATUS : out std_ulogic;
     PINRSRVDAS : out std_logic_vector(15 downto 0);
     POWERPRESENT : out std_ulogic;
     RESETEXCEPTION : out std_ulogic;
     RXBUFSTATUS : out std_logic_vector(2 downto 0);
     RXBYTEISALIGNED : out std_ulogic;
     RXBYTEREALIGN : out std_ulogic;
     RXCDRLOCK : out std_ulogic;
     RXCDRPHDONE : out std_ulogic;
     RXCHANBONDSEQ : out std_ulogic;
     RXCHANISALIGNED : out std_ulogic;
     RXCHANREALIGN : out std_ulogic;
     RXCHBONDO : out std_logic_vector(4 downto 0);
     RXCKCALDONE : out std_ulogic;
     RXCLKCORCNT : out std_logic_vector(1 downto 0);
     RXCOMINITDET : out std_ulogic;
     RXCOMMADET : out std_ulogic;
     RXCOMSASDET : out std_ulogic;
     RXCOMWAKEDET : out std_ulogic;
     RXCTRL0 : out std_logic_vector(15 downto 0);
     RXCTRL1 : out std_logic_vector(15 downto 0);
     RXCTRL2 : out std_logic_vector(7 downto 0);
     RXCTRL3 : out std_logic_vector(7 downto 0);
     RXDATA : out std_logic_vector(127 downto 0);
     RXDATAEXTENDRSVD : out std_logic_vector(7 downto 0);
     RXDATAVALID : out std_logic_vector(1 downto 0);
     RXDLYSRESETDONE : out std_ulogic;
     RXELECIDLE : out std_ulogic;
     RXHEADER : out std_logic_vector(5 downto 0);
     RXHEADERVALID : out std_logic_vector(1 downto 0);
     RXLFPSTRESETDET : out std_ulogic;
     RXLFPSU2LPEXITDET : out std_ulogic;
     RXLFPSU3WAKEDET : out std_ulogic;
     RXMONITOROUT : out std_logic_vector(7 downto 0);
     RXOSINTDONE : out std_ulogic;
     RXOSINTSTARTED : out std_ulogic;
     RXOSINTSTROBEDONE : out std_ulogic;
     RXOSINTSTROBESTARTED : out std_ulogic;
     RXOUTCLK : out std_ulogic;
     RXOUTCLKFABRIC : out std_ulogic;
     RXOUTCLKPCS : out std_ulogic;
     RXPHALIGNDONE : out std_ulogic;
     RXPHALIGNERR : out std_ulogic;
     RXPMARESETDONE : out std_ulogic;
     RXPRBSERR : out std_ulogic;
     RXPRBSLOCKED : out std_ulogic;
     RXPRGDIVRESETDONE : out std_ulogic;
     RXQPISENN : out std_ulogic;
     RXQPISENP : out std_ulogic;
     RXRATEDONE : out std_ulogic;
     RXRECCLKOUT : out std_ulogic;
     RXRESETDONE : out std_ulogic;
     RXSLIDERDY : out std_ulogic;
     RXSLIPDONE : out std_ulogic;
     RXSLIPOUTCLKRDY : out std_ulogic;
     RXSLIPPMARDY : out std_ulogic;
     RXSTARTOFSEQ : out std_logic_vector(1 downto 0);
     RXSTATUS : out std_logic_vector(2 downto 0);
     RXSYNCDONE : out std_ulogic;
     RXSYNCOUT : out std_ulogic;
     RXVALID : out std_ulogic;
     TXBUFSTATUS : out std_logic_vector(1 downto 0);
     TXCOMFINISH : out std_ulogic;
     TXDCCDONE : out std_ulogic;
     TXDLYSRESETDONE : out std_ulogic;
     TXOUTCLK : out std_ulogic;
     TXOUTCLKFABRIC : out std_ulogic;
     TXOUTCLKPCS : out std_ulogic;
     TXPHALIGNDONE : out std_ulogic;
     TXPHINITDONE : out std_ulogic;
     TXPMARESETDONE : out std_ulogic;
     TXPRGDIVRESETDONE : out std_ulogic;
     TXQPISENN : out std_ulogic;
     TXQPISENP : out std_ulogic;
     TXRATEDONE : out std_ulogic;
     TXRESETDONE : out std_ulogic;
     TXSYNCDONE : out std_ulogic;
     TXSYNCOUT : out std_ulogic;
     CDRSTEPDIR : in std_ulogic;
     CDRSTEPSQ : in std_ulogic;
     CDRSTEPSX : in std_ulogic;
     CFGRESET : in std_ulogic;
     CLKRSVD0 : in std_ulogic;
     CLKRSVD1 : in std_ulogic;
     CPLLFREQLOCK : in std_ulogic;
     CPLLLOCKDETCLK : in std_ulogic;
     CPLLLOCKEN : in std_ulogic;
     CPLLPD : in std_ulogic;
     CPLLREFCLKSEL : in std_logic_vector(2 downto 0);
     CPLLRESET : in std_ulogic;
     DMONFIFORESET : in std_ulogic;
     DMONITORCLK : in std_ulogic;
     DRPADDR : in std_logic_vector(9 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPRST : in std_ulogic;
     DRPWE : in std_ulogic;
     EYESCANRESET : in std_ulogic;
     EYESCANTRIGGER : in std_ulogic;
     FREQOS : in std_ulogic;
     GTGREFCLK : in std_ulogic;
     GTHRXN : in std_ulogic;
     GTHRXP : in std_ulogic;
     GTNORTHREFCLK0 : in std_ulogic;
     GTNORTHREFCLK1 : in std_ulogic;
     GTREFCLK0 : in std_ulogic;
     GTREFCLK1 : in std_ulogic;
     GTRSVD : in std_logic_vector(15 downto 0);
     GTRXRESET : in std_ulogic;
     GTRXRESETSEL : in std_ulogic;
     GTSOUTHREFCLK0 : in std_ulogic;
     GTSOUTHREFCLK1 : in std_ulogic;
     GTTXRESET : in std_ulogic;
     GTTXRESETSEL : in std_ulogic;
     INCPCTRL : in std_ulogic;
     LOOPBACK : in std_logic_vector(2 downto 0);
     PCIEEQRXEQADAPTDONE : in std_ulogic;
     PCIERSTIDLE : in std_ulogic;
     PCIERSTTXSYNCSTART : in std_ulogic;
     PCIEUSERRATEDONE : in std_ulogic;
     PCSRSVDIN : in std_logic_vector(15 downto 0);
     QPLL0CLK : in std_ulogic;
     QPLL0FREQLOCK : in std_ulogic;
     QPLL0REFCLK : in std_ulogic;
     QPLL1CLK : in std_ulogic;
     QPLL1FREQLOCK : in std_ulogic;
     QPLL1REFCLK : in std_ulogic;
     RESETOVRD : in std_ulogic;
     RX8B10BEN : in std_ulogic;
     RXAFECFOKEN : in std_ulogic;
     RXBUFRESET : in std_ulogic;
     RXCDRFREQRESET : in std_ulogic;
     RXCDRHOLD : in std_ulogic;
     RXCDROVRDEN : in std_ulogic;
     RXCDRRESET : in std_ulogic;
     RXCHBONDEN : in std_ulogic;
     RXCHBONDI : in std_logic_vector(4 downto 0);
     RXCHBONDLEVEL : in std_logic_vector(2 downto 0);
     RXCHBONDMASTER : in std_ulogic;
     RXCHBONDSLAVE : in std_ulogic;
     RXCKCALRESET : in std_ulogic;
     RXCKCALSTART : in std_logic_vector(6 downto 0);
     RXCOMMADETEN : in std_ulogic;
     RXDFEAGCCTRL : in std_logic_vector(1 downto 0);
     RXDFEAGCHOLD : in std_ulogic;
     RXDFEAGCOVRDEN : in std_ulogic;
     RXDFECFOKFCNUM : in std_logic_vector(3 downto 0);
     RXDFECFOKFEN : in std_ulogic;
     RXDFECFOKFPULSE : in std_ulogic;
     RXDFECFOKHOLD : in std_ulogic;
     RXDFECFOKOVREN : in std_ulogic;
     RXDFEKHHOLD : in std_ulogic;
     RXDFEKHOVRDEN : in std_ulogic;
     RXDFELFHOLD : in std_ulogic;
     RXDFELFOVRDEN : in std_ulogic;
     RXDFELPMRESET : in std_ulogic;
     RXDFETAP10HOLD : in std_ulogic;
     RXDFETAP10OVRDEN : in std_ulogic;
     RXDFETAP11HOLD : in std_ulogic;
     RXDFETAP11OVRDEN : in std_ulogic;
     RXDFETAP12HOLD : in std_ulogic;
     RXDFETAP12OVRDEN : in std_ulogic;
     RXDFETAP13HOLD : in std_ulogic;
     RXDFETAP13OVRDEN : in std_ulogic;
     RXDFETAP14HOLD : in std_ulogic;
     RXDFETAP14OVRDEN : in std_ulogic;
     RXDFETAP15HOLD : in std_ulogic;
     RXDFETAP15OVRDEN : in std_ulogic;
     RXDFETAP2HOLD : in std_ulogic;
     RXDFETAP2OVRDEN : in std_ulogic;
     RXDFETAP3HOLD : in std_ulogic;
     RXDFETAP3OVRDEN : in std_ulogic;
     RXDFETAP4HOLD : in std_ulogic;
     RXDFETAP4OVRDEN : in std_ulogic;
     RXDFETAP5HOLD : in std_ulogic;
     RXDFETAP5OVRDEN : in std_ulogic;
     RXDFETAP6HOLD : in std_ulogic;
     RXDFETAP6OVRDEN : in std_ulogic;
     RXDFETAP7HOLD : in std_ulogic;
     RXDFETAP7OVRDEN : in std_ulogic;
     RXDFETAP8HOLD : in std_ulogic;
     RXDFETAP8OVRDEN : in std_ulogic;
     RXDFETAP9HOLD : in std_ulogic;
     RXDFETAP9OVRDEN : in std_ulogic;
     RXDFEUTHOLD : in std_ulogic;
     RXDFEUTOVRDEN : in std_ulogic;
     RXDFEVPHOLD : in std_ulogic;
     RXDFEVPOVRDEN : in std_ulogic;
     RXDFEXYDEN : in std_ulogic;
     RXDLYBYPASS : in std_ulogic;
     RXDLYEN : in std_ulogic;
     RXDLYOVRDEN : in std_ulogic;
     RXDLYSRESET : in std_ulogic;
     RXELECIDLEMODE : in std_logic_vector(1 downto 0);
     RXEQTRAINING : in std_ulogic;
     RXGEARBOXSLIP : in std_ulogic;
     RXLATCLK : in std_ulogic;
     RXLPMEN : in std_ulogic;
     RXLPMGCHOLD : in std_ulogic;
     RXLPMGCOVRDEN : in std_ulogic;
     RXLPMHFHOLD : in std_ulogic;
     RXLPMHFOVRDEN : in std_ulogic;
     RXLPMLFHOLD : in std_ulogic;
     RXLPMLFKLOVRDEN : in std_ulogic;
     RXLPMOSHOLD : in std_ulogic;
     RXLPMOSOVRDEN : in std_ulogic;
     RXMCOMMAALIGNEN : in std_ulogic;
     RXMONITORSEL : in std_logic_vector(1 downto 0);
     RXOOBRESET : in std_ulogic;
     RXOSCALRESET : in std_ulogic;
     RXOSHOLD : in std_ulogic;
     RXOSOVRDEN : in std_ulogic;
     RXOUTCLKSEL : in std_logic_vector(2 downto 0);
     RXPCOMMAALIGNEN : in std_ulogic;
     RXPCSRESET : in std_ulogic;
     RXPD : in std_logic_vector(1 downto 0);
     RXPHALIGN : in std_ulogic;
     RXPHALIGNEN : in std_ulogic;
     RXPHDLYPD : in std_ulogic;
     RXPHDLYRESET : in std_ulogic;
     RXPHOVRDEN : in std_ulogic;
     RXPLLCLKSEL : in std_logic_vector(1 downto 0);
     RXPMARESET : in std_ulogic;
     RXPOLARITY : in std_ulogic;
     RXPRBSCNTRESET : in std_ulogic;
     RXPRBSSEL : in std_logic_vector(3 downto 0);
     RXPROGDIVRESET : in std_ulogic;
     RXQPIEN : in std_ulogic;
     RXRATE : in std_logic_vector(2 downto 0);
     RXRATEMODE : in std_ulogic;
     RXSLIDE : in std_ulogic;
     RXSLIPOUTCLK : in std_ulogic;
     RXSLIPPMA : in std_ulogic;
     RXSYNCALLIN : in std_ulogic;
     RXSYNCIN : in std_ulogic;
     RXSYNCMODE : in std_ulogic;
     RXSYSCLKSEL : in std_logic_vector(1 downto 0);
     RXTERMINATION : in std_ulogic;
     RXUSERRDY : in std_ulogic;
     RXUSRCLK : in std_ulogic;
     RXUSRCLK2 : in std_ulogic;
     SIGVALIDCLK : in std_ulogic;
     TSTIN : in std_logic_vector(19 downto 0);
     TX8B10BBYPASS : in std_logic_vector(7 downto 0);
     TX8B10BEN : in std_ulogic;
     TXCOMINIT : in std_ulogic;
     TXCOMSAS : in std_ulogic;
     TXCOMWAKE : in std_ulogic;
     TXCTRL0 : in std_logic_vector(15 downto 0);
     TXCTRL1 : in std_logic_vector(15 downto 0);
     TXCTRL2 : in std_logic_vector(7 downto 0);
     TXDATA : in std_logic_vector(127 downto 0);
     TXDATAEXTENDRSVD : in std_logic_vector(7 downto 0);
     TXDCCFORCESTART : in std_ulogic;
     TXDCCRESET : in std_ulogic;
     TXDEEMPH : in std_logic_vector(1 downto 0);
     TXDETECTRX : in std_ulogic;
     TXDIFFCTRL : in std_logic_vector(4 downto 0);
     TXDLYBYPASS : in std_ulogic;
     TXDLYEN : in std_ulogic;
     TXDLYHOLD : in std_ulogic;
     TXDLYOVRDEN : in std_ulogic;
     TXDLYSRESET : in std_ulogic;
     TXDLYUPDOWN : in std_ulogic;
     TXELECIDLE : in std_ulogic;
     TXHEADER : in std_logic_vector(5 downto 0);
     TXINHIBIT : in std_ulogic;
     TXLATCLK : in std_ulogic;
     TXLFPSTRESET : in std_ulogic;
     TXLFPSU2LPEXIT : in std_ulogic;
     TXLFPSU3WAKE : in std_ulogic;
     TXMAINCURSOR : in std_logic_vector(6 downto 0);
     TXMARGIN : in std_logic_vector(2 downto 0);
     TXMUXDCDEXHOLD : in std_ulogic;
     TXMUXDCDORWREN : in std_ulogic;
     TXONESZEROS : in std_ulogic;
     TXOUTCLKSEL : in std_logic_vector(2 downto 0);
     TXPCSRESET : in std_ulogic;
     TXPD : in std_logic_vector(1 downto 0);
     TXPDELECIDLEMODE : in std_ulogic;
     TXPHALIGN : in std_ulogic;
     TXPHALIGNEN : in std_ulogic;
     TXPHDLYPD : in std_ulogic;
     TXPHDLYRESET : in std_ulogic;
     TXPHDLYTSTCLK : in std_ulogic;
     TXPHINIT : in std_ulogic;
     TXPHOVRDEN : in std_ulogic;
     TXPIPPMEN : in std_ulogic;
     TXPIPPMOVRDEN : in std_ulogic;
     TXPIPPMPD : in std_ulogic;
     TXPIPPMSEL : in std_ulogic;
     TXPIPPMSTEPSIZE : in std_logic_vector(4 downto 0);
     TXPISOPD : in std_ulogic;
     TXPLLCLKSEL : in std_logic_vector(1 downto 0);
     TXPMARESET : in std_ulogic;
     TXPOLARITY : in std_ulogic;
     TXPOSTCURSOR : in std_logic_vector(4 downto 0);
     TXPRBSFORCEERR : in std_ulogic;
     TXPRBSSEL : in std_logic_vector(3 downto 0);
     TXPRECURSOR : in std_logic_vector(4 downto 0);
     TXPROGDIVRESET : in std_ulogic;
     TXQPIBIASEN : in std_ulogic;
     TXQPIWEAKPUP : in std_ulogic;
     TXRATE : in std_logic_vector(2 downto 0);
     TXRATEMODE : in std_ulogic;
     TXSEQUENCE : in std_logic_vector(6 downto 0);
     TXSWING : in std_ulogic;
     TXSYNCALLIN : in std_ulogic;
     TXSYNCIN : in std_ulogic;
     TXSYNCMODE : in std_ulogic;
     TXSYSCLKSEL : in std_logic_vector(1 downto 0);
     TXUSERRDY : in std_ulogic;
     TXUSRCLK : in std_ulogic;
     TXUSRCLK2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTHE4_CHANNEL : component is "PRIMITIVE";

----- component GTHE4_COMMON -----
component GTHE4_COMMON
  generic (
     AEN_QPLL0_FBDIV : bit := '1';
     AEN_QPLL1_FBDIV : bit := '1';
     AEN_SDM0TOGGLE : bit := '0';
     AEN_SDM1TOGGLE : bit := '0';
     A_SDM0TOGGLE : bit := '0';
     A_SDM1DATA_HIGH : std_logic_vector(8 downto 0) := "000000000";
     A_SDM1DATA_LOW : std_logic_vector(15 downto 0) := "0000000000000000";
     A_SDM1TOGGLE : bit := '0';
     BIAS_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG4 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG_RSVD : std_logic_vector(15 downto 0) := X"0000";
     COMMON_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     COMMON_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     POR_CFG : std_logic_vector(15 downto 0) := X"0000";
     PPF0_CFG : std_logic_vector(15 downto 0) := X"0F00";
     PPF1_CFG : std_logic_vector(15 downto 0) := X"0F00";
     QPLL0CLKOUT_RATE : string := "FULL";
     QPLL0_CFG0 : std_logic_vector(15 downto 0) := X"391C";
     QPLL0_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_CFG1_G3 : std_logic_vector(15 downto 0) := X"0020";
     QPLL0_CFG2 : std_logic_vector(15 downto 0) := X"0F80";
     QPLL0_CFG2_G3 : std_logic_vector(15 downto 0) := X"0F80";
     QPLL0_CFG3 : std_logic_vector(15 downto 0) := X"0120";
     QPLL0_CFG4 : std_logic_vector(15 downto 0) := X"0002";
     QPLL0_CP : std_logic_vector(9 downto 0) := "0000011111";
     QPLL0_CP_G3 : std_logic_vector(9 downto 0) := "0000011111";
     QPLL0_FBDIV : integer := 66;
     QPLL0_FBDIV_G3 : integer := 80;
     QPLL0_INIT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     QPLL0_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     QPLL0_LOCK_CFG_G3 : std_logic_vector(15 downto 0) := X"21E8";
     QPLL0_LPF : std_logic_vector(9 downto 0) := "1011111111";
     QPLL0_LPF_G3 : std_logic_vector(9 downto 0) := "1111111111";
     QPLL0_PCI_EN : bit := '0';
     QPLL0_RATE_SW_USE_DRP : bit := '0';
     QPLL0_REFCLK_DIV : integer := 1;
     QPLL0_SDM_CFG0 : std_logic_vector(15 downto 0) := X"0040";
     QPLL0_SDM_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_SDM_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1CLKOUT_RATE : string := "FULL";
     QPLL1_CFG0 : std_logic_vector(15 downto 0) := X"691C";
     QPLL1_CFG1 : std_logic_vector(15 downto 0) := X"0020";
     QPLL1_CFG1_G3 : std_logic_vector(15 downto 0) := X"0020";
     QPLL1_CFG2 : std_logic_vector(15 downto 0) := X"0F80";
     QPLL1_CFG2_G3 : std_logic_vector(15 downto 0) := X"0F80";
     QPLL1_CFG3 : std_logic_vector(15 downto 0) := X"0120";
     QPLL1_CFG4 : std_logic_vector(15 downto 0) := X"0002";
     QPLL1_CP : std_logic_vector(9 downto 0) := "0000011111";
     QPLL1_CP_G3 : std_logic_vector(9 downto 0) := "0000011111";
     QPLL1_FBDIV : integer := 66;
     QPLL1_FBDIV_G3 : integer := 80;
     QPLL1_INIT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     QPLL1_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     QPLL1_LOCK_CFG_G3 : std_logic_vector(15 downto 0) := X"21E8";
     QPLL1_LPF : std_logic_vector(9 downto 0) := "1011111111";
     QPLL1_LPF_G3 : std_logic_vector(9 downto 0) := "1111111111";
     QPLL1_PCI_EN : bit := '0';
     QPLL1_RATE_SW_USE_DRP : bit := '0';
     QPLL1_REFCLK_DIV : integer := 1;
     QPLL1_SDM_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_SDM_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_SDM_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR0 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR1 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR2 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR3 : std_logic_vector(15 downto 0) := X"0000";
     RXRECCLKOUT0_SEL : std_logic_vector(1 downto 0) := "00";
     RXRECCLKOUT1_SEL : std_logic_vector(1 downto 0) := "00";
     SARC_ENB : bit := '0';
     SARC_SEL : bit := '0';
     SDM0INITSEED0_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM0INITSEED0_1 : std_logic_vector(8 downto 0) := "000000000";
     SDM1INITSEED0_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM1INITSEED0_1 : std_logic_vector(8 downto 0) := "000000000";
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     SIM_MODE : string := "FAST";
     SIM_RESET_SPEEDUP : string := "TRUE"
  );
  port (
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     PMARSVDOUT0 : out std_logic_vector(7 downto 0);
     PMARSVDOUT1 : out std_logic_vector(7 downto 0);
     QPLL0FBCLKLOST : out std_ulogic;
     QPLL0LOCK : out std_ulogic;
     QPLL0OUTCLK : out std_ulogic;
     QPLL0OUTREFCLK : out std_ulogic;
     QPLL0REFCLKLOST : out std_ulogic;
     QPLL1FBCLKLOST : out std_ulogic;
     QPLL1LOCK : out std_ulogic;
     QPLL1OUTCLK : out std_ulogic;
     QPLL1OUTREFCLK : out std_ulogic;
     QPLL1REFCLKLOST : out std_ulogic;
     QPLLDMONITOR0 : out std_logic_vector(7 downto 0);
     QPLLDMONITOR1 : out std_logic_vector(7 downto 0);
     REFCLKOUTMONITOR0 : out std_ulogic;
     REFCLKOUTMONITOR1 : out std_ulogic;
     RXRECCLK0SEL : out std_logic_vector(1 downto 0);
     RXRECCLK1SEL : out std_logic_vector(1 downto 0);
     SDM0FINALOUT : out std_logic_vector(3 downto 0);
     SDM0TESTDATA : out std_logic_vector(14 downto 0);
     SDM1FINALOUT : out std_logic_vector(3 downto 0);
     SDM1TESTDATA : out std_logic_vector(14 downto 0);
     TCONGPO : out std_logic_vector(9 downto 0);
     TCONRSVDOUT0 : out std_ulogic;
     BGBYPASSB : in std_ulogic;
     BGMONITORENB : in std_ulogic;
     BGPDB : in std_ulogic;
     BGRCALOVRD : in std_logic_vector(4 downto 0);
     BGRCALOVRDENB : in std_ulogic;
     DRPADDR : in std_logic_vector(15 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     GTGREFCLK0 : in std_ulogic;
     GTGREFCLK1 : in std_ulogic;
     GTNORTHREFCLK00 : in std_ulogic;
     GTNORTHREFCLK01 : in std_ulogic;
     GTNORTHREFCLK10 : in std_ulogic;
     GTNORTHREFCLK11 : in std_ulogic;
     GTREFCLK00 : in std_ulogic;
     GTREFCLK01 : in std_ulogic;
     GTREFCLK10 : in std_ulogic;
     GTREFCLK11 : in std_ulogic;
     GTSOUTHREFCLK00 : in std_ulogic;
     GTSOUTHREFCLK01 : in std_ulogic;
     GTSOUTHREFCLK10 : in std_ulogic;
     GTSOUTHREFCLK11 : in std_ulogic;
     PCIERATEQPLL0 : in std_logic_vector(2 downto 0);
     PCIERATEQPLL1 : in std_logic_vector(2 downto 0);
     PMARSVD0 : in std_logic_vector(7 downto 0);
     PMARSVD1 : in std_logic_vector(7 downto 0);
     QPLL0CLKRSVD0 : in std_ulogic;
     QPLL0CLKRSVD1 : in std_ulogic;
     QPLL0FBDIV : in std_logic_vector(7 downto 0);
     QPLL0LOCKDETCLK : in std_ulogic;
     QPLL0LOCKEN : in std_ulogic;
     QPLL0PD : in std_ulogic;
     QPLL0REFCLKSEL : in std_logic_vector(2 downto 0);
     QPLL0RESET : in std_ulogic;
     QPLL1CLKRSVD0 : in std_ulogic;
     QPLL1CLKRSVD1 : in std_ulogic;
     QPLL1FBDIV : in std_logic_vector(7 downto 0);
     QPLL1LOCKDETCLK : in std_ulogic;
     QPLL1LOCKEN : in std_ulogic;
     QPLL1PD : in std_ulogic;
     QPLL1REFCLKSEL : in std_logic_vector(2 downto 0);
     QPLL1RESET : in std_ulogic;
     QPLLRSVD1 : in std_logic_vector(7 downto 0);
     QPLLRSVD2 : in std_logic_vector(4 downto 0);
     QPLLRSVD3 : in std_logic_vector(4 downto 0);
     QPLLRSVD4 : in std_logic_vector(7 downto 0);
     RCALENB : in std_ulogic;
     SDM0DATA : in std_logic_vector(24 downto 0);
     SDM0RESET : in std_ulogic;
     SDM0TOGGLE : in std_ulogic;
     SDM0WIDTH : in std_logic_vector(1 downto 0);
     SDM1DATA : in std_logic_vector(24 downto 0);
     SDM1RESET : in std_ulogic;
     SDM1TOGGLE : in std_ulogic;
     SDM1WIDTH : in std_logic_vector(1 downto 0);
     TCONGPI : in std_logic_vector(9 downto 0);
     TCONPOWERUP : in std_ulogic;
     TCONRESET : in std_logic_vector(1 downto 0);
     TCONRSVDIN1 : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  GTHE4_COMMON : component is "PRIMITIVE";

----- component GTM_DUAL -----
component GTM_DUAL
  generic (
     A_CFG : std_logic_vector(15 downto 0) := "0000100001000000";
     A_SDM_DATA_CFG0 : std_logic_vector(15 downto 0) := "0000000011010000";
     A_SDM_DATA_CFG1 : std_logic_vector(15 downto 0) := "0000000011010000";
     BIAS_CFG0 : std_logic_vector(15 downto 0) := "0000000000000000";
     BIAS_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     BIAS_CFG2 : std_logic_vector(15 downto 0) := "0001000000000000";
     BIAS_CFG3 : std_logic_vector(15 downto 0) := "0000000000000001";
     BIAS_CFG4 : std_logic_vector(15 downto 0) := "0000000000000000";
     BIAS_CFG5 : std_logic_vector(15 downto 0) := "0000000000000000";
     BIAS_CFG6 : std_logic_vector(15 downto 0) := "0000000010000000";
     BIAS_CFG7 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_A_CH_CFG0 : std_logic_vector(15 downto 0) := "0000000000000011";
     CH0_A_CH_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_A_CH_CFG2 : std_logic_vector(15 downto 0) := "0111101111110000";
     CH0_A_CH_CFG3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_A_CH_CFG4 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_A_CH_CFG5 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_A_CH_CFG6 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RST_LP_CFG0 : std_logic_vector(15 downto 0) := "0001000000010000";
     CH0_RST_LP_CFG1 : std_logic_vector(15 downto 0) := "0011001000010000";
     CH0_RST_LP_CFG2 : std_logic_vector(15 downto 0) := "0110010100000100";
     CH0_RST_LP_CFG3 : std_logic_vector(15 downto 0) := "0011001000010000";
     CH0_RST_LP_CFG4 : std_logic_vector(15 downto 0) := "0000000001000100";
     CH0_RST_LP_ID_CFG0 : std_logic_vector(15 downto 0) := "0011000001110000";
     CH0_RST_LP_ID_CFG1 : std_logic_vector(15 downto 0) := "0001000000010000";
     CH0_RST_TIME_CFG0 : std_logic_vector(15 downto 0) := "0000010000100001";
     CH0_RST_TIME_CFG1 : std_logic_vector(15 downto 0) := "0000010000100001";
     CH0_RST_TIME_CFG2 : std_logic_vector(15 downto 0) := "0000010000100001";
     CH0_RST_TIME_CFG3 : std_logic_vector(15 downto 0) := "0000010000100000";
     CH0_RST_TIME_CFG4 : std_logic_vector(15 downto 0) := "0000010000100001";
     CH0_RST_TIME_CFG5 : std_logic_vector(15 downto 0) := "0000000000000001";
     CH0_RST_TIME_CFG6 : std_logic_vector(15 downto 0) := "0000000000100001";
     CH0_RX_ADC_CFG0 : std_logic_vector(15 downto 0) := "0011010010001111";
     CH0_RX_ADC_CFG1 : std_logic_vector(15 downto 0) := "0011111001010101";
     CH0_RX_ANA_CFG0 : std_logic_vector(15 downto 0) := "1000000000011101";
     CH0_RX_ANA_CFG1 : std_logic_vector(15 downto 0) := "1110100010000000";
     CH0_RX_ANA_CFG2 : std_logic_vector(15 downto 0) := "0000000010001010";
     CH0_RX_APT_CFG0A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG0B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG10A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG10B : std_logic_vector(15 downto 0) := "0000000001010000";
     CH0_RX_APT_CFG11A : std_logic_vector(15 downto 0) := "0000000001000000";
     CH0_RX_APT_CFG11B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG12A : std_logic_vector(15 downto 0) := "0000000001010000";
     CH0_RX_APT_CFG12B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG13A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG13B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG14A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG14B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG15A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG15B : std_logic_vector(15 downto 0) := "0000100000000000";
     CH0_RX_APT_CFG16A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG16B : std_logic_vector(15 downto 0) := "0010000000000000";
     CH0_RX_APT_CFG17A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG17B : std_logic_vector(15 downto 0) := "0001000001000000";
     CH0_RX_APT_CFG18A : std_logic_vector(15 downto 0) := "0000100000100000";
     CH0_RX_APT_CFG18B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG19A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG19B : std_logic_vector(15 downto 0) := "0000100000000000";
     CH0_RX_APT_CFG1A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG1B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG20A : std_logic_vector(15 downto 0) := "1110000000100000";
     CH0_RX_APT_CFG20B : std_logic_vector(15 downto 0) := "0000000001000000";
     CH0_RX_APT_CFG21A : std_logic_vector(15 downto 0) := "0001000000000100";
     CH0_RX_APT_CFG21B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG22A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG22B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG23A : std_logic_vector(15 downto 0) := "0000100000000000";
     CH0_RX_APT_CFG23B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG24A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG24B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG25A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG25B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG26A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG26B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG27A : std_logic_vector(15 downto 0) := "0100000000000000";
     CH0_RX_APT_CFG27B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG28A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_APT_CFG28B : std_logic_vector(15 downto 0) := "1000000000000000";
     CH0_RX_APT_CFG2A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG2B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG3A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG3B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG4A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG4B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG5A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG5B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG6A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG6B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG7A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG7B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG8A : std_logic_vector(15 downto 0) := "0000100000000000";
     CH0_RX_APT_CFG8B : std_logic_vector(15 downto 0) := "0000100000000000";
     CH0_RX_APT_CFG9A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CFG9B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH0_RX_APT_CTRL_CFG2 : std_logic_vector(15 downto 0) := "0000000000000100";
     CH0_RX_APT_CTRL_CFG3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_CAL_CFG0A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_CAL_CFG0B : std_logic_vector(15 downto 0) := "0011001100110000";
     CH0_RX_CAL_CFG1A : std_logic_vector(15 downto 0) := "1110111011100001";
     CH0_RX_CAL_CFG1B : std_logic_vector(15 downto 0) := "1111111100000100";
     CH0_RX_CAL_CFG2A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_CAL_CFG2B : std_logic_vector(15 downto 0) := "0011000000000000";
     CH0_RX_CDR_CFG0A : std_logic_vector(15 downto 0) := "0000000000000011";
     CH0_RX_CDR_CFG0B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_CDR_CFG1A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_CDR_CFG1B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_CDR_CFG2A : std_logic_vector(15 downto 0) := "1001000101100100";
     CH0_RX_CDR_CFG2B : std_logic_vector(15 downto 0) := "0000000100100100";
     CH0_RX_CDR_CFG3A : std_logic_vector(15 downto 0) := "0101110011110110";
     CH0_RX_CDR_CFG3B : std_logic_vector(15 downto 0) := "0000000000001011";
     CH0_RX_CDR_CFG4A : std_logic_vector(15 downto 0) := "0000000000000110";
     CH0_RX_CDR_CFG4B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_CLKGN_CFG0 : std_logic_vector(15 downto 0) := "1100000000000000";
     CH0_RX_CLKGN_CFG1 : std_logic_vector(15 downto 0) := "0000000110000000";
     CH0_RX_CTLE_CFG0 : std_logic_vector(15 downto 0) := "0011010010001000";
     CH0_RX_CTLE_CFG1 : std_logic_vector(15 downto 0) := "0010000000100010";
     CH0_RX_CTLE_CFG2 : std_logic_vector(15 downto 0) := "0000101000000000";
     CH0_RX_CTLE_CFG3 : std_logic_vector(15 downto 0) := "1111001001000000";
     CH0_RX_DSP_CFG : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_MON_CFG : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_RX_PAD_CFG0 : std_logic_vector(15 downto 0) := "0001111000000000";
     CH0_RX_PAD_CFG1 : std_logic_vector(15 downto 0) := "0001100000001010";
     CH0_RX_PCS_CFG0 : std_logic_vector(15 downto 0) := "0000000100000000";
     CH0_RX_PCS_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_ANA_CFG0 : std_logic_vector(15 downto 0) := "0000001010101111";
     CH0_TX_ANA_CFG1 : std_logic_vector(15 downto 0) := "0000000100000000";
     CH0_TX_ANA_CFG2 : std_logic_vector(15 downto 0) := "1000000000010100";
     CH0_TX_ANA_CFG3 : std_logic_vector(15 downto 0) := "0000101000100010";
     CH0_TX_ANA_CFG4 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_CAL_CFG0 : std_logic_vector(15 downto 0) := "0000000000100000";
     CH0_TX_CAL_CFG1 : std_logic_vector(15 downto 0) := "0000000001000000";
     CH0_TX_DRV_CFG0 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_DRV_CFG1 : std_logic_vector(15 downto 0) := "0000000000100111";
     CH0_TX_DRV_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_DRV_CFG3 : std_logic_vector(15 downto 0) := "0110110000000000";
     CH0_TX_DRV_CFG4 : std_logic_vector(15 downto 0) := "0000000011000101";
     CH0_TX_DRV_CFG5 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_LPBK_CFG0 : std_logic_vector(15 downto 0) := "0000000000000011";
     CH0_TX_LPBK_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG0 : std_logic_vector(15 downto 0) := "0000000101100000";
     CH0_TX_PCS_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG10 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG11 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG12 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG13 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG14 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG15 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG16 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG17 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG4 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG5 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG6 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG7 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG8 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH0_TX_PCS_CFG9 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_A_CH_CFG0 : std_logic_vector(15 downto 0) := "0000000000000011";
     CH1_A_CH_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_A_CH_CFG2 : std_logic_vector(15 downto 0) := "0111101111110000";
     CH1_A_CH_CFG3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_A_CH_CFG4 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_A_CH_CFG5 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_A_CH_CFG6 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RST_LP_CFG0 : std_logic_vector(15 downto 0) := "0001000000010000";
     CH1_RST_LP_CFG1 : std_logic_vector(15 downto 0) := "0011001000010000";
     CH1_RST_LP_CFG2 : std_logic_vector(15 downto 0) := "0110010100000100";
     CH1_RST_LP_CFG3 : std_logic_vector(15 downto 0) := "0011001000010000";
     CH1_RST_LP_CFG4 : std_logic_vector(15 downto 0) := "0000000001000100";
     CH1_RST_LP_ID_CFG0 : std_logic_vector(15 downto 0) := "0011000001110000";
     CH1_RST_LP_ID_CFG1 : std_logic_vector(15 downto 0) := "0001000000010000";
     CH1_RST_TIME_CFG0 : std_logic_vector(15 downto 0) := "0000010000100001";
     CH1_RST_TIME_CFG1 : std_logic_vector(15 downto 0) := "0000010000100001";
     CH1_RST_TIME_CFG2 : std_logic_vector(15 downto 0) := "0000010000100001";
     CH1_RST_TIME_CFG3 : std_logic_vector(15 downto 0) := "0000010000100000";
     CH1_RST_TIME_CFG4 : std_logic_vector(15 downto 0) := "0000010000100001";
     CH1_RST_TIME_CFG5 : std_logic_vector(15 downto 0) := "0000000000000001";
     CH1_RST_TIME_CFG6 : std_logic_vector(15 downto 0) := "0000000000100001";
     CH1_RX_ADC_CFG0 : std_logic_vector(15 downto 0) := "0011010010001111";
     CH1_RX_ADC_CFG1 : std_logic_vector(15 downto 0) := "0011111001010101";
     CH1_RX_ANA_CFG0 : std_logic_vector(15 downto 0) := "1000000000011101";
     CH1_RX_ANA_CFG1 : std_logic_vector(15 downto 0) := "1110100010000000";
     CH1_RX_ANA_CFG2 : std_logic_vector(15 downto 0) := "0000000010001010";
     CH1_RX_APT_CFG0A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG0B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG10A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG10B : std_logic_vector(15 downto 0) := "0000000001010000";
     CH1_RX_APT_CFG11A : std_logic_vector(15 downto 0) := "0000000001000000";
     CH1_RX_APT_CFG11B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG12A : std_logic_vector(15 downto 0) := "0000000001010000";
     CH1_RX_APT_CFG12B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG13A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG13B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG14A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG14B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG15A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG15B : std_logic_vector(15 downto 0) := "0000100000000000";
     CH1_RX_APT_CFG16A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG16B : std_logic_vector(15 downto 0) := "0010000000000000";
     CH1_RX_APT_CFG17A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG17B : std_logic_vector(15 downto 0) := "0001000001000000";
     CH1_RX_APT_CFG18A : std_logic_vector(15 downto 0) := "0000100000100000";
     CH1_RX_APT_CFG18B : std_logic_vector(15 downto 0) := "0000100010000000";
     CH1_RX_APT_CFG19A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG19B : std_logic_vector(15 downto 0) := "0000100000000000";
     CH1_RX_APT_CFG1A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG1B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG20A : std_logic_vector(15 downto 0) := "1110000000100000";
     CH1_RX_APT_CFG20B : std_logic_vector(15 downto 0) := "0000000001000000";
     CH1_RX_APT_CFG21A : std_logic_vector(15 downto 0) := "0001000000000100";
     CH1_RX_APT_CFG21B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG22A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG22B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG23A : std_logic_vector(15 downto 0) := "0000100000000000";
     CH1_RX_APT_CFG23B : std_logic_vector(15 downto 0) := "0000100000000000";
     CH1_RX_APT_CFG24A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG24B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG25A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG25B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG26A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG26B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG27A : std_logic_vector(15 downto 0) := "0100000000000000";
     CH1_RX_APT_CFG27B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG28A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_APT_CFG28B : std_logic_vector(15 downto 0) := "1000000000000000";
     CH1_RX_APT_CFG2A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG2B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG3A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG3B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG4A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG4B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG5A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG5B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG6A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG6B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG7A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG7B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG8A : std_logic_vector(15 downto 0) := "0000100000000000";
     CH1_RX_APT_CFG8B : std_logic_vector(15 downto 0) := "0000100000000000";
     CH1_RX_APT_CFG9A : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CFG9B : std_logic_vector(15 downto 0) := "0000000001110000";
     CH1_RX_APT_CTRL_CFG2 : std_logic_vector(15 downto 0) := "0000000000000100";
     CH1_RX_APT_CTRL_CFG3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_CAL_CFG0A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_CAL_CFG0B : std_logic_vector(15 downto 0) := "0011001100110000";
     CH1_RX_CAL_CFG1A : std_logic_vector(15 downto 0) := "1110111011100001";
     CH1_RX_CAL_CFG1B : std_logic_vector(15 downto 0) := "1111111100000100";
     CH1_RX_CAL_CFG2A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_CAL_CFG2B : std_logic_vector(15 downto 0) := "0011000000000000";
     CH1_RX_CDR_CFG0A : std_logic_vector(15 downto 0) := "0000000000000011";
     CH1_RX_CDR_CFG0B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_CDR_CFG1A : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_CDR_CFG1B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_CDR_CFG2A : std_logic_vector(15 downto 0) := "1001000101100100";
     CH1_RX_CDR_CFG2B : std_logic_vector(15 downto 0) := "0000000100100100";
     CH1_RX_CDR_CFG3A : std_logic_vector(15 downto 0) := "0101110011110110";
     CH1_RX_CDR_CFG3B : std_logic_vector(15 downto 0) := "0000000000001011";
     CH1_RX_CDR_CFG4A : std_logic_vector(15 downto 0) := "0000000000000110";
     CH1_RX_CDR_CFG4B : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_CLKGN_CFG0 : std_logic_vector(15 downto 0) := "1100000000000000";
     CH1_RX_CLKGN_CFG1 : std_logic_vector(15 downto 0) := "0000000110000000";
     CH1_RX_CTLE_CFG0 : std_logic_vector(15 downto 0) := "0011010010001000";
     CH1_RX_CTLE_CFG1 : std_logic_vector(15 downto 0) := "0010000000100010";
     CH1_RX_CTLE_CFG2 : std_logic_vector(15 downto 0) := "0000101000000000";
     CH1_RX_CTLE_CFG3 : std_logic_vector(15 downto 0) := "1111001001000000";
     CH1_RX_DSP_CFG : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_MON_CFG : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_RX_PAD_CFG0 : std_logic_vector(15 downto 0) := "0001111000000000";
     CH1_RX_PAD_CFG1 : std_logic_vector(15 downto 0) := "0001100000001010";
     CH1_RX_PCS_CFG0 : std_logic_vector(15 downto 0) := "0000000100000000";
     CH1_RX_PCS_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_ANA_CFG0 : std_logic_vector(15 downto 0) := "0000001010101111";
     CH1_TX_ANA_CFG1 : std_logic_vector(15 downto 0) := "0000000100000000";
     CH1_TX_ANA_CFG2 : std_logic_vector(15 downto 0) := "1000000000010100";
     CH1_TX_ANA_CFG3 : std_logic_vector(15 downto 0) := "0000101000100010";
     CH1_TX_ANA_CFG4 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_CAL_CFG0 : std_logic_vector(15 downto 0) := "0000000000100000";
     CH1_TX_CAL_CFG1 : std_logic_vector(15 downto 0) := "0000000001000000";
     CH1_TX_DRV_CFG0 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_DRV_CFG1 : std_logic_vector(15 downto 0) := "0000000000100111";
     CH1_TX_DRV_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_DRV_CFG3 : std_logic_vector(15 downto 0) := "0110110000000000";
     CH1_TX_DRV_CFG4 : std_logic_vector(15 downto 0) := "0000000011000101";
     CH1_TX_DRV_CFG5 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_LPBK_CFG0 : std_logic_vector(15 downto 0) := "0000000000000011";
     CH1_TX_LPBK_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG0 : std_logic_vector(15 downto 0) := "0000000101100000";
     CH1_TX_PCS_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG10 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG11 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG12 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG13 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG14 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG15 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG16 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG17 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG4 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG5 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG6 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG7 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG8 : std_logic_vector(15 downto 0) := "0000000000000000";
     CH1_TX_PCS_CFG9 : std_logic_vector(15 downto 0) := "0000000000000000";
     DATARATE : real := 10.000;
     DRPEN_CFG : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG0 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG10 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG11 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG12 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG13 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG14 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG15 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG16 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG17 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG18 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG19 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG20 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG21 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG22 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG23 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG24 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG25 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG26 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG27 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG3 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG4 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG5 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG6 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG7 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG8 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_CFG9 : std_logic_vector(15 downto 0) := "0000000000000000";
     FEC_MODE : string := "BYPASS";
     INS_LOSS_NYQ : real := 20.000;
     INTERFACE_WIDTH : integer := 64;
     MODULATION_MODE : string := "NRZ";
     PLL_CFG0 : std_logic_vector(15 downto 0) := "0001100111110000";
     PLL_CFG1 : std_logic_vector(15 downto 0) := "0000111101110000";
     PLL_CFG2 : std_logic_vector(15 downto 0) := "1000000111101000";
     PLL_CFG3 : std_logic_vector(15 downto 0) := "0100000000000000";
     PLL_CFG4 : std_logic_vector(15 downto 0) := "0111111111101010";
     PLL_CFG5 : std_logic_vector(15 downto 0) := "0100101100111000";
     PLL_CFG6 : std_logic_vector(15 downto 0) := "0000000000100101";
     PLL_CRS_CTRL_CFG0 : std_logic_vector(15 downto 0) := "0000101100100000";
     PLL_CRS_CTRL_CFG1 : std_logic_vector(15 downto 0) := "1100010111010100";
     PLL_IPS_PIN_EN : bit := '1';
     PLL_IPS_REFCLK_SEL : integer := 0;
     RCALSAP_TESTEN : bit := '0';
     RCAL_APROBE : bit := '0';
     RST_CFG : std_logic_vector(15 downto 0) := "0000000000000010";
     RST_PLL_CFG0 : std_logic_vector(15 downto 0) := "0111011000010100";
     SAP_CFG0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM_CFG0 : std_logic_vector(15 downto 0) := "0001100001000000";
     SDM_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM_SEED_CFG0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM_SEED_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     SIM_DEVICE : string := "ULTRASCALE_PLUS_ES1";
     TX_AMPLITUDE_SWING : integer := 250
  );
  port (
     CH0_AXISTDATA : out std_logic_vector(27 downto 0);
     CH0_AXISTLAST : out std_ulogic;
     CH0_AXISTVALID : out std_ulogic;
     CH0_DMONITOROUT : out std_logic_vector(31 downto 0);
     CH0_DMONITOROUTCLK : out std_ulogic;
     CH0_GTMTXN : out std_ulogic;
     CH0_GTMTXP : out std_ulogic;
     CH0_PCSRSVDOUT : out std_logic_vector(15 downto 0);
     CH0_PMARSVDOUT : out std_logic_vector(15 downto 0);
     CH0_RESETEXCEPTION : out std_ulogic;
     CH0_RXBUFSTATUS : out std_logic_vector(2 downto 0);
     CH0_RXDATA : out std_logic_vector(255 downto 0);
     CH0_RXDATAFLAGS : out std_logic_vector(3 downto 0);
     CH0_RXDATAISAM : out std_ulogic;
     CH0_RXDATASTART : out std_ulogic;
     CH0_RXOUTCLK : out std_ulogic;
     CH0_RXPMARESETDONE : out std_ulogic;
     CH0_RXPRBSERR : out std_ulogic;
     CH0_RXPRBSLOCKED : out std_ulogic;
     CH0_RXPRGDIVRESETDONE : out std_ulogic;
     CH0_RXPROGDIVCLK : out std_ulogic;
     CH0_RXRESETDONE : out std_ulogic;
     CH0_TXBUFSTATUS : out std_logic_vector(1 downto 0);
     CH0_TXOUTCLK : out std_ulogic;
     CH0_TXPMARESETDONE : out std_ulogic;
     CH0_TXPRGDIVRESETDONE : out std_ulogic;
     CH0_TXPROGDIVCLK : out std_ulogic;
     CH0_TXRESETDONE : out std_ulogic;
     CH1_AXISTDATA : out std_logic_vector(27 downto 0);
     CH1_AXISTLAST : out std_ulogic;
     CH1_AXISTVALID : out std_ulogic;
     CH1_DMONITOROUT : out std_logic_vector(31 downto 0);
     CH1_DMONITOROUTCLK : out std_ulogic;
     CH1_GTMTXN : out std_ulogic;
     CH1_GTMTXP : out std_ulogic;
     CH1_PCSRSVDOUT : out std_logic_vector(15 downto 0);
     CH1_PMARSVDOUT : out std_logic_vector(15 downto 0);
     CH1_RESETEXCEPTION : out std_ulogic;
     CH1_RXBUFSTATUS : out std_logic_vector(2 downto 0);
     CH1_RXDATA : out std_logic_vector(255 downto 0);
     CH1_RXDATAFLAGS : out std_logic_vector(3 downto 0);
     CH1_RXDATAISAM : out std_ulogic;
     CH1_RXDATASTART : out std_ulogic;
     CH1_RXOUTCLK : out std_ulogic;
     CH1_RXPMARESETDONE : out std_ulogic;
     CH1_RXPRBSERR : out std_ulogic;
     CH1_RXPRBSLOCKED : out std_ulogic;
     CH1_RXPRGDIVRESETDONE : out std_ulogic;
     CH1_RXPROGDIVCLK : out std_ulogic;
     CH1_RXRESETDONE : out std_ulogic;
     CH1_TXBUFSTATUS : out std_logic_vector(1 downto 0);
     CH1_TXOUTCLK : out std_ulogic;
     CH1_TXPMARESETDONE : out std_ulogic;
     CH1_TXPRGDIVRESETDONE : out std_ulogic;
     CH1_TXPROGDIVCLK : out std_ulogic;
     CH1_TXRESETDONE : out std_ulogic;
     CLKTESTSIG2PAD : out std_ulogic;
     DMONITOROUTPLLCLK : out std_ulogic;
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     FECRX0ALIGNED : out std_ulogic;
     FECRX0CORRCWINC : out std_ulogic;
     FECRX0CWINC : out std_ulogic;
     FECRX0UNCORRCWINC : out std_ulogic;
     FECRX1ALIGNED : out std_ulogic;
     FECRX1CORRCWINC : out std_ulogic;
     FECRX1CWINC : out std_ulogic;
     FECRX1UNCORRCWINC : out std_ulogic;
     FECRXLN0BITERR0TO1INC : out std_logic_vector(7 downto 0);
     FECRXLN0BITERR1TO0INC : out std_logic_vector(7 downto 0);
     FECRXLN0DLY : out std_logic_vector(14 downto 0);
     FECRXLN0ERRCNTINC : out std_logic_vector(3 downto 0);
     FECRXLN0MAPPING : out std_logic_vector(1 downto 0);
     FECRXLN1BITERR0TO1INC : out std_logic_vector(7 downto 0);
     FECRXLN1BITERR1TO0INC : out std_logic_vector(7 downto 0);
     FECRXLN1DLY : out std_logic_vector(14 downto 0);
     FECRXLN1ERRCNTINC : out std_logic_vector(3 downto 0);
     FECRXLN1MAPPING : out std_logic_vector(1 downto 0);
     FECRXLN2BITERR0TO1INC : out std_logic_vector(7 downto 0);
     FECRXLN2BITERR1TO0INC : out std_logic_vector(7 downto 0);
     FECRXLN2DLY : out std_logic_vector(14 downto 0);
     FECRXLN2ERRCNTINC : out std_logic_vector(3 downto 0);
     FECRXLN2MAPPING : out std_logic_vector(1 downto 0);
     FECRXLN3BITERR0TO1INC : out std_logic_vector(7 downto 0);
     FECRXLN3BITERR1TO0INC : out std_logic_vector(7 downto 0);
     FECRXLN3DLY : out std_logic_vector(14 downto 0);
     FECRXLN3ERRCNTINC : out std_logic_vector(3 downto 0);
     FECRXLN3MAPPING : out std_logic_vector(1 downto 0);
     FECTRXLN0LOCK : out std_ulogic;
     FECTRXLN1LOCK : out std_ulogic;
     FECTRXLN2LOCK : out std_ulogic;
     FECTRXLN3LOCK : out std_ulogic;
     GTPOWERGOOD : out std_ulogic;
     PLLFBCLKLOST : out std_ulogic;
     PLLLOCK : out std_ulogic;
     PLLREFCLKLOST : out std_ulogic;
     PLLREFCLKMONITOR : out std_ulogic;
     PLLRESETDONE : out std_ulogic;
     PLLRSVDOUT : out std_logic_vector(15 downto 0);
     RCALCMP : out std_ulogic;
     RCALOUT : out std_logic_vector(4 downto 0);
     RXRECCLK0 : out std_ulogic;
     RXRECCLK1 : out std_ulogic;
     BGBYPASSB : in std_ulogic;
     BGMONITORENB : in std_ulogic;
     BGPDB : in std_ulogic;
     BGRCALOVRD : in std_logic_vector(4 downto 0);
     BGRCALOVRDENB : in std_ulogic;
     CH0_AXISEN : in std_ulogic;
     CH0_AXISRST : in std_ulogic;
     CH0_AXISTRDY : in std_ulogic;
     CH0_CFGRESET : in std_ulogic;
     CH0_DMONFIFORESET : in std_ulogic;
     CH0_DMONITORCLK : in std_ulogic;
     CH0_GTMRXN : in std_ulogic;
     CH0_GTMRXP : in std_ulogic;
     CH0_GTRXRESET : in std_ulogic;
     CH0_GTTXRESET : in std_ulogic;
     CH0_LOOPBACK : in std_logic_vector(2 downto 0);
     CH0_PCSRSVDIN : in std_logic_vector(15 downto 0);
     CH0_PMARSVDIN : in std_logic_vector(15 downto 0);
     CH0_RESETOVRD : in std_ulogic;
     CH0_RXADAPTRESET : in std_ulogic;
     CH0_RXADCCALRESET : in std_ulogic;
     CH0_RXADCCLKGENRESET : in std_ulogic;
     CH0_RXBUFRESET : in std_ulogic;
     CH0_RXCDRFREQOS : in std_ulogic;
     CH0_RXCDRFRRESET : in std_ulogic;
     CH0_RXCDRHOLD : in std_ulogic;
     CH0_RXCDRINCPCTRL : in std_ulogic;
     CH0_RXCDROVRDEN : in std_ulogic;
     CH0_RXCDRPHRESET : in std_ulogic;
     CH0_RXDFERESET : in std_ulogic;
     CH0_RXDSPRESET : in std_ulogic;
     CH0_RXEQTRAINING : in std_ulogic;
     CH0_RXEYESCANRESET : in std_ulogic;
     CH0_RXFECRESET : in std_ulogic;
     CH0_RXOUTCLKSEL : in std_logic_vector(2 downto 0);
     CH0_RXPCSRESET : in std_ulogic;
     CH0_RXPCSRESETMASK : in std_logic_vector(3 downto 0);
     CH0_RXPMARESET : in std_ulogic;
     CH0_RXPMARESETMASK : in std_logic_vector(7 downto 0);
     CH0_RXPOLARITY : in std_ulogic;
     CH0_RXPRBSCNTSTOP : in std_ulogic;
     CH0_RXPRBSCSCNTRST : in std_ulogic;
     CH0_RXPRBSPTN : in std_logic_vector(3 downto 0);
     CH0_RXPROGDIVRESET : in std_ulogic;
     CH0_RXQPRBSEN : in std_ulogic;
     CH0_RXRESETMODE : in std_logic_vector(1 downto 0);
     CH0_RXSPCSEQADV : in std_ulogic;
     CH0_RXUSRCLK : in std_ulogic;
     CH0_RXUSRCLK2 : in std_ulogic;
     CH0_RXUSRRDY : in std_ulogic;
     CH0_RXUSRSTART : in std_ulogic;
     CH0_RXUSRSTOP : in std_ulogic;
     CH0_TXCKALRESET : in std_ulogic;
     CH0_TXCTLFIRDAT : in std_logic_vector(5 downto 0);
     CH0_TXDATA : in std_logic_vector(255 downto 0);
     CH0_TXDATASTART : in std_ulogic;
     CH0_TXDRVAMP : in std_logic_vector(4 downto 0);
     CH0_TXEMPMAIN : in std_logic_vector(5 downto 0);
     CH0_TXEMPPOST : in std_logic_vector(4 downto 0);
     CH0_TXEMPPRE : in std_logic_vector(4 downto 0);
     CH0_TXEMPPRE2 : in std_logic_vector(3 downto 0);
     CH0_TXFECRESET : in std_ulogic;
     CH0_TXINHIBIT : in std_ulogic;
     CH0_TXMUXDCDEXHOLD : in std_ulogic;
     CH0_TXMUXDCDORWREN : in std_ulogic;
     CH0_TXOUTCLKSEL : in std_logic_vector(2 downto 0);
     CH0_TXPCSRESET : in std_ulogic;
     CH0_TXPCSRESETMASK : in std_logic_vector(1 downto 0);
     CH0_TXPMARESET : in std_ulogic;
     CH0_TXPMARESETMASK : in std_logic_vector(1 downto 0);
     CH0_TXPOLARITY : in std_ulogic;
     CH0_TXPRBSINERR : in std_ulogic;
     CH0_TXPRBSPTN : in std_logic_vector(3 downto 0);
     CH0_TXPROGDIVRESET : in std_ulogic;
     CH0_TXQPRBSEN : in std_ulogic;
     CH0_TXRESETMODE : in std_logic_vector(1 downto 0);
     CH0_TXSPCSEQADV : in std_ulogic;
     CH0_TXUSRCLK : in std_ulogic;
     CH0_TXUSRCLK2 : in std_ulogic;
     CH0_TXUSRRDY : in std_ulogic;
     CH1_AXISEN : in std_ulogic;
     CH1_AXISRST : in std_ulogic;
     CH1_AXISTRDY : in std_ulogic;
     CH1_CFGRESET : in std_ulogic;
     CH1_DMONFIFORESET : in std_ulogic;
     CH1_DMONITORCLK : in std_ulogic;
     CH1_GTMRXN : in std_ulogic;
     CH1_GTMRXP : in std_ulogic;
     CH1_GTRXRESET : in std_ulogic;
     CH1_GTTXRESET : in std_ulogic;
     CH1_LOOPBACK : in std_logic_vector(2 downto 0);
     CH1_PCSRSVDIN : in std_logic_vector(15 downto 0);
     CH1_PMARSVDIN : in std_logic_vector(15 downto 0);
     CH1_RESETOVRD : in std_ulogic;
     CH1_RXADAPTRESET : in std_ulogic;
     CH1_RXADCCALRESET : in std_ulogic;
     CH1_RXADCCLKGENRESET : in std_ulogic;
     CH1_RXBUFRESET : in std_ulogic;
     CH1_RXCDRFREQOS : in std_ulogic;
     CH1_RXCDRFRRESET : in std_ulogic;
     CH1_RXCDRHOLD : in std_ulogic;
     CH1_RXCDRINCPCTRL : in std_ulogic;
     CH1_RXCDROVRDEN : in std_ulogic;
     CH1_RXCDRPHRESET : in std_ulogic;
     CH1_RXDFERESET : in std_ulogic;
     CH1_RXDSPRESET : in std_ulogic;
     CH1_RXEQTRAINING : in std_ulogic;
     CH1_RXEYESCANRESET : in std_ulogic;
     CH1_RXFECRESET : in std_ulogic;
     CH1_RXOUTCLKSEL : in std_logic_vector(2 downto 0);
     CH1_RXPCSRESET : in std_ulogic;
     CH1_RXPCSRESETMASK : in std_logic_vector(3 downto 0);
     CH1_RXPMARESET : in std_ulogic;
     CH1_RXPMARESETMASK : in std_logic_vector(7 downto 0);
     CH1_RXPOLARITY : in std_ulogic;
     CH1_RXPRBSCNTSTOP : in std_ulogic;
     CH1_RXPRBSCSCNTRST : in std_ulogic;
     CH1_RXPRBSPTN : in std_logic_vector(3 downto 0);
     CH1_RXPROGDIVRESET : in std_ulogic;
     CH1_RXQPRBSEN : in std_ulogic;
     CH1_RXRESETMODE : in std_logic_vector(1 downto 0);
     CH1_RXSPCSEQADV : in std_ulogic;
     CH1_RXUSRCLK : in std_ulogic;
     CH1_RXUSRCLK2 : in std_ulogic;
     CH1_RXUSRRDY : in std_ulogic;
     CH1_RXUSRSTART : in std_ulogic;
     CH1_RXUSRSTOP : in std_ulogic;
     CH1_TXCKALRESET : in std_ulogic;
     CH1_TXCTLFIRDAT : in std_logic_vector(5 downto 0);
     CH1_TXDATA : in std_logic_vector(255 downto 0);
     CH1_TXDATASTART : in std_ulogic;
     CH1_TXDRVAMP : in std_logic_vector(4 downto 0);
     CH1_TXEMPMAIN : in std_logic_vector(5 downto 0);
     CH1_TXEMPPOST : in std_logic_vector(4 downto 0);
     CH1_TXEMPPRE : in std_logic_vector(4 downto 0);
     CH1_TXEMPPRE2 : in std_logic_vector(3 downto 0);
     CH1_TXFECRESET : in std_ulogic;
     CH1_TXINHIBIT : in std_ulogic;
     CH1_TXMUXDCDEXHOLD : in std_ulogic;
     CH1_TXMUXDCDORWREN : in std_ulogic;
     CH1_TXOUTCLKSEL : in std_logic_vector(2 downto 0);
     CH1_TXPCSRESET : in std_ulogic;
     CH1_TXPCSRESETMASK : in std_logic_vector(1 downto 0);
     CH1_TXPMARESET : in std_ulogic;
     CH1_TXPMARESETMASK : in std_logic_vector(1 downto 0);
     CH1_TXPOLARITY : in std_ulogic;
     CH1_TXPRBSINERR : in std_ulogic;
     CH1_TXPRBSPTN : in std_logic_vector(3 downto 0);
     CH1_TXPROGDIVRESET : in std_ulogic;
     CH1_TXQPRBSEN : in std_ulogic;
     CH1_TXRESETMODE : in std_logic_vector(1 downto 0);
     CH1_TXSPCSEQADV : in std_ulogic;
     CH1_TXUSRCLK : in std_ulogic;
     CH1_TXUSRCLK2 : in std_ulogic;
     CH1_TXUSRRDY : in std_ulogic;
     DRPADDR : in std_logic_vector(10 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPRST : in std_ulogic;
     DRPWE : in std_ulogic;
     FECCTRLRX0BITSLIPFS : in std_ulogic;
     FECCTRLRX1BITSLIPFS : in std_ulogic;
     GTGREFCLK2PLL : in std_ulogic;
     GTNORTHREFCLK : in std_ulogic;
     GTREFCLK : in std_ulogic;
     GTSOUTHREFCLK : in std_ulogic;
     PLLFBDIV : in std_logic_vector(7 downto 0);
     PLLMONCLK : in std_ulogic;
     PLLPD : in std_ulogic;
     PLLREFCLKSEL : in std_logic_vector(2 downto 0);
     PLLRESET : in std_ulogic;
     PLLRESETBYPASSMODE : in std_ulogic;
     PLLRESETMASK : in std_logic_vector(1 downto 0);
     PLLRSVDIN : in std_logic_vector(15 downto 0);
     RCALENB : in std_ulogic;
     SDMDATA : in std_logic_vector(25 downto 0);
     SDMTOGGLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTM_DUAL : component is "PRIMITIVE";

----- component GTPA1_DUAL -----
component GTPA1_DUAL
  generic (
     AC_CAP_DIS_0 : boolean := TRUE;
     AC_CAP_DIS_1 : boolean := TRUE;
     ALIGN_COMMA_WORD_0 : integer := 1;
     ALIGN_COMMA_WORD_1 : integer := 1;
     CB2_INH_CC_PERIOD_0 : integer := 8;
     CB2_INH_CC_PERIOD_1 : integer := 8;
     CDR_PH_ADJ_TIME_0 : bit_vector := "01010";
     CDR_PH_ADJ_TIME_1 : bit_vector := "01010";
     CHAN_BOND_1_MAX_SKEW_0 : integer := 7;
     CHAN_BOND_1_MAX_SKEW_1 : integer := 7;
     CHAN_BOND_2_MAX_SKEW_0 : integer := 1;
     CHAN_BOND_2_MAX_SKEW_1 : integer := 1;
     CHAN_BOND_KEEP_ALIGN_0 : boolean := FALSE;
     CHAN_BOND_KEEP_ALIGN_1 : boolean := FALSE;
     CHAN_BOND_SEQ_1_1_0 : bit_vector := "0101111100";
     CHAN_BOND_SEQ_1_1_1 : bit_vector := "0101111100";
     CHAN_BOND_SEQ_1_2_0 : bit_vector := "0001001010";
     CHAN_BOND_SEQ_1_2_1 : bit_vector := "0001001010";
     CHAN_BOND_SEQ_1_3_0 : bit_vector := "0001001010";
     CHAN_BOND_SEQ_1_3_1 : bit_vector := "0001001010";
     CHAN_BOND_SEQ_1_4_0 : bit_vector := "0110111100";
     CHAN_BOND_SEQ_1_4_1 : bit_vector := "0110111100";
     CHAN_BOND_SEQ_1_ENABLE_0 : bit_vector := "1111";
     CHAN_BOND_SEQ_1_ENABLE_1 : bit_vector := "1111";
     CHAN_BOND_SEQ_2_1_0 : bit_vector := "0110111100";
     CHAN_BOND_SEQ_2_1_1 : bit_vector := "0110111100";
     CHAN_BOND_SEQ_2_2_0 : bit_vector := "0100111100";
     CHAN_BOND_SEQ_2_2_1 : bit_vector := "0100111100";
     CHAN_BOND_SEQ_2_3_0 : bit_vector := "0100111100";
     CHAN_BOND_SEQ_2_3_1 : bit_vector := "0100111100";
     CHAN_BOND_SEQ_2_4_0 : bit_vector := "0100111100";
     CHAN_BOND_SEQ_2_4_1 : bit_vector := "0100111100";
     CHAN_BOND_SEQ_2_ENABLE_0 : bit_vector := "1111";
     CHAN_BOND_SEQ_2_ENABLE_1 : bit_vector := "1111";
     CHAN_BOND_SEQ_2_USE_0 : boolean := FALSE;
     CHAN_BOND_SEQ_2_USE_1 : boolean := FALSE;
     CHAN_BOND_SEQ_LEN_0 : integer := 1;
     CHAN_BOND_SEQ_LEN_1 : integer := 1;
     CLK25_DIVIDER_0 : integer := 4;
     CLK25_DIVIDER_1 : integer := 4;
     CLKINDC_B_0 : boolean := TRUE;
     CLKINDC_B_1 : boolean := TRUE;
     CLKRCV_TRST_0 : boolean := TRUE;
     CLKRCV_TRST_1 : boolean := TRUE;
     CLK_CORRECT_USE_0 : boolean := TRUE;
     CLK_CORRECT_USE_1 : boolean := TRUE;
     CLK_COR_ADJ_LEN_0 : integer := 1;
     CLK_COR_ADJ_LEN_1 : integer := 1;
     CLK_COR_DET_LEN_0 : integer := 1;
     CLK_COR_DET_LEN_1 : integer := 1;
     CLK_COR_INSERT_IDLE_FLAG_0 : boolean := FALSE;
     CLK_COR_INSERT_IDLE_FLAG_1 : boolean := FALSE;
     CLK_COR_KEEP_IDLE_0 : boolean := FALSE;
     CLK_COR_KEEP_IDLE_1 : boolean := FALSE;
     CLK_COR_MAX_LAT_0 : integer := 20;
     CLK_COR_MAX_LAT_1 : integer := 20;
     CLK_COR_MIN_LAT_0 : integer := 18;
     CLK_COR_MIN_LAT_1 : integer := 18;
     CLK_COR_PRECEDENCE_0 : boolean := TRUE;
     CLK_COR_PRECEDENCE_1 : boolean := TRUE;
     CLK_COR_REPEAT_WAIT_0 : integer := 0;
     CLK_COR_REPEAT_WAIT_1 : integer := 0;
     CLK_COR_SEQ_1_1_0 : bit_vector := "0100011100";
     CLK_COR_SEQ_1_1_1 : bit_vector := "0100011100";
     CLK_COR_SEQ_1_2_0 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_2_1 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_3_0 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_3_1 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_4_0 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_4_1 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_ENABLE_0 : bit_vector := "1111";
     CLK_COR_SEQ_1_ENABLE_1 : bit_vector := "1111";
     CLK_COR_SEQ_2_1_0 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_1_1 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_2_0 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_2_1 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_3_0 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_3_1 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_4_0 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_4_1 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_ENABLE_0 : bit_vector := "1111";
     CLK_COR_SEQ_2_ENABLE_1 : bit_vector := "1111";
     CLK_COR_SEQ_2_USE_0 : boolean := FALSE;
     CLK_COR_SEQ_2_USE_1 : boolean := FALSE;
     CLK_OUT_GTP_SEL_0 : string := "REFCLKPLL0";
     CLK_OUT_GTP_SEL_1 : string := "REFCLKPLL1";
     CM_TRIM_0 : bit_vector := "00";
     CM_TRIM_1 : bit_vector := "00";
     COMMA_10B_ENABLE_0 : bit_vector := "1111111111";
     COMMA_10B_ENABLE_1 : bit_vector := "1111111111";
     COM_BURST_VAL_0 : bit_vector := "1111";
     COM_BURST_VAL_1 : bit_vector := "1111";
     DEC_MCOMMA_DETECT_0 : boolean := TRUE;
     DEC_MCOMMA_DETECT_1 : boolean := TRUE;
     DEC_PCOMMA_DETECT_0 : boolean := TRUE;
     DEC_PCOMMA_DETECT_1 : boolean := TRUE;
     DEC_VALID_COMMA_ONLY_0 : boolean := TRUE;
     DEC_VALID_COMMA_ONLY_1 : boolean := TRUE;
     GTP_CFG_PWRUP_0 : boolean := TRUE;
     GTP_CFG_PWRUP_1 : boolean := TRUE;
     MCOMMA_10B_VALUE_0 : bit_vector := "1010000011";
     MCOMMA_10B_VALUE_1 : bit_vector := "1010000011";
     MCOMMA_DETECT_0 : boolean := TRUE;
     MCOMMA_DETECT_1 : boolean := TRUE;
     OOBDETECT_THRESHOLD_0 : bit_vector := "110";
     OOBDETECT_THRESHOLD_1 : bit_vector := "110";
     OOB_CLK_DIVIDER_0 : integer := 4;
     OOB_CLK_DIVIDER_1 : integer := 4;
     PCI_EXPRESS_MODE_0 : boolean := FALSE;
     PCI_EXPRESS_MODE_1 : boolean := FALSE;
     PCOMMA_10B_VALUE_0 : bit_vector := "0101111100";
     PCOMMA_10B_VALUE_1 : bit_vector := "0101111100";
     PCOMMA_DETECT_0 : boolean := TRUE;
     PCOMMA_DETECT_1 : boolean := TRUE;
     PLLLKDET_CFG_0 : bit_vector := "101";
     PLLLKDET_CFG_1 : bit_vector := "101";
     PLL_COM_CFG_0 : bit_vector := X"21680A";
     PLL_COM_CFG_1 : bit_vector := X"21680A";
     PLL_CP_CFG_0 : bit_vector := X"00";
     PLL_CP_CFG_1 : bit_vector := X"00";
     PLL_DIVSEL_FB_0 : integer := 5;
     PLL_DIVSEL_FB_1 : integer := 5;
     PLL_DIVSEL_REF_0 : integer := 2;
     PLL_DIVSEL_REF_1 : integer := 2;
     PLL_RXDIVSEL_OUT_0 : integer := 1;
     PLL_RXDIVSEL_OUT_1 : integer := 1;
     PLL_SATA_0 : boolean := FALSE;
     PLL_SATA_1 : boolean := FALSE;
     PLL_SOURCE_0 : string := "PLL0";
     PLL_SOURCE_1 : string := "PLL0";
     PLL_TXDIVSEL_OUT_0 : integer := 1;
     PLL_TXDIVSEL_OUT_1 : integer := 1;
     PMA_CDR_SCAN_0 : bit_vector := X"6404040";
     PMA_CDR_SCAN_1 : bit_vector := X"6404040";
     PMA_COM_CFG_EAST : bit_vector := X"000008000";
     PMA_COM_CFG_WEST : bit_vector := X"00000A000";
     PMA_RXSYNC_CFG_0 : bit_vector := X"00";
     PMA_RXSYNC_CFG_1 : bit_vector := X"00";
     PMA_RX_CFG_0 : bit_vector := X"05CE048";
     PMA_RX_CFG_1 : bit_vector := X"05CE048";
     PMA_TX_CFG_0 : bit_vector := X"00082";
     PMA_TX_CFG_1 : bit_vector := X"00082";
     RCV_TERM_GND_0 : boolean := FALSE;
     RCV_TERM_GND_1 : boolean := FALSE;
     RCV_TERM_VTTRX_0 : boolean := TRUE;
     RCV_TERM_VTTRX_1 : boolean := TRUE;
     RXEQ_CFG_0 : bit_vector := "01111011";
     RXEQ_CFG_1 : bit_vector := "01111011";
     RXPRBSERR_LOOPBACK_0 : bit := '0';
     RXPRBSERR_LOOPBACK_1 : bit := '0';
     RX_BUFFER_USE_0 : boolean := TRUE;
     RX_BUFFER_USE_1 : boolean := TRUE;
     RX_DECODE_SEQ_MATCH_0 : boolean := TRUE;
     RX_DECODE_SEQ_MATCH_1 : boolean := TRUE;
     RX_EN_IDLE_HOLD_CDR_0 : boolean := FALSE;
     RX_EN_IDLE_HOLD_CDR_1 : boolean := FALSE;
     RX_EN_IDLE_RESET_BUF_0 : boolean := TRUE;
     RX_EN_IDLE_RESET_BUF_1 : boolean := TRUE;
     RX_EN_IDLE_RESET_FR_0 : boolean := TRUE;
     RX_EN_IDLE_RESET_FR_1 : boolean := TRUE;
     RX_EN_IDLE_RESET_PH_0 : boolean := TRUE;
     RX_EN_IDLE_RESET_PH_1 : boolean := TRUE;
     RX_EN_MODE_RESET_BUF_0 : boolean := TRUE;
     RX_EN_MODE_RESET_BUF_1 : boolean := TRUE;
     RX_IDLE_HI_CNT_0 : bit_vector := "1000";
     RX_IDLE_HI_CNT_1 : bit_vector := "1000";
     RX_IDLE_LO_CNT_0 : bit_vector := "0000";
     RX_IDLE_LO_CNT_1 : bit_vector := "0000";
     RX_LOSS_OF_SYNC_FSM_0 : boolean := FALSE;
     RX_LOSS_OF_SYNC_FSM_1 : boolean := FALSE;
     RX_LOS_INVALID_INCR_0 : integer := 1;
     RX_LOS_INVALID_INCR_1 : integer := 1;
     RX_LOS_THRESHOLD_0 : integer := 4;
     RX_LOS_THRESHOLD_1 : integer := 4;
     RX_SLIDE_MODE_0 : string := "PCS";
     RX_SLIDE_MODE_1 : string := "PCS";
     RX_STATUS_FMT_0 : string := "PCIE";
     RX_STATUS_FMT_1 : string := "PCIE";
     RX_XCLK_SEL_0 : string := "RXREC";
     RX_XCLK_SEL_1 : string := "RXREC";
     SATA_BURST_VAL_0 : bit_vector := "100";
     SATA_BURST_VAL_1 : bit_vector := "100";
     SATA_IDLE_VAL_0 : bit_vector := "011";
     SATA_IDLE_VAL_1 : bit_vector := "011";
     SATA_MAX_BURST_0 : integer := 7;
     SATA_MAX_BURST_1 : integer := 7;
     SATA_MAX_INIT_0 : integer := 22;
     SATA_MAX_INIT_1 : integer := 22;
     SATA_MAX_WAKE_0 : integer := 7;
     SATA_MAX_WAKE_1 : integer := 7;
     SATA_MIN_BURST_0 : integer := 4;
     SATA_MIN_BURST_1 : integer := 4;
     SATA_MIN_INIT_0 : integer := 12;
     SATA_MIN_INIT_1 : integer := 12;
     SATA_MIN_WAKE_0 : integer := 4;
     SATA_MIN_WAKE_1 : integer := 4;
     SIM_GTPRESET_SPEEDUP : integer := 0;
     SIM_RECEIVER_DETECT_PASS : boolean := FALSE;
     SIM_REFCLK0_SOURCE : bit_vector := "000";
     SIM_REFCLK1_SOURCE : bit_vector := "000";
     SIM_TX_ELEC_IDLE_LEVEL : string := "X";
     SIM_VERSION : string := "2.0";
     TERMINATION_CTRL_0 : bit_vector := "10100";
     TERMINATION_CTRL_1 : bit_vector := "10100";
     TERMINATION_OVRD_0 : boolean := FALSE;
     TERMINATION_OVRD_1 : boolean := FALSE;
     TRANS_TIME_FROM_P2_0 : bit_vector := X"03C";
     TRANS_TIME_FROM_P2_1 : bit_vector := X"03C";
     TRANS_TIME_NON_P2_0 : bit_vector := X"19";
     TRANS_TIME_NON_P2_1 : bit_vector := X"19";
     TRANS_TIME_TO_P2_0 : bit_vector := X"064";
     TRANS_TIME_TO_P2_1 : bit_vector := X"064";
     TST_ATTR_0 : bit_vector := X"00000000";
     TST_ATTR_1 : bit_vector := X"00000000";
     TXRX_INVERT_0 : bit_vector := "011";
     TXRX_INVERT_1 : bit_vector := "011";
     TX_BUFFER_USE_0 : boolean := FALSE;
     TX_BUFFER_USE_1 : boolean := FALSE;
     TX_DETECT_RX_CFG_0 : bit_vector := X"1832";
     TX_DETECT_RX_CFG_1 : bit_vector := X"1832";
     TX_IDLE_DELAY_0 : bit_vector := "011";
     TX_IDLE_DELAY_1 : bit_vector := "011";
     TX_TDCC_CFG_0 : bit_vector := "00";
     TX_TDCC_CFG_1 : bit_vector := "00";
     TX_XCLK_SEL_0 : string := "TXUSR";
     TX_XCLK_SEL_1 : string := "TXUSR"
  );
  port (
     DRDY : out std_ulogic;
     DRPDO : out std_logic_vector(15 downto 0);
     GTPCLKFBEAST : out std_logic_vector(1 downto 0);
     GTPCLKFBWEST : out std_logic_vector(1 downto 0);
     GTPCLKOUT0 : out std_logic_vector(1 downto 0);
     GTPCLKOUT1 : out std_logic_vector(1 downto 0);
     PHYSTATUS0 : out std_ulogic;
     PHYSTATUS1 : out std_ulogic;
     PLLLKDET0 : out std_ulogic;
     PLLLKDET1 : out std_ulogic;
     RCALOUTEAST : out std_logic_vector(4 downto 0);
     RCALOUTWEST : out std_logic_vector(4 downto 0);
     REFCLKOUT0 : out std_ulogic;
     REFCLKOUT1 : out std_ulogic;
     REFCLKPLL0 : out std_ulogic;
     REFCLKPLL1 : out std_ulogic;
     RESETDONE0 : out std_ulogic;
     RESETDONE1 : out std_ulogic;
     RXBUFSTATUS0 : out std_logic_vector(2 downto 0);
     RXBUFSTATUS1 : out std_logic_vector(2 downto 0);
     RXBYTEISALIGNED0 : out std_ulogic;
     RXBYTEISALIGNED1 : out std_ulogic;
     RXBYTEREALIGN0 : out std_ulogic;
     RXBYTEREALIGN1 : out std_ulogic;
     RXCHANBONDSEQ0 : out std_ulogic;
     RXCHANBONDSEQ1 : out std_ulogic;
     RXCHANISALIGNED0 : out std_ulogic;
     RXCHANISALIGNED1 : out std_ulogic;
     RXCHANREALIGN0 : out std_ulogic;
     RXCHANREALIGN1 : out std_ulogic;
     RXCHARISCOMMA0 : out std_logic_vector(3 downto 0);
     RXCHARISCOMMA1 : out std_logic_vector(3 downto 0);
     RXCHARISK0 : out std_logic_vector(3 downto 0);
     RXCHARISK1 : out std_logic_vector(3 downto 0);
     RXCHBONDO : out std_logic_vector(2 downto 0);
     RXCLKCORCNT0 : out std_logic_vector(2 downto 0);
     RXCLKCORCNT1 : out std_logic_vector(2 downto 0);
     RXCOMMADET0 : out std_ulogic;
     RXCOMMADET1 : out std_ulogic;
     RXDATA0 : out std_logic_vector(31 downto 0);
     RXDATA1 : out std_logic_vector(31 downto 0);
     RXDISPERR0 : out std_logic_vector(3 downto 0);
     RXDISPERR1 : out std_logic_vector(3 downto 0);
     RXELECIDLE0 : out std_ulogic;
     RXELECIDLE1 : out std_ulogic;
     RXLOSSOFSYNC0 : out std_logic_vector(1 downto 0);
     RXLOSSOFSYNC1 : out std_logic_vector(1 downto 0);
     RXNOTINTABLE0 : out std_logic_vector(3 downto 0);
     RXNOTINTABLE1 : out std_logic_vector(3 downto 0);
     RXPRBSERR0 : out std_ulogic;
     RXPRBSERR1 : out std_ulogic;
     RXRECCLK0 : out std_ulogic;
     RXRECCLK1 : out std_ulogic;
     RXRUNDISP0 : out std_logic_vector(3 downto 0);
     RXRUNDISP1 : out std_logic_vector(3 downto 0);
     RXSTATUS0 : out std_logic_vector(2 downto 0);
     RXSTATUS1 : out std_logic_vector(2 downto 0);
     RXVALID0 : out std_ulogic;
     RXVALID1 : out std_ulogic;
     TSTOUT0 : out std_logic_vector(4 downto 0);
     TSTOUT1 : out std_logic_vector(4 downto 0);
     TXBUFSTATUS0 : out std_logic_vector(1 downto 0);
     TXBUFSTATUS1 : out std_logic_vector(1 downto 0);
     TXKERR0 : out std_logic_vector(3 downto 0);
     TXKERR1 : out std_logic_vector(3 downto 0);
     TXN0 : out std_ulogic;
     TXN1 : out std_ulogic;
     TXOUTCLK0 : out std_ulogic;
     TXOUTCLK1 : out std_ulogic;
     TXP0 : out std_ulogic;
     TXP1 : out std_ulogic;
     TXRUNDISP0 : out std_logic_vector(3 downto 0);
     TXRUNDISP1 : out std_logic_vector(3 downto 0);
     CLK00 : in std_ulogic;
     CLK01 : in std_ulogic;
     CLK10 : in std_ulogic;
     CLK11 : in std_ulogic;
     CLKINEAST0 : in std_ulogic;
     CLKINEAST1 : in std_ulogic;
     CLKINWEST0 : in std_ulogic;
     CLKINWEST1 : in std_ulogic;
     DADDR : in std_logic_vector(7 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     GATERXELECIDLE0 : in std_ulogic;
     GATERXELECIDLE1 : in std_ulogic;
     GCLK00 : in std_ulogic;
     GCLK01 : in std_ulogic;
     GCLK10 : in std_ulogic;
     GCLK11 : in std_ulogic;
     GTPCLKFBSEL0EAST : in std_logic_vector(1 downto 0);
     GTPCLKFBSEL0WEST : in std_logic_vector(1 downto 0);
     GTPCLKFBSEL1EAST : in std_logic_vector(1 downto 0);
     GTPCLKFBSEL1WEST : in std_logic_vector(1 downto 0);
     GTPRESET0 : in std_ulogic;
     GTPRESET1 : in std_ulogic;
     GTPTEST0 : in std_logic_vector(7 downto 0);
     GTPTEST1 : in std_logic_vector(7 downto 0);
     IGNORESIGDET0 : in std_ulogic;
     IGNORESIGDET1 : in std_ulogic;
     INTDATAWIDTH0 : in std_ulogic;
     INTDATAWIDTH1 : in std_ulogic;
     LOOPBACK0 : in std_logic_vector(2 downto 0);
     LOOPBACK1 : in std_logic_vector(2 downto 0);
     PLLCLK00 : in std_ulogic;
     PLLCLK01 : in std_ulogic;
     PLLCLK10 : in std_ulogic;
     PLLCLK11 : in std_ulogic;
     PLLLKDETEN0 : in std_ulogic;
     PLLLKDETEN1 : in std_ulogic;
     PLLPOWERDOWN0 : in std_ulogic;
     PLLPOWERDOWN1 : in std_ulogic;
     PRBSCNTRESET0 : in std_ulogic;
     PRBSCNTRESET1 : in std_ulogic;
     RCALINEAST : in std_logic_vector(4 downto 0);
     RCALINWEST : in std_logic_vector(4 downto 0);
     REFCLKPWRDNB0 : in std_ulogic;
     REFCLKPWRDNB1 : in std_ulogic;
     REFSELDYPLL0 : in std_logic_vector(2 downto 0);
     REFSELDYPLL1 : in std_logic_vector(2 downto 0);
     RXBUFRESET0 : in std_ulogic;
     RXBUFRESET1 : in std_ulogic;
     RXCDRRESET0 : in std_ulogic;
     RXCDRRESET1 : in std_ulogic;
     RXCHBONDI : in std_logic_vector(2 downto 0);
     RXCHBONDMASTER0 : in std_ulogic;
     RXCHBONDMASTER1 : in std_ulogic;
     RXCHBONDSLAVE0 : in std_ulogic;
     RXCHBONDSLAVE1 : in std_ulogic;
     RXCOMMADETUSE0 : in std_ulogic;
     RXCOMMADETUSE1 : in std_ulogic;
     RXDATAWIDTH0 : in std_logic_vector(1 downto 0);
     RXDATAWIDTH1 : in std_logic_vector(1 downto 0);
     RXDEC8B10BUSE0 : in std_ulogic;
     RXDEC8B10BUSE1 : in std_ulogic;
     RXENCHANSYNC0 : in std_ulogic;
     RXENCHANSYNC1 : in std_ulogic;
     RXENMCOMMAALIGN0 : in std_ulogic;
     RXENMCOMMAALIGN1 : in std_ulogic;
     RXENPCOMMAALIGN0 : in std_ulogic;
     RXENPCOMMAALIGN1 : in std_ulogic;
     RXENPMAPHASEALIGN0 : in std_ulogic;
     RXENPMAPHASEALIGN1 : in std_ulogic;
     RXENPRBSTST0 : in std_logic_vector(2 downto 0);
     RXENPRBSTST1 : in std_logic_vector(2 downto 0);
     RXEQMIX0 : in std_logic_vector(1 downto 0);
     RXEQMIX1 : in std_logic_vector(1 downto 0);
     RXN0 : in std_ulogic;
     RXN1 : in std_ulogic;
     RXP0 : in std_ulogic;
     RXP1 : in std_ulogic;
     RXPMASETPHASE0 : in std_ulogic;
     RXPMASETPHASE1 : in std_ulogic;
     RXPOLARITY0 : in std_ulogic;
     RXPOLARITY1 : in std_ulogic;
     RXPOWERDOWN0 : in std_logic_vector(1 downto 0);
     RXPOWERDOWN1 : in std_logic_vector(1 downto 0);
     RXRESET0 : in std_ulogic;
     RXRESET1 : in std_ulogic;
     RXSLIDE0 : in std_ulogic;
     RXSLIDE1 : in std_ulogic;
     RXUSRCLK0 : in std_ulogic;
     RXUSRCLK1 : in std_ulogic;
     RXUSRCLK20 : in std_ulogic;
     RXUSRCLK21 : in std_ulogic;
     TSTCLK0 : in std_ulogic;
     TSTCLK1 : in std_ulogic;
     TSTIN0 : in std_logic_vector(11 downto 0);
     TSTIN1 : in std_logic_vector(11 downto 0);
     TXBUFDIFFCTRL0 : in std_logic_vector(2 downto 0);
     TXBUFDIFFCTRL1 : in std_logic_vector(2 downto 0);
     TXBYPASS8B10B0 : in std_logic_vector(3 downto 0);
     TXBYPASS8B10B1 : in std_logic_vector(3 downto 0);
     TXCHARDISPMODE0 : in std_logic_vector(3 downto 0);
     TXCHARDISPMODE1 : in std_logic_vector(3 downto 0);
     TXCHARDISPVAL0 : in std_logic_vector(3 downto 0);
     TXCHARDISPVAL1 : in std_logic_vector(3 downto 0);
     TXCHARISK0 : in std_logic_vector(3 downto 0);
     TXCHARISK1 : in std_logic_vector(3 downto 0);
     TXCOMSTART0 : in std_ulogic;
     TXCOMSTART1 : in std_ulogic;
     TXCOMTYPE0 : in std_ulogic;
     TXCOMTYPE1 : in std_ulogic;
     TXDATA0 : in std_logic_vector(31 downto 0);
     TXDATA1 : in std_logic_vector(31 downto 0);
     TXDATAWIDTH0 : in std_logic_vector(1 downto 0);
     TXDATAWIDTH1 : in std_logic_vector(1 downto 0);
     TXDETECTRX0 : in std_ulogic;
     TXDETECTRX1 : in std_ulogic;
     TXDIFFCTRL0 : in std_logic_vector(3 downto 0);
     TXDIFFCTRL1 : in std_logic_vector(3 downto 0);
     TXELECIDLE0 : in std_ulogic;
     TXELECIDLE1 : in std_ulogic;
     TXENC8B10BUSE0 : in std_ulogic;
     TXENC8B10BUSE1 : in std_ulogic;
     TXENPMAPHASEALIGN0 : in std_ulogic;
     TXENPMAPHASEALIGN1 : in std_ulogic;
     TXENPRBSTST0 : in std_logic_vector(2 downto 0);
     TXENPRBSTST1 : in std_logic_vector(2 downto 0);
     TXINHIBIT0 : in std_ulogic;
     TXINHIBIT1 : in std_ulogic;
     TXPDOWNASYNCH0 : in std_ulogic;
     TXPDOWNASYNCH1 : in std_ulogic;
     TXPMASETPHASE0 : in std_ulogic;
     TXPMASETPHASE1 : in std_ulogic;
     TXPOLARITY0 : in std_ulogic;
     TXPOLARITY1 : in std_ulogic;
     TXPOWERDOWN0 : in std_logic_vector(1 downto 0);
     TXPOWERDOWN1 : in std_logic_vector(1 downto 0);
     TXPRBSFORCEERR0 : in std_ulogic;
     TXPRBSFORCEERR1 : in std_ulogic;
     TXPREEMPHASIS0 : in std_logic_vector(2 downto 0);
     TXPREEMPHASIS1 : in std_logic_vector(2 downto 0);
     TXRESET0 : in std_ulogic;
     TXRESET1 : in std_ulogic;
     TXUSRCLK0 : in std_ulogic;
     TXUSRCLK1 : in std_ulogic;
     TXUSRCLK20 : in std_ulogic;
     TXUSRCLK21 : in std_ulogic;
     USRCODEERR0 : in std_ulogic;
     USRCODEERR1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTPA1_DUAL : component is "PRIMITIVE";

----- component GTPE2_CHANNEL -----
component GTPE2_CHANNEL
  generic (
     ACJTAG_DEBUG_MODE : bit := '0';
     ACJTAG_MODE : bit := '0';
     ACJTAG_RESET : bit := '0';
     ADAPT_CFG0 : bit_vector := "00000000000000000000";
     ALIGN_COMMA_DOUBLE : string := "FALSE";
     ALIGN_COMMA_ENABLE : bit_vector := "0001111111";
     ALIGN_COMMA_WORD : integer := 1;
     ALIGN_MCOMMA_DET : string := "TRUE";
     ALIGN_MCOMMA_VALUE : bit_vector := "1010000011";
     ALIGN_PCOMMA_DET : string := "TRUE";
     ALIGN_PCOMMA_VALUE : bit_vector := "0101111100";
     CBCC_DATA_SOURCE_SEL : string := "DECODED";
     CFOK_CFG : bit_vector := "1001001000000000000000001000000111010000000";
     CFOK_CFG2 : bit_vector := "0100000";
     CFOK_CFG3 : bit_vector := "0100000";
     CFOK_CFG4 : bit := '0';
     CFOK_CFG5 : bit_vector := "00";
     CFOK_CFG6 : bit_vector := "0000";
     CHAN_BOND_KEEP_ALIGN : string := "FALSE";
     CHAN_BOND_MAX_SKEW : integer := 7;
     CHAN_BOND_SEQ_1_1 : bit_vector := "0101111100";
     CHAN_BOND_SEQ_1_2 : bit_vector := "0000000000";
     CHAN_BOND_SEQ_1_3 : bit_vector := "0000000000";
     CHAN_BOND_SEQ_1_4 : bit_vector := "0000000000";
     CHAN_BOND_SEQ_1_ENABLE : bit_vector := "1111";
     CHAN_BOND_SEQ_2_1 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_2 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_3 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_4 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_ENABLE : bit_vector := "1111";
     CHAN_BOND_SEQ_2_USE : string := "FALSE";
     CHAN_BOND_SEQ_LEN : integer := 1;
     CLK_COMMON_SWING : bit := '0';
     CLK_CORRECT_USE : string := "TRUE";
     CLK_COR_KEEP_IDLE : string := "FALSE";
     CLK_COR_MAX_LAT : integer := 20;
     CLK_COR_MIN_LAT : integer := 18;
     CLK_COR_PRECEDENCE : string := "TRUE";
     CLK_COR_REPEAT_WAIT : integer := 0;
     CLK_COR_SEQ_1_1 : bit_vector := "0100011100";
     CLK_COR_SEQ_1_2 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_3 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_4 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_ENABLE : bit_vector := "1111";
     CLK_COR_SEQ_2_1 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_2 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_3 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_4 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_ENABLE : bit_vector := "1111";
     CLK_COR_SEQ_2_USE : string := "FALSE";
     CLK_COR_SEQ_LEN : integer := 1;
     DEC_MCOMMA_DETECT : string := "TRUE";
     DEC_PCOMMA_DETECT : string := "TRUE";
     DEC_VALID_COMMA_ONLY : string := "TRUE";
     DMONITOR_CFG : bit_vector := X"000A00";
     ES_CLK_PHASE_SEL : bit := '0';
     ES_CONTROL : bit_vector := "000000";
     ES_ERRDET_EN : string := "FALSE";
     ES_EYE_SCAN_EN : string := "FALSE";
     ES_HORZ_OFFSET : bit_vector := X"010";
     ES_PMA_CFG : bit_vector := "0000000000";
     ES_PRESCALE : bit_vector := "00000";
     ES_QUALIFIER : bit_vector := X"00000000000000000000";
     ES_QUAL_MASK : bit_vector := X"00000000000000000000";
     ES_SDATA_MASK : bit_vector := X"00000000000000000000";
     ES_VERT_OFFSET : bit_vector := "000000000";
     FTS_DESKEW_SEQ_ENABLE : bit_vector := "1111";
     FTS_LANE_DESKEW_CFG : bit_vector := "1111";
     FTS_LANE_DESKEW_EN : string := "FALSE";
     GEARBOX_MODE : bit_vector := "000";
     IS_CLKRSVD0_INVERTED : bit := '0';
     IS_CLKRSVD1_INVERTED : bit := '0';
     IS_DMONITORCLK_INVERTED : bit := '0';
     IS_DRPCLK_INVERTED : bit := '0';
     IS_RXUSRCLK2_INVERTED : bit := '0';
     IS_RXUSRCLK_INVERTED : bit := '0';
     IS_SIGVALIDCLK_INVERTED : bit := '0';
     IS_TXPHDLYTSTCLK_INVERTED : bit := '0';
     IS_TXUSRCLK2_INVERTED : bit := '0';
     IS_TXUSRCLK_INVERTED : bit := '0';
     LOOPBACK_CFG : bit := '0';
     OUTREFCLK_SEL_INV : bit_vector := "11";
     PCS_PCIE_EN : string := "FALSE";
     PCS_RSVD_ATTR : bit_vector := X"000000000000";
     PD_TRANS_TIME_FROM_P2 : bit_vector := X"03C";
     PD_TRANS_TIME_NONE_P2 : bit_vector := X"19";
     PD_TRANS_TIME_TO_P2 : bit_vector := X"64";
     PMA_LOOPBACK_CFG : bit := '0';
     PMA_RSV : bit_vector := X"00000333";
     PMA_RSV2 : bit_vector := X"00002050";
     PMA_RSV3 : bit_vector := "00";
     PMA_RSV4 : bit_vector := "0000";
     PMA_RSV5 : bit := '0';
     PMA_RSV6 : bit := '0';
     PMA_RSV7 : bit := '0';
     RXBUFRESET_TIME : bit_vector := "00001";
     RXBUF_ADDR_MODE : string := "FULL";
     RXBUF_EIDLE_HI_CNT : bit_vector := "1000";
     RXBUF_EIDLE_LO_CNT : bit_vector := "0000";
     RXBUF_EN : string := "TRUE";
     RXBUF_RESET_ON_CB_CHANGE : string := "TRUE";
     RXBUF_RESET_ON_COMMAALIGN : string := "FALSE";
     RXBUF_RESET_ON_EIDLE : string := "FALSE";
     RXBUF_RESET_ON_RATE_CHANGE : string := "TRUE";
     RXBUF_THRESH_OVFLW : integer := 61;
     RXBUF_THRESH_OVRD : string := "FALSE";
     RXBUF_THRESH_UNDFLW : integer := 4;
     RXCDRFREQRESET_TIME : bit_vector := "00001";
     RXCDRPHRESET_TIME : bit_vector := "00001";
     RXCDR_CFG : bit_vector := X"0000107FE406001041010";
     RXCDR_FR_RESET_ON_EIDLE : bit := '0';
     RXCDR_HOLD_DURING_EIDLE : bit := '0';
     RXCDR_LOCK_CFG : bit_vector := "001001";
     RXCDR_PH_RESET_ON_EIDLE : bit := '0';
     RXDLY_CFG : bit_vector := X"0010";
     RXDLY_LCFG : bit_vector := X"020";
     RXDLY_TAP_CFG : bit_vector := X"0000";
     RXGEARBOX_EN : string := "FALSE";
     RXISCANRESET_TIME : bit_vector := "00001";
     RXLPMRESET_TIME : bit_vector := "0001111";
     RXLPM_BIAS_STARTUP_DISABLE : bit := '0';
     RXLPM_CFG : bit_vector := "0110";
     RXLPM_CFG1 : bit := '0';
     RXLPM_CM_CFG : bit := '0';
     RXLPM_GC_CFG : bit_vector := "111100010";
     RXLPM_GC_CFG2 : bit_vector := "001";
     RXLPM_HF_CFG : bit_vector := "00001111110000";
     RXLPM_HF_CFG2 : bit_vector := "01010";
     RXLPM_HF_CFG3 : bit_vector := "0000";
     RXLPM_HOLD_DURING_EIDLE : bit := '0';
     RXLPM_INCM_CFG : bit := '0';
     RXLPM_IPCM_CFG : bit := '0';
     RXLPM_LF_CFG : bit_vector := "000000001111110000";
     RXLPM_LF_CFG2 : bit_vector := "01010";
     RXLPM_OSINT_CFG : bit_vector := "100";
     RXOOB_CFG : bit_vector := "0000110";
     RXOOB_CLK_CFG : string := "PMA";
     RXOSCALRESET_TIME : bit_vector := "00011";
     RXOSCALRESET_TIMEOUT : bit_vector := "00000";
     RXOUT_DIV : integer := 2;
     RXPCSRESET_TIME : bit_vector := "00001";
     RXPHDLY_CFG : bit_vector := X"084000";
     RXPH_CFG : bit_vector := X"C00002";
     RXPH_MONITOR_SEL : bit_vector := "00000";
     RXPI_CFG0 : bit_vector := "000";
     RXPI_CFG1 : bit := '0';
     RXPI_CFG2 : bit := '0';
     RXPMARESET_TIME : bit_vector := "00011";
     RXPRBS_ERR_LOOPBACK : bit := '0';
     RXSLIDE_AUTO_WAIT : integer := 7;
     RXSLIDE_MODE : string := "OFF";
     RXSYNC_MULTILANE : bit := '0';
     RXSYNC_OVRD : bit := '0';
     RXSYNC_SKIP_DA : bit := '0';
     RX_BIAS_CFG : bit_vector := "0000111100110011";
     RX_BUFFER_CFG : bit_vector := "000000";
     RX_CLK25_DIV : integer := 7;
     RX_CLKMUX_EN : bit := '1';
     RX_CM_SEL : bit_vector := "11";
     RX_CM_TRIM : bit_vector := "0100";
     RX_DATA_WIDTH : integer := 20;
     RX_DDI_SEL : bit_vector := "000000";
     RX_DEBUG_CFG : bit_vector := "00000000000000";
     RX_DEFER_RESET_BUF_EN : string := "TRUE";
     RX_DISPERR_SEQ_MATCH : string := "TRUE";
     RX_OS_CFG : bit_vector := "0001111110000";
     RX_SIG_VALID_DLY : integer := 10;
     RX_XCLK_SEL : string := "RXREC";
     SAS_MAX_COM : integer := 64;
     SAS_MIN_COM : integer := 36;
     SATA_BURST_SEQ_LEN : bit_vector := "1111";
     SATA_BURST_VAL : bit_vector := "100";
     SATA_EIDLE_VAL : bit_vector := "100";
     SATA_MAX_BURST : integer := 8;
     SATA_MAX_INIT : integer := 21;
     SATA_MAX_WAKE : integer := 7;
     SATA_MIN_BURST : integer := 4;
     SATA_MIN_INIT : integer := 12;
     SATA_MIN_WAKE : integer := 4;
     SATA_PLL_CFG : string := "VCO_3000MHZ";
     SHOW_REALIGN_COMMA : string := "TRUE";
     SIM_RECEIVER_DETECT_PASS : string := "TRUE";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_TX_EIDLE_DRIVE_LEVEL : string := "X";
     SIM_VERSION : string := "1.0";
     TERM_RCAL_CFG : bit_vector := "100001000010000";
     TERM_RCAL_OVRD : bit_vector := "000";
     TRANS_TIME_RATE : bit_vector := X"0E";
     TST_RSV : bit_vector := X"00000000";
     TXBUF_EN : string := "TRUE";
     TXBUF_RESET_ON_RATE_CHANGE : string := "FALSE";
     TXDLY_CFG : bit_vector := X"0010";
     TXDLY_LCFG : bit_vector := X"020";
     TXDLY_TAP_CFG : bit_vector := X"0000";
     TXGEARBOX_EN : string := "FALSE";
     TXOOB_CFG : bit := '0';
     TXOUT_DIV : integer := 2;
     TXPCSRESET_TIME : bit_vector := "00001";
     TXPHDLY_CFG : bit_vector := X"084000";
     TXPH_CFG : bit_vector := X"0400";
     TXPH_MONITOR_SEL : bit_vector := "00000";
     TXPI_CFG0 : bit_vector := "00";
     TXPI_CFG1 : bit_vector := "00";
     TXPI_CFG2 : bit_vector := "00";
     TXPI_CFG3 : bit := '0';
     TXPI_CFG4 : bit := '0';
     TXPI_CFG5 : bit_vector := "000";
     TXPI_GREY_SEL : bit := '0';
     TXPI_INVSTROBE_SEL : bit := '0';
     TXPI_PPMCLK_SEL : string := "TXUSRCLK2";
     TXPI_PPM_CFG : bit_vector := "00000000";
     TXPI_SYNFREQ_PPM : bit_vector := "000";
     TXPMARESET_TIME : bit_vector := "00001";
     TXSYNC_MULTILANE : bit := '0';
     TXSYNC_OVRD : bit := '0';
     TXSYNC_SKIP_DA : bit := '0';
     TX_CLK25_DIV : integer := 7;
     TX_CLKMUX_EN : bit := '1';
     TX_DATA_WIDTH : integer := 20;
     TX_DEEMPH0 : bit_vector := "000000";
     TX_DEEMPH1 : bit_vector := "000000";
     TX_DRIVE_MODE : string := "DIRECT";
     TX_EIDLE_ASSERT_DELAY : bit_vector := "110";
     TX_EIDLE_DEASSERT_DELAY : bit_vector := "100";
     TX_LOOPBACK_DRIVE_HIZ : string := "FALSE";
     TX_MAINCURSOR_SEL : bit := '0';
     TX_MARGIN_FULL_0 : bit_vector := "1001110";
     TX_MARGIN_FULL_1 : bit_vector := "1001001";
     TX_MARGIN_FULL_2 : bit_vector := "1000101";
     TX_MARGIN_FULL_3 : bit_vector := "1000010";
     TX_MARGIN_FULL_4 : bit_vector := "1000000";
     TX_MARGIN_LOW_0 : bit_vector := "1000110";
     TX_MARGIN_LOW_1 : bit_vector := "1000100";
     TX_MARGIN_LOW_2 : bit_vector := "1000010";
     TX_MARGIN_LOW_3 : bit_vector := "1000000";
     TX_MARGIN_LOW_4 : bit_vector := "1000000";
     TX_PREDRIVER_MODE : bit := '0';
     TX_RXDETECT_CFG : bit_vector := X"1832";
     TX_RXDETECT_REF : bit_vector := "100";
     TX_XCLK_SEL : string := "TXUSR";
     UCODEER_CLR : bit := '0';
     USE_PCS_CLK_PHASE_SEL : bit := '0'
  );
  port (
     DMONITOROUT : out std_logic_vector(14 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     EYESCANDATAERROR : out std_ulogic;
     GTPTXN : out std_ulogic;
     GTPTXP : out std_ulogic;
     PCSRSVDOUT : out std_logic_vector(15 downto 0);
     PHYSTATUS : out std_ulogic;
     PMARSVDOUT0 : out std_ulogic;
     PMARSVDOUT1 : out std_ulogic;
     RXBUFSTATUS : out std_logic_vector(2 downto 0);
     RXBYTEISALIGNED : out std_ulogic;
     RXBYTEREALIGN : out std_ulogic;
     RXCDRLOCK : out std_ulogic;
     RXCHANBONDSEQ : out std_ulogic;
     RXCHANISALIGNED : out std_ulogic;
     RXCHANREALIGN : out std_ulogic;
     RXCHARISCOMMA : out std_logic_vector(3 downto 0);
     RXCHARISK : out std_logic_vector(3 downto 0);
     RXCHBONDO : out std_logic_vector(3 downto 0);
     RXCLKCORCNT : out std_logic_vector(1 downto 0);
     RXCOMINITDET : out std_ulogic;
     RXCOMMADET : out std_ulogic;
     RXCOMSASDET : out std_ulogic;
     RXCOMWAKEDET : out std_ulogic;
     RXDATA : out std_logic_vector(31 downto 0);
     RXDATAVALID : out std_logic_vector(1 downto 0);
     RXDISPERR : out std_logic_vector(3 downto 0);
     RXDLYSRESETDONE : out std_ulogic;
     RXELECIDLE : out std_ulogic;
     RXHEADER : out std_logic_vector(2 downto 0);
     RXHEADERVALID : out std_ulogic;
     RXNOTINTABLE : out std_logic_vector(3 downto 0);
     RXOSINTDONE : out std_ulogic;
     RXOSINTSTARTED : out std_ulogic;
     RXOSINTSTROBEDONE : out std_ulogic;
     RXOSINTSTROBESTARTED : out std_ulogic;
     RXOUTCLK : out std_ulogic;
     RXOUTCLKFABRIC : out std_ulogic;
     RXOUTCLKPCS : out std_ulogic;
     RXPHALIGNDONE : out std_ulogic;
     RXPHMONITOR : out std_logic_vector(4 downto 0);
     RXPHSLIPMONITOR : out std_logic_vector(4 downto 0);
     RXPMARESETDONE : out std_ulogic;
     RXPRBSERR : out std_ulogic;
     RXRATEDONE : out std_ulogic;
     RXRESETDONE : out std_ulogic;
     RXSTARTOFSEQ : out std_logic_vector(1 downto 0);
     RXSTATUS : out std_logic_vector(2 downto 0);
     RXSYNCDONE : out std_ulogic;
     RXSYNCOUT : out std_ulogic;
     RXVALID : out std_ulogic;
     TXBUFSTATUS : out std_logic_vector(1 downto 0);
     TXCOMFINISH : out std_ulogic;
     TXDLYSRESETDONE : out std_ulogic;
     TXGEARBOXREADY : out std_ulogic;
     TXOUTCLK : out std_ulogic;
     TXOUTCLKFABRIC : out std_ulogic;
     TXOUTCLKPCS : out std_ulogic;
     TXPHALIGNDONE : out std_ulogic;
     TXPHINITDONE : out std_ulogic;
     TXPMARESETDONE : out std_ulogic;
     TXRATEDONE : out std_ulogic;
     TXRESETDONE : out std_ulogic;
     TXSYNCDONE : out std_ulogic;
     TXSYNCOUT : out std_ulogic;
     CFGRESET : in std_ulogic;
     CLKRSVD0 : in std_ulogic;
     CLKRSVD1 : in std_ulogic;
     DMONFIFORESET : in std_ulogic;
     DMONITORCLK : in std_ulogic;
     DRPADDR : in std_logic_vector(8 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     EYESCANMODE : in std_ulogic;
     EYESCANRESET : in std_ulogic;
     EYESCANTRIGGER : in std_ulogic;
     GTPRXN : in std_ulogic;
     GTPRXP : in std_ulogic;
     GTRESETSEL : in std_ulogic;
     GTRSVD : in std_logic_vector(15 downto 0);
     GTRXRESET : in std_ulogic;
     GTTXRESET : in std_ulogic;
     LOOPBACK : in std_logic_vector(2 downto 0);
     PCSRSVDIN : in std_logic_vector(15 downto 0);
     PLL0CLK : in std_ulogic;
     PLL0REFCLK : in std_ulogic;
     PLL1CLK : in std_ulogic;
     PLL1REFCLK : in std_ulogic;
     PMARSVDIN0 : in std_ulogic;
     PMARSVDIN1 : in std_ulogic;
     PMARSVDIN2 : in std_ulogic;
     PMARSVDIN3 : in std_ulogic;
     PMARSVDIN4 : in std_ulogic;
     RESETOVRD : in std_ulogic;
     RX8B10BEN : in std_ulogic;
     RXADAPTSELTEST : in std_logic_vector(13 downto 0);
     RXBUFRESET : in std_ulogic;
     RXCDRFREQRESET : in std_ulogic;
     RXCDRHOLD : in std_ulogic;
     RXCDROVRDEN : in std_ulogic;
     RXCDRRESET : in std_ulogic;
     RXCDRRESETRSV : in std_ulogic;
     RXCHBONDEN : in std_ulogic;
     RXCHBONDI : in std_logic_vector(3 downto 0);
     RXCHBONDLEVEL : in std_logic_vector(2 downto 0);
     RXCHBONDMASTER : in std_ulogic;
     RXCHBONDSLAVE : in std_ulogic;
     RXCOMMADETEN : in std_ulogic;
     RXDDIEN : in std_ulogic;
     RXDFEXYDEN : in std_ulogic;
     RXDLYBYPASS : in std_ulogic;
     RXDLYEN : in std_ulogic;
     RXDLYOVRDEN : in std_ulogic;
     RXDLYSRESET : in std_ulogic;
     RXELECIDLEMODE : in std_logic_vector(1 downto 0);
     RXGEARBOXSLIP : in std_ulogic;
     RXLPMHFHOLD : in std_ulogic;
     RXLPMHFOVRDEN : in std_ulogic;
     RXLPMLFHOLD : in std_ulogic;
     RXLPMLFOVRDEN : in std_ulogic;
     RXLPMOSINTNTRLEN : in std_ulogic;
     RXLPMRESET : in std_ulogic;
     RXMCOMMAALIGNEN : in std_ulogic;
     RXOOBRESET : in std_ulogic;
     RXOSCALRESET : in std_ulogic;
     RXOSHOLD : in std_ulogic;
     RXOSINTCFG : in std_logic_vector(3 downto 0);
     RXOSINTEN : in std_ulogic;
     RXOSINTHOLD : in std_ulogic;
     RXOSINTID0 : in std_logic_vector(3 downto 0);
     RXOSINTNTRLEN : in std_ulogic;
     RXOSINTOVRDEN : in std_ulogic;
     RXOSINTPD : in std_ulogic;
     RXOSINTSTROBE : in std_ulogic;
     RXOSINTTESTOVRDEN : in std_ulogic;
     RXOSOVRDEN : in std_ulogic;
     RXOUTCLKSEL : in std_logic_vector(2 downto 0);
     RXPCOMMAALIGNEN : in std_ulogic;
     RXPCSRESET : in std_ulogic;
     RXPD : in std_logic_vector(1 downto 0);
     RXPHALIGN : in std_ulogic;
     RXPHALIGNEN : in std_ulogic;
     RXPHDLYPD : in std_ulogic;
     RXPHDLYRESET : in std_ulogic;
     RXPHOVRDEN : in std_ulogic;
     RXPMARESET : in std_ulogic;
     RXPOLARITY : in std_ulogic;
     RXPRBSCNTRESET : in std_ulogic;
     RXPRBSSEL : in std_logic_vector(2 downto 0);
     RXRATE : in std_logic_vector(2 downto 0);
     RXRATEMODE : in std_ulogic;
     RXSLIDE : in std_ulogic;
     RXSYNCALLIN : in std_ulogic;
     RXSYNCIN : in std_ulogic;
     RXSYNCMODE : in std_ulogic;
     RXSYSCLKSEL : in std_logic_vector(1 downto 0);
     RXUSERRDY : in std_ulogic;
     RXUSRCLK : in std_ulogic;
     RXUSRCLK2 : in std_ulogic;
     SETERRSTATUS : in std_ulogic;
     SIGVALIDCLK : in std_ulogic;
     TSTIN : in std_logic_vector(19 downto 0);
     TX8B10BBYPASS : in std_logic_vector(3 downto 0);
     TX8B10BEN : in std_ulogic;
     TXBUFDIFFCTRL : in std_logic_vector(2 downto 0);
     TXCHARDISPMODE : in std_logic_vector(3 downto 0);
     TXCHARDISPVAL : in std_logic_vector(3 downto 0);
     TXCHARISK : in std_logic_vector(3 downto 0);
     TXCOMINIT : in std_ulogic;
     TXCOMSAS : in std_ulogic;
     TXCOMWAKE : in std_ulogic;
     TXDATA : in std_logic_vector(31 downto 0);
     TXDEEMPH : in std_ulogic;
     TXDETECTRX : in std_ulogic;
     TXDIFFCTRL : in std_logic_vector(3 downto 0);
     TXDIFFPD : in std_ulogic;
     TXDLYBYPASS : in std_ulogic;
     TXDLYEN : in std_ulogic;
     TXDLYHOLD : in std_ulogic;
     TXDLYOVRDEN : in std_ulogic;
     TXDLYSRESET : in std_ulogic;
     TXDLYUPDOWN : in std_ulogic;
     TXELECIDLE : in std_ulogic;
     TXHEADER : in std_logic_vector(2 downto 0);
     TXINHIBIT : in std_ulogic;
     TXMAINCURSOR : in std_logic_vector(6 downto 0);
     TXMARGIN : in std_logic_vector(2 downto 0);
     TXOUTCLKSEL : in std_logic_vector(2 downto 0);
     TXPCSRESET : in std_ulogic;
     TXPD : in std_logic_vector(1 downto 0);
     TXPDELECIDLEMODE : in std_ulogic;
     TXPHALIGN : in std_ulogic;
     TXPHALIGNEN : in std_ulogic;
     TXPHDLYPD : in std_ulogic;
     TXPHDLYRESET : in std_ulogic;
     TXPHDLYTSTCLK : in std_ulogic;
     TXPHINIT : in std_ulogic;
     TXPHOVRDEN : in std_ulogic;
     TXPIPPMEN : in std_ulogic;
     TXPIPPMOVRDEN : in std_ulogic;
     TXPIPPMPD : in std_ulogic;
     TXPIPPMSEL : in std_ulogic;
     TXPIPPMSTEPSIZE : in std_logic_vector(4 downto 0);
     TXPISOPD : in std_ulogic;
     TXPMARESET : in std_ulogic;
     TXPOLARITY : in std_ulogic;
     TXPOSTCURSOR : in std_logic_vector(4 downto 0);
     TXPOSTCURSORINV : in std_ulogic;
     TXPRBSFORCEERR : in std_ulogic;
     TXPRBSSEL : in std_logic_vector(2 downto 0);
     TXPRECURSOR : in std_logic_vector(4 downto 0);
     TXPRECURSORINV : in std_ulogic;
     TXRATE : in std_logic_vector(2 downto 0);
     TXRATEMODE : in std_ulogic;
     TXSEQUENCE : in std_logic_vector(6 downto 0);
     TXSTARTSEQ : in std_ulogic;
     TXSWING : in std_ulogic;
     TXSYNCALLIN : in std_ulogic;
     TXSYNCIN : in std_ulogic;
     TXSYNCMODE : in std_ulogic;
     TXSYSCLKSEL : in std_logic_vector(1 downto 0);
     TXUSERRDY : in std_ulogic;
     TXUSRCLK : in std_ulogic;
     TXUSRCLK2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTPE2_CHANNEL : component is "PRIMITIVE";

----- component GTPE2_COMMON -----
component GTPE2_COMMON
  generic (
     BIAS_CFG : bit_vector := X"0000000000000000";
     COMMON_CFG : bit_vector := X"00000000";
     IS_DRPCLK_INVERTED : bit := '0';
     IS_GTGREFCLK0_INVERTED : bit := '0';
     IS_GTGREFCLK1_INVERTED : bit := '0';
     IS_PLL0LOCKDETCLK_INVERTED : bit := '0';
     IS_PLL1LOCKDETCLK_INVERTED : bit := '0';
     PLL0_CFG : bit_vector := X"01F03DC";
     PLL0_DMON_CFG : bit := '0';
     PLL0_FBDIV : integer := 4;
     PLL0_FBDIV_45 : integer := 5;
     PLL0_INIT_CFG : bit_vector := X"00001E";
     PLL0_LOCK_CFG : bit_vector := X"1E8";
     PLL0_REFCLK_DIV : integer := 1;
     PLL1_CFG : bit_vector := X"01F03DC";
     PLL1_DMON_CFG : bit := '0';
     PLL1_FBDIV : integer := 4;
     PLL1_FBDIV_45 : integer := 5;
     PLL1_INIT_CFG : bit_vector := X"00001E";
     PLL1_LOCK_CFG : bit_vector := X"1E8";
     PLL1_REFCLK_DIV : integer := 1;
     PLL_CLKOUT_CFG : bit_vector := "00000000";
     RSVD_ATTR0 : bit_vector := X"0000";
     RSVD_ATTR1 : bit_vector := X"0000";
     SIM_PLL0REFCLK_SEL : bit_vector := "001";
     SIM_PLL1REFCLK_SEL : bit_vector := "001";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_VERSION : string := "1.0"
  );
  port (
     DMONITOROUT : out std_logic_vector(7 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     PLL0FBCLKLOST : out std_ulogic;
     PLL0LOCK : out std_ulogic;
     PLL0OUTCLK : out std_ulogic;
     PLL0OUTREFCLK : out std_ulogic;
     PLL0REFCLKLOST : out std_ulogic;
     PLL1FBCLKLOST : out std_ulogic;
     PLL1LOCK : out std_ulogic;
     PLL1OUTCLK : out std_ulogic;
     PLL1OUTREFCLK : out std_ulogic;
     PLL1REFCLKLOST : out std_ulogic;
     PMARSVDOUT : out std_logic_vector(15 downto 0);
     REFCLKOUTMONITOR0 : out std_ulogic;
     REFCLKOUTMONITOR1 : out std_ulogic;
     BGBYPASSB : in std_ulogic;
     BGMONITORENB : in std_ulogic;
     BGPDB : in std_ulogic;
     BGRCALOVRD : in std_logic_vector(4 downto 0);
     BGRCALOVRDENB : in std_ulogic;
     DRPADDR : in std_logic_vector(7 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     GTEASTREFCLK0 : in std_ulogic;
     GTEASTREFCLK1 : in std_ulogic;
     GTGREFCLK0 : in std_ulogic;
     GTGREFCLK1 : in std_ulogic;
     GTREFCLK0 : in std_ulogic;
     GTREFCLK1 : in std_ulogic;
     GTWESTREFCLK0 : in std_ulogic;
     GTWESTREFCLK1 : in std_ulogic;
     PLL0LOCKDETCLK : in std_ulogic;
     PLL0LOCKEN : in std_ulogic;
     PLL0PD : in std_ulogic;
     PLL0REFCLKSEL : in std_logic_vector(2 downto 0);
     PLL0RESET : in std_ulogic;
     PLL1LOCKDETCLK : in std_ulogic;
     PLL1LOCKEN : in std_ulogic;
     PLL1PD : in std_ulogic;
     PLL1REFCLKSEL : in std_logic_vector(2 downto 0);
     PLL1RESET : in std_ulogic;
     PLLRSVD1 : in std_logic_vector(15 downto 0);
     PLLRSVD2 : in std_logic_vector(4 downto 0);
     PMARSVD : in std_logic_vector(7 downto 0);
     RCALENB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTPE2_COMMON : component is "PRIMITIVE";

----- component GTXE1 -----
component GTXE1
  generic (
     AC_CAP_DIS : boolean := TRUE;
     ALIGN_COMMA_WORD : integer := 1;
     BGTEST_CFG : bit_vector := "00";
     BIAS_CFG : bit_vector := X"00000";
     CDR_PH_ADJ_TIME : bit_vector := "10100";
     CHAN_BOND_1_MAX_SKEW : integer := 7;
     CHAN_BOND_2_MAX_SKEW : integer := 1;
     CHAN_BOND_KEEP_ALIGN : boolean := FALSE;
     CHAN_BOND_SEQ_1_1 : bit_vector := "0101111100";
     CHAN_BOND_SEQ_1_2 : bit_vector := "0001001010";
     CHAN_BOND_SEQ_1_3 : bit_vector := "0001001010";
     CHAN_BOND_SEQ_1_4 : bit_vector := "0110111100";
     CHAN_BOND_SEQ_1_ENABLE : bit_vector := "1111";
     CHAN_BOND_SEQ_2_1 : bit_vector := "0100111100";
     CHAN_BOND_SEQ_2_2 : bit_vector := "0100111100";
     CHAN_BOND_SEQ_2_3 : bit_vector := "0110111100";
     CHAN_BOND_SEQ_2_4 : bit_vector := "0100111100";
     CHAN_BOND_SEQ_2_CFG : bit_vector := "00000";
     CHAN_BOND_SEQ_2_ENABLE : bit_vector := "1111";
     CHAN_BOND_SEQ_2_USE : boolean := FALSE;
     CHAN_BOND_SEQ_LEN : integer := 1;
     CLK_CORRECT_USE : boolean := TRUE;
     CLK_COR_ADJ_LEN : integer := 1;
     CLK_COR_DET_LEN : integer := 1;
     CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;
     CLK_COR_KEEP_IDLE : boolean := FALSE;
     CLK_COR_MAX_LAT : integer := 20;
     CLK_COR_MIN_LAT : integer := 18;
     CLK_COR_PRECEDENCE : boolean := TRUE;
     CLK_COR_REPEAT_WAIT : integer := 0;
     CLK_COR_SEQ_1_1 : bit_vector := "0100011100";
     CLK_COR_SEQ_1_2 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_3 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_4 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_ENABLE : bit_vector := "1111";
     CLK_COR_SEQ_2_1 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_2 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_3 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_4 : bit_vector := "0000000000";
     CLK_COR_SEQ_2_ENABLE : bit_vector := "1111";
     CLK_COR_SEQ_2_USE : boolean := FALSE;
     CM_TRIM : bit_vector := "01";
     COMMA_10B_ENABLE : bit_vector := "1111111111";
     COMMA_DOUBLE : boolean := FALSE;
     COM_BURST_VAL : bit_vector := "1111";
     DEC_MCOMMA_DETECT : boolean := TRUE;
     DEC_PCOMMA_DETECT : boolean := TRUE;
     DEC_VALID_COMMA_ONLY : boolean := TRUE;
     DFE_CAL_TIME : bit_vector := "01100";
     DFE_CFG : bit_vector := "00011011";
     GEARBOX_ENDEC : bit_vector := "000";
     GEN_RXUSRCLK : boolean := TRUE;
     GEN_TXUSRCLK : boolean := TRUE;
     GTX_CFG_PWRUP : boolean := TRUE;
     MCOMMA_10B_VALUE : bit_vector := "1010000011";
     MCOMMA_DETECT : boolean := TRUE;
     OOBDETECT_THRESHOLD : bit_vector := "011";
     PCI_EXPRESS_MODE : boolean := FALSE;
     PCOMMA_10B_VALUE : bit_vector := "0101111100";
     PCOMMA_DETECT : boolean := TRUE;
     PMA_CAS_CLK_EN : boolean := FALSE;
     PMA_CDR_SCAN : bit_vector := X"640404C";
     PMA_CFG : bit_vector := X"0040000040000000003";
     PMA_RXSYNC_CFG : bit_vector := X"00";
     PMA_RX_CFG : bit_vector := X"05CE048";
     PMA_TX_CFG : bit_vector := X"00082";
     POWER_SAVE : bit_vector := "0000110100";
     RCV_TERM_GND : boolean := FALSE;
     RCV_TERM_VTTRX : boolean := TRUE;
     RXGEARBOX_USE : boolean := FALSE;
     RXPLL_COM_CFG : bit_vector := X"21680A";
     RXPLL_CP_CFG : bit_vector := X"00";
     RXPLL_DIVSEL45_FB : integer := 5;
     RXPLL_DIVSEL_FB : integer := 2;
     RXPLL_DIVSEL_OUT : integer := 1;
     RXPLL_DIVSEL_REF : integer := 1;
     RXPLL_LKDET_CFG : bit_vector := "111";
     RXPRBSERR_LOOPBACK : bit := '0';
     RXRECCLK_CTRL : string := "RXRECCLKPCS";
     RXRECCLK_DLY : bit_vector := "0000000000";
     RXUSRCLK_DLY : bit_vector := X"0000";
     RX_BUFFER_USE : boolean := TRUE;
     RX_CLK25_DIVIDER : integer := 6;
     RX_DATA_WIDTH : integer := 20;
     RX_DECODE_SEQ_MATCH : boolean := TRUE;
     RX_DLYALIGN_CTRINC : bit_vector := "0100";
     RX_DLYALIGN_EDGESET : bit_vector := "00110";
     RX_DLYALIGN_LPFINC : bit_vector := "0111";
     RX_DLYALIGN_MONSEL : bit_vector := "000";
     RX_DLYALIGN_OVRDSETTING : bit_vector := "00000000";
     RX_EN_IDLE_HOLD_CDR : boolean := FALSE;
     RX_EN_IDLE_HOLD_DFE : boolean := TRUE;
     RX_EN_IDLE_RESET_BUF : boolean := TRUE;
     RX_EN_IDLE_RESET_FR : boolean := TRUE;
     RX_EN_IDLE_RESET_PH : boolean := TRUE;
     RX_EN_MODE_RESET_BUF : boolean := TRUE;
     RX_EN_RATE_RESET_BUF : boolean := TRUE;
     RX_EN_REALIGN_RESET_BUF : boolean := FALSE;
     RX_EN_REALIGN_RESET_BUF2 : boolean := FALSE;
     RX_EYE_OFFSET : bit_vector := X"4C";
     RX_EYE_SCANMODE : bit_vector := "00";
     RX_FIFO_ADDR_MODE : string := "FULL";
     RX_IDLE_HI_CNT : bit_vector := "1000";
     RX_IDLE_LO_CNT : bit_vector := "0000";
     RX_LOSS_OF_SYNC_FSM : boolean := FALSE;
     RX_LOS_INVALID_INCR : integer := 1;
     RX_LOS_THRESHOLD : integer := 4;
     RX_OVERSAMPLE_MODE : boolean := FALSE;
     RX_SLIDE_AUTO_WAIT : integer := 5;
     RX_SLIDE_MODE : string := "OFF";
     RX_XCLK_SEL : string := "RXREC";
     SAS_MAX_COMSAS : integer := 52;
     SAS_MIN_COMSAS : integer := 40;
     SATA_BURST_VAL : bit_vector := "100";
     SATA_IDLE_VAL : bit_vector := "100";
     SATA_MAX_BURST : integer := 7;
     SATA_MAX_INIT : integer := 22;
     SATA_MAX_WAKE : integer := 7;
     SATA_MIN_BURST : integer := 4;
     SATA_MIN_INIT : integer := 12;
     SATA_MIN_WAKE : integer := 4;
     SHOW_REALIGN_COMMA : boolean := TRUE;
     SIM_GTXRESET_SPEEDUP : integer := 1;
     SIM_RECEIVER_DETECT_PASS : boolean := TRUE;
     SIM_RXREFCLK_SOURCE : bit_vector := "000";
     SIM_TXREFCLK_SOURCE : bit_vector := "000";
     SIM_TX_ELEC_IDLE_LEVEL : string := "X";
     SIM_VERSION : string := "2.0";
     TERMINATION_CTRL : bit_vector := "10100";
     TERMINATION_OVRD : boolean := FALSE;
     TRANS_TIME_FROM_P2 : bit_vector := X"03C";
     TRANS_TIME_NON_P2 : bit_vector := X"19";
     TRANS_TIME_RATE : bit_vector := X"0E";
     TRANS_TIME_TO_P2 : bit_vector := X"064";
     TST_ATTR : bit_vector := X"00000000";
     TXDRIVE_LOOPBACK_HIZ : boolean := FALSE;
     TXDRIVE_LOOPBACK_PD : boolean := FALSE;
     TXGEARBOX_USE : boolean := FALSE;
     TXOUTCLK_CTRL : string := "TXOUTCLKPCS";
     TXOUTCLK_DLY : bit_vector := "0000000000";
     TXPLL_COM_CFG : bit_vector := X"21680A";
     TXPLL_CP_CFG : bit_vector := X"00";
     TXPLL_DIVSEL45_FB : integer := 5;
     TXPLL_DIVSEL_FB : integer := 2;
     TXPLL_DIVSEL_OUT : integer := 1;
     TXPLL_DIVSEL_REF : integer := 1;
     TXPLL_LKDET_CFG : bit_vector := "111";
     TXPLL_SATA : bit_vector := "00";
     TX_BUFFER_USE : boolean := TRUE;
     TX_BYTECLK_CFG : bit_vector := X"00";
     TX_CLK25_DIVIDER : integer := 6;
     TX_CLK_SOURCE : string := "RXPLL";
     TX_DATA_WIDTH : integer := 20;
     TX_DEEMPH_0 : bit_vector := "11010";
     TX_DEEMPH_1 : bit_vector := "10000";
     TX_DETECT_RX_CFG : bit_vector := X"1832";
     TX_DLYALIGN_CTRINC : bit_vector := "0100";
     TX_DLYALIGN_LPFINC : bit_vector := "0110";
     TX_DLYALIGN_MONSEL : bit_vector := "000";
     TX_DLYALIGN_OVRDSETTING : bit_vector := "10000000";
     TX_DRIVE_MODE : string := "DIRECT";
     TX_EN_RATE_RESET_BUF : boolean := TRUE;
     TX_IDLE_ASSERT_DELAY : bit_vector := "100";
     TX_IDLE_DEASSERT_DELAY : bit_vector := "010";
     TX_MARGIN_FULL_0 : bit_vector := "1001110";
     TX_MARGIN_FULL_1 : bit_vector := "1001001";
     TX_MARGIN_FULL_2 : bit_vector := "1000101";
     TX_MARGIN_FULL_3 : bit_vector := "1000010";
     TX_MARGIN_FULL_4 : bit_vector := "1000000";
     TX_MARGIN_LOW_0 : bit_vector := "1000110";
     TX_MARGIN_LOW_1 : bit_vector := "1000100";
     TX_MARGIN_LOW_2 : bit_vector := "1000010";
     TX_MARGIN_LOW_3 : bit_vector := "1000000";
     TX_MARGIN_LOW_4 : bit_vector := "1000000";
     TX_OVERSAMPLE_MODE : boolean := FALSE;
     TX_PMADATA_OPT : bit := '0';
     TX_TDCC_CFG : bit_vector := "11";
     TX_USRCLK_CFG : bit_vector := X"00";
     TX_XCLK_SEL : string := "TXUSR"
  );
  port (
     COMFINISH : out std_ulogic;
     COMINITDET : out std_ulogic;
     COMSASDET : out std_ulogic;
     COMWAKEDET : out std_ulogic;
     DFECLKDLYADJMON : out std_logic_vector(5 downto 0);
     DFEEYEDACMON : out std_logic_vector(4 downto 0);
     DFESENSCAL : out std_logic_vector(2 downto 0);
     DFETAP1MONITOR : out std_logic_vector(4 downto 0);
     DFETAP2MONITOR : out std_logic_vector(4 downto 0);
     DFETAP3MONITOR : out std_logic_vector(3 downto 0);
     DFETAP4MONITOR : out std_logic_vector(3 downto 0);
     DRDY : out std_ulogic;
     DRPDO : out std_logic_vector(15 downto 0);
     MGTREFCLKFAB : out std_logic_vector(1 downto 0);
     PHYSTATUS : out std_ulogic;
     RXBUFSTATUS : out std_logic_vector(2 downto 0);
     RXBYTEISALIGNED : out std_ulogic;
     RXBYTEREALIGN : out std_ulogic;
     RXCHANBONDSEQ : out std_ulogic;
     RXCHANISALIGNED : out std_ulogic;
     RXCHANREALIGN : out std_ulogic;
     RXCHARISCOMMA : out std_logic_vector(3 downto 0);
     RXCHARISK : out std_logic_vector(3 downto 0);
     RXCHBONDO : out std_logic_vector(3 downto 0);
     RXCLKCORCNT : out std_logic_vector(2 downto 0);
     RXCOMMADET : out std_ulogic;
     RXDATA : out std_logic_vector(31 downto 0);
     RXDATAVALID : out std_ulogic;
     RXDISPERR : out std_logic_vector(3 downto 0);
     RXDLYALIGNMONITOR : out std_logic_vector(7 downto 0);
     RXELECIDLE : out std_ulogic;
     RXHEADER : out std_logic_vector(2 downto 0);
     RXHEADERVALID : out std_ulogic;
     RXLOSSOFSYNC : out std_logic_vector(1 downto 0);
     RXNOTINTABLE : out std_logic_vector(3 downto 0);
     RXOVERSAMPLEERR : out std_ulogic;
     RXPLLLKDET : out std_ulogic;
     RXPRBSERR : out std_ulogic;
     RXRATEDONE : out std_ulogic;
     RXRECCLK : out std_ulogic;
     RXRECCLKPCS : out std_ulogic;
     RXRESETDONE : out std_ulogic;
     RXRUNDISP : out std_logic_vector(3 downto 0);
     RXSTARTOFSEQ : out std_ulogic;
     RXSTATUS : out std_logic_vector(2 downto 0);
     RXVALID : out std_ulogic;
     TSTOUT : out std_logic_vector(9 downto 0);
     TXBUFSTATUS : out std_logic_vector(1 downto 0);
     TXDLYALIGNMONITOR : out std_logic_vector(7 downto 0);
     TXGEARBOXREADY : out std_ulogic;
     TXKERR : out std_logic_vector(3 downto 0);
     TXN : out std_ulogic;
     TXOUTCLK : out std_ulogic;
     TXOUTCLKPCS : out std_ulogic;
     TXP : out std_ulogic;
     TXPLLLKDET : out std_ulogic;
     TXRATEDONE : out std_ulogic;
     TXRESETDONE : out std_ulogic;
     TXRUNDISP : out std_logic_vector(3 downto 0);
     DADDR : in std_logic_vector(7 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DFECLKDLYADJ : in std_logic_vector(5 downto 0);
     DFEDLYOVRD : in std_ulogic;
     DFETAP1 : in std_logic_vector(4 downto 0);
     DFETAP2 : in std_logic_vector(4 downto 0);
     DFETAP3 : in std_logic_vector(3 downto 0);
     DFETAP4 : in std_logic_vector(3 downto 0);
     DFETAPOVRD : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     GATERXELECIDLE : in std_ulogic;
     GREFCLKRX : in std_ulogic;
     GREFCLKTX : in std_ulogic;
     GTXRXRESET : in std_ulogic;
     GTXTEST : in std_logic_vector(12 downto 0);
     GTXTXRESET : in std_ulogic;
     IGNORESIGDET : in std_ulogic;
     LOOPBACK : in std_logic_vector(2 downto 0);
     MGTREFCLKRX : in std_logic_vector(1 downto 0);
     MGTREFCLKTX : in std_logic_vector(1 downto 0);
     NORTHREFCLKRX : in std_logic_vector(1 downto 0);
     NORTHREFCLKTX : in std_logic_vector(1 downto 0);
     PERFCLKRX : in std_ulogic;
     PERFCLKTX : in std_ulogic;
     PLLRXRESET : in std_ulogic;
     PLLTXRESET : in std_ulogic;
     PRBSCNTRESET : in std_ulogic;
     RXBUFRESET : in std_ulogic;
     RXCDRRESET : in std_ulogic;
     RXCHBONDI : in std_logic_vector(3 downto 0);
     RXCHBONDLEVEL : in std_logic_vector(2 downto 0);
     RXCHBONDMASTER : in std_ulogic;
     RXCHBONDSLAVE : in std_ulogic;
     RXCOMMADETUSE : in std_ulogic;
     RXDEC8B10BUSE : in std_ulogic;
     RXDLYALIGNDISABLE : in std_ulogic;
     RXDLYALIGNMONENB : in std_ulogic := 'H';
     RXDLYALIGNOVERRIDE : in std_ulogic;
     RXDLYALIGNRESET : in std_ulogic;
     RXDLYALIGNSWPPRECURB : in std_ulogic;
     RXDLYALIGNUPDSW : in std_ulogic;
     RXENCHANSYNC : in std_ulogic;
     RXENMCOMMAALIGN : in std_ulogic;
     RXENPCOMMAALIGN : in std_ulogic;
     RXENPMAPHASEALIGN : in std_ulogic;
     RXENPRBSTST : in std_logic_vector(2 downto 0);
     RXENSAMPLEALIGN : in std_ulogic;
     RXEQMIX : in std_logic_vector(9 downto 0);
     RXGEARBOXSLIP : in std_ulogic;
     RXN : in std_ulogic;
     RXP : in std_ulogic;
     RXPLLLKDETEN : in std_ulogic;
     RXPLLPOWERDOWN : in std_ulogic;
     RXPLLREFSELDY : in std_logic_vector(2 downto 0);
     RXPMASETPHASE : in std_ulogic;
     RXPOLARITY : in std_ulogic;
     RXPOWERDOWN : in std_logic_vector(1 downto 0);
     RXRATE : in std_logic_vector(1 downto 0);
     RXRESET : in std_ulogic;
     RXSLIDE : in std_ulogic;
     RXUSRCLK : in std_ulogic;
     RXUSRCLK2 : in std_ulogic;
     SOUTHREFCLKRX : in std_logic_vector(1 downto 0);
     SOUTHREFCLKTX : in std_logic_vector(1 downto 0);
     TSTCLK0 : in std_ulogic;
     TSTCLK1 : in std_ulogic;
     TSTIN : in std_logic_vector(19 downto 0);
     TXBUFDIFFCTRL : in std_logic_vector(2 downto 0);
     TXBYPASS8B10B : in std_logic_vector(3 downto 0);
     TXCHARDISPMODE : in std_logic_vector(3 downto 0);
     TXCHARDISPVAL : in std_logic_vector(3 downto 0);
     TXCHARISK : in std_logic_vector(3 downto 0);
     TXCOMINIT : in std_ulogic;
     TXCOMSAS : in std_ulogic;
     TXCOMWAKE : in std_ulogic;
     TXDATA : in std_logic_vector(31 downto 0);
     TXDEEMPH : in std_ulogic;
     TXDETECTRX : in std_ulogic;
     TXDIFFCTRL : in std_logic_vector(3 downto 0);
     TXDLYALIGNDISABLE : in std_ulogic;
     TXDLYALIGNMONENB : in std_ulogic := 'H';
     TXDLYALIGNOVERRIDE : in std_ulogic;
     TXDLYALIGNRESET : in std_ulogic;
     TXDLYALIGNUPDSW : in std_ulogic;
     TXELECIDLE : in std_ulogic;
     TXENC8B10BUSE : in std_ulogic;
     TXENPMAPHASEALIGN : in std_ulogic;
     TXENPRBSTST : in std_logic_vector(2 downto 0);
     TXHEADER : in std_logic_vector(2 downto 0);
     TXINHIBIT : in std_ulogic;
     TXMARGIN : in std_logic_vector(2 downto 0);
     TXPDOWNASYNCH : in std_ulogic;
     TXPLLLKDETEN : in std_ulogic;
     TXPLLPOWERDOWN : in std_ulogic;
     TXPLLREFSELDY : in std_logic_vector(2 downto 0);
     TXPMASETPHASE : in std_ulogic;
     TXPOLARITY : in std_ulogic;
     TXPOSTEMPHASIS : in std_logic_vector(4 downto 0);
     TXPOWERDOWN : in std_logic_vector(1 downto 0);
     TXPRBSFORCEERR : in std_ulogic;
     TXPREEMPHASIS : in std_logic_vector(3 downto 0);
     TXRATE : in std_logic_vector(1 downto 0);
     TXRESET : in std_ulogic;
     TXSEQUENCE : in std_logic_vector(6 downto 0);
     TXSTARTSEQ : in std_ulogic;
     TXSWING : in std_ulogic;
     TXUSRCLK : in std_ulogic;
     TXUSRCLK2 : in std_ulogic;
     USRCODEERR : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTXE1 : component is "PRIMITIVE";

----- component GTXE2_CHANNEL -----
component GTXE2_CHANNEL
  generic (
     ALIGN_COMMA_DOUBLE : string := "FALSE";
     ALIGN_COMMA_ENABLE : bit_vector := "0001111111";
     ALIGN_COMMA_WORD : integer := 1;
     ALIGN_MCOMMA_DET : string := "TRUE";
     ALIGN_MCOMMA_VALUE : bit_vector := "1010000011";
     ALIGN_PCOMMA_DET : string := "TRUE";
     ALIGN_PCOMMA_VALUE : bit_vector := "0101111100";
     CBCC_DATA_SOURCE_SEL : string := "DECODED";
     CHAN_BOND_KEEP_ALIGN : string := "FALSE";
     CHAN_BOND_MAX_SKEW : integer := 7;
     CHAN_BOND_SEQ_1_1 : bit_vector := "0101111100";
     CHAN_BOND_SEQ_1_2 : bit_vector := "0000000000";
     CHAN_BOND_SEQ_1_3 : bit_vector := "0000000000";
     CHAN_BOND_SEQ_1_4 : bit_vector := "0000000000";
     CHAN_BOND_SEQ_1_ENABLE : bit_vector := "1111";
     CHAN_BOND_SEQ_2_1 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_2 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_3 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_4 : bit_vector := "0100000000";
     CHAN_BOND_SEQ_2_ENABLE : bit_vector := "1111";
     CHAN_BOND_SEQ_2_USE : string := "FALSE";
     CHAN_BOND_SEQ_LEN : integer := 1;
     CLK_CORRECT_USE : string := "TRUE";
     CLK_COR_KEEP_IDLE : string := "FALSE";
     CLK_COR_MAX_LAT : integer := 20;
     CLK_COR_MIN_LAT : integer := 18;
     CLK_COR_PRECEDENCE : string := "TRUE";
     CLK_COR_REPEAT_WAIT : integer := 0;
     CLK_COR_SEQ_1_1 : bit_vector := "0100011100";
     CLK_COR_SEQ_1_2 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_3 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_4 : bit_vector := "0000000000";
     CLK_COR_SEQ_1_ENABLE : bit_vector := "1111";
     CLK_COR_SEQ_2_1 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_2 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_3 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_4 : bit_vector := "0100000000";
     CLK_COR_SEQ_2_ENABLE : bit_vector := "1111";
     CLK_COR_SEQ_2_USE : string := "FALSE";
     CLK_COR_SEQ_LEN : integer := 1;
     CPLL_CFG : bit_vector := X"B007D8";
     CPLL_FBDIV : integer := 4;
     CPLL_FBDIV_45 : integer := 5;
     CPLL_INIT_CFG : bit_vector := X"00001E";
     CPLL_LOCK_CFG : bit_vector := X"01E8";
     CPLL_REFCLK_DIV : integer := 1;
     DEC_MCOMMA_DETECT : string := "TRUE";
     DEC_PCOMMA_DETECT : string := "TRUE";
     DEC_VALID_COMMA_ONLY : string := "TRUE";
     DMONITOR_CFG : bit_vector := X"000A00";
     ES_CONTROL : bit_vector := "000000";
     ES_ERRDET_EN : string := "FALSE";
     ES_EYE_SCAN_EN : string := "FALSE";
     ES_HORZ_OFFSET : bit_vector := X"000";
     ES_PMA_CFG : bit_vector := "0000000000";
     ES_PRESCALE : bit_vector := "00000";
     ES_QUALIFIER : bit_vector := X"00000000000000000000";
     ES_QUAL_MASK : bit_vector := X"00000000000000000000";
     ES_SDATA_MASK : bit_vector := X"00000000000000000000";
     ES_VERT_OFFSET : bit_vector := "000000000";
     FTS_DESKEW_SEQ_ENABLE : bit_vector := "1111";
     FTS_LANE_DESKEW_CFG : bit_vector := "1111";
     FTS_LANE_DESKEW_EN : string := "FALSE";
     GEARBOX_MODE : bit_vector := "000";
     IS_CPLLLOCKDETCLK_INVERTED : bit := '0';
     IS_DRPCLK_INVERTED : bit := '0';
     IS_GTGREFCLK_INVERTED : bit := '0';
     IS_RXUSRCLK2_INVERTED : bit := '0';
     IS_RXUSRCLK_INVERTED : bit := '0';
     IS_TXPHDLYTSTCLK_INVERTED : bit := '0';
     IS_TXUSRCLK2_INVERTED : bit := '0';
     IS_TXUSRCLK_INVERTED : bit := '0';
     OUTREFCLK_SEL_INV : bit_vector := "11";
     PCS_PCIE_EN : string := "FALSE";
     PCS_RSVD_ATTR : bit_vector := X"000000000000";
     PD_TRANS_TIME_FROM_P2 : bit_vector := X"03C";
     PD_TRANS_TIME_NONE_P2 : bit_vector := X"19";
     PD_TRANS_TIME_TO_P2 : bit_vector := X"64";
     PMA_RSV : bit_vector := X"00000000";
     PMA_RSV2 : bit_vector := X"2050";
     PMA_RSV3 : bit_vector := "00";
     PMA_RSV4 : bit_vector := X"00000000";
     RXBUFRESET_TIME : bit_vector := "00001";
     RXBUF_ADDR_MODE : string := "FULL";
     RXBUF_EIDLE_HI_CNT : bit_vector := "1000";
     RXBUF_EIDLE_LO_CNT : bit_vector := "0000";
     RXBUF_EN : string := "TRUE";
     RXBUF_RESET_ON_CB_CHANGE : string := "TRUE";
     RXBUF_RESET_ON_COMMAALIGN : string := "FALSE";
     RXBUF_RESET_ON_EIDLE : string := "FALSE";
     RXBUF_RESET_ON_RATE_CHANGE : string := "TRUE";
     RXBUF_THRESH_OVFLW : integer := 61;
     RXBUF_THRESH_OVRD : string := "FALSE";
     RXBUF_THRESH_UNDFLW : integer := 4;
     RXCDRFREQRESET_TIME : bit_vector := "00001";
     RXCDRPHRESET_TIME : bit_vector := "00001";
     RXCDR_CFG : bit_vector := X"0B000023FF20400020";
     RXCDR_FR_RESET_ON_EIDLE : bit := '0';
     RXCDR_HOLD_DURING_EIDLE : bit := '0';
     RXCDR_LOCK_CFG : bit_vector := "010101";
     RXCDR_PH_RESET_ON_EIDLE : bit := '0';
     RXDFELPMRESET_TIME : bit_vector := "0001111";
     RXDLY_CFG : bit_vector := X"001F";
     RXDLY_LCFG : bit_vector := X"030";
     RXDLY_TAP_CFG : bit_vector := X"0000";
     RXGEARBOX_EN : string := "FALSE";
     RXISCANRESET_TIME : bit_vector := "00001";
     RXLPM_HF_CFG : bit_vector := "00000011110000";
     RXLPM_LF_CFG : bit_vector := "00000011110000";
     RXOOB_CFG : bit_vector := "0000110";
     RXOUT_DIV : integer := 2;
     RXPCSRESET_TIME : bit_vector := "00001";
     RXPHDLY_CFG : bit_vector := X"084020";
     RXPH_CFG : bit_vector := X"000000";
     RXPH_MONITOR_SEL : bit_vector := "00000";
     RXPMARESET_TIME : bit_vector := "00011";
     RXPRBS_ERR_LOOPBACK : bit := '0';
     RXSLIDE_AUTO_WAIT : integer := 7;
     RXSLIDE_MODE : string := "OFF";
     RX_BIAS_CFG : bit_vector := "000000000000";
     RX_BUFFER_CFG : bit_vector := "000000";
     RX_CLK25_DIV : integer := 7;
     RX_CLKMUX_PD : bit := '1';
     RX_CM_SEL : bit_vector := "11";
     RX_CM_TRIM : bit_vector := "100";
     RX_DATA_WIDTH : integer := 20;
     RX_DDI_SEL : bit_vector := "000000";
     RX_DEBUG_CFG : bit_vector := "000000000000";
     RX_DEFER_RESET_BUF_EN : string := "TRUE";
     RX_DFE_GAIN_CFG : bit_vector := X"180E0F";
     RX_DFE_H2_CFG : bit_vector := "000111100000";
     RX_DFE_H3_CFG : bit_vector := "000111100000";
     RX_DFE_H4_CFG : bit_vector := "00011110000";
     RX_DFE_H5_CFG : bit_vector := "00011110000";
     RX_DFE_KL_CFG : bit_vector := "0001111110000";
     RX_DFE_KL_CFG2 : bit_vector := X"3008E56A";
     RX_DFE_LPM_CFG : bit_vector := X"0904";
     RX_DFE_LPM_HOLD_DURING_EIDLE : bit := '0';
     RX_DFE_UT_CFG : bit_vector := "00111111000000000";
     RX_DFE_VP_CFG : bit_vector := "00011111100000000";
     RX_DFE_XYD_CFG : bit_vector := "0000000010000";
     RX_DISPERR_SEQ_MATCH : string := "TRUE";
     RX_INT_DATAWIDTH : integer := 0;
     RX_OS_CFG : bit_vector := "0001111110000";
     RX_SIG_VALID_DLY : integer := 10;
     RX_XCLK_SEL : string := "RXREC";
     SAS_MAX_COM : integer := 64;
     SAS_MIN_COM : integer := 36;
     SATA_BURST_SEQ_LEN : bit_vector := "1111";
     SATA_BURST_VAL : bit_vector := "100";
     SATA_CPLL_CFG : string := "VCO_3000MHZ";
     SATA_EIDLE_VAL : bit_vector := "100";
     SATA_MAX_BURST : integer := 8;
     SATA_MAX_INIT : integer := 21;
     SATA_MAX_WAKE : integer := 7;
     SATA_MIN_BURST : integer := 4;
     SATA_MIN_INIT : integer := 12;
     SATA_MIN_WAKE : integer := 4;
     SHOW_REALIGN_COMMA : string := "TRUE";
     SIM_CPLLREFCLK_SEL : bit_vector := "001";
     SIM_RECEIVER_DETECT_PASS : string := "TRUE";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_TX_EIDLE_DRIVE_LEVEL : string := "X";
     SIM_VERSION : string := "4.0";
     TERM_RCAL_CFG : bit_vector := "10000";
     TERM_RCAL_OVRD : bit := '0';
     TRANS_TIME_RATE : bit_vector := X"0E";
     TST_RSV : bit_vector := X"00000000";
     TXBUF_EN : string := "TRUE";
     TXBUF_RESET_ON_RATE_CHANGE : string := "FALSE";
     TXDLY_CFG : bit_vector := X"001F";
     TXDLY_LCFG : bit_vector := X"030";
     TXDLY_TAP_CFG : bit_vector := X"0000";
     TXGEARBOX_EN : string := "FALSE";
     TXOUT_DIV : integer := 2;
     TXPCSRESET_TIME : bit_vector := "00001";
     TXPHDLY_CFG : bit_vector := X"084020";
     TXPH_CFG : bit_vector := X"0780";
     TXPH_MONITOR_SEL : bit_vector := "00000";
     TXPMARESET_TIME : bit_vector := "00001";
     TX_CLK25_DIV : integer := 7;
     TX_CLKMUX_PD : bit := '1';
     TX_DATA_WIDTH : integer := 20;
     TX_DEEMPH0 : bit_vector := "00000";
     TX_DEEMPH1 : bit_vector := "00000";
     TX_DRIVE_MODE : string := "DIRECT";
     TX_EIDLE_ASSERT_DELAY : bit_vector := "110";
     TX_EIDLE_DEASSERT_DELAY : bit_vector := "100";
     TX_INT_DATAWIDTH : integer := 0;
     TX_LOOPBACK_DRIVE_HIZ : string := "FALSE";
     TX_MAINCURSOR_SEL : bit := '0';
     TX_MARGIN_FULL_0 : bit_vector := "1001110";
     TX_MARGIN_FULL_1 : bit_vector := "1001001";
     TX_MARGIN_FULL_2 : bit_vector := "1000101";
     TX_MARGIN_FULL_3 : bit_vector := "1000010";
     TX_MARGIN_FULL_4 : bit_vector := "1000000";
     TX_MARGIN_LOW_0 : bit_vector := "1000110";
     TX_MARGIN_LOW_1 : bit_vector := "1000100";
     TX_MARGIN_LOW_2 : bit_vector := "1000010";
     TX_MARGIN_LOW_3 : bit_vector := "1000000";
     TX_MARGIN_LOW_4 : bit_vector := "1000000";
     TX_PREDRIVER_MODE : bit := '0';
     TX_QPI_STATUS_EN : bit := '0';
     TX_RXDETECT_CFG : bit_vector := X"1832";
     TX_RXDETECT_REF : bit_vector := "100";
     TX_XCLK_SEL : string := "TXUSR";
     UCODEER_CLR : bit := '0'
  );
  port (
     CPLLFBCLKLOST : out std_ulogic;
     CPLLLOCK : out std_ulogic;
     CPLLREFCLKLOST : out std_ulogic;
     DMONITOROUT : out std_logic_vector(7 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     EYESCANDATAERROR : out std_ulogic;
     GTREFCLKMONITOR : out std_ulogic;
     GTXTXN : out std_ulogic;
     GTXTXP : out std_ulogic;
     PCSRSVDOUT : out std_logic_vector(15 downto 0);
     PHYSTATUS : out std_ulogic;
     RXBUFSTATUS : out std_logic_vector(2 downto 0);
     RXBYTEISALIGNED : out std_ulogic;
     RXBYTEREALIGN : out std_ulogic;
     RXCDRLOCK : out std_ulogic;
     RXCHANBONDSEQ : out std_ulogic;
     RXCHANISALIGNED : out std_ulogic;
     RXCHANREALIGN : out std_ulogic;
     RXCHARISCOMMA : out std_logic_vector(7 downto 0);
     RXCHARISK : out std_logic_vector(7 downto 0);
     RXCHBONDO : out std_logic_vector(4 downto 0);
     RXCLKCORCNT : out std_logic_vector(1 downto 0);
     RXCOMINITDET : out std_ulogic;
     RXCOMMADET : out std_ulogic;
     RXCOMSASDET : out std_ulogic;
     RXCOMWAKEDET : out std_ulogic;
     RXDATA : out std_logic_vector(63 downto 0);
     RXDATAVALID : out std_ulogic;
     RXDISPERR : out std_logic_vector(7 downto 0);
     RXDLYSRESETDONE : out std_ulogic;
     RXELECIDLE : out std_ulogic;
     RXHEADER : out std_logic_vector(2 downto 0);
     RXHEADERVALID : out std_ulogic;
     RXMONITOROUT : out std_logic_vector(6 downto 0);
     RXNOTINTABLE : out std_logic_vector(7 downto 0);
     RXOUTCLK : out std_ulogic;
     RXOUTCLKFABRIC : out std_ulogic;
     RXOUTCLKPCS : out std_ulogic;
     RXPHALIGNDONE : out std_ulogic;
     RXPHMONITOR : out std_logic_vector(4 downto 0);
     RXPHSLIPMONITOR : out std_logic_vector(4 downto 0);
     RXPRBSERR : out std_ulogic;
     RXQPISENN : out std_ulogic;
     RXQPISENP : out std_ulogic;
     RXRATEDONE : out std_ulogic;
     RXRESETDONE : out std_ulogic;
     RXSTARTOFSEQ : out std_ulogic;
     RXSTATUS : out std_logic_vector(2 downto 0);
     RXVALID : out std_ulogic;
     TSTOUT : out std_logic_vector(9 downto 0);
     TXBUFSTATUS : out std_logic_vector(1 downto 0);
     TXCOMFINISH : out std_ulogic;
     TXDLYSRESETDONE : out std_ulogic;
     TXGEARBOXREADY : out std_ulogic;
     TXOUTCLK : out std_ulogic;
     TXOUTCLKFABRIC : out std_ulogic;
     TXOUTCLKPCS : out std_ulogic;
     TXPHALIGNDONE : out std_ulogic;
     TXPHINITDONE : out std_ulogic;
     TXQPISENN : out std_ulogic;
     TXQPISENP : out std_ulogic;
     TXRATEDONE : out std_ulogic;
     TXRESETDONE : out std_ulogic;
     CFGRESET : in std_ulogic;
     CLKRSVD : in std_logic_vector(3 downto 0);
     CPLLLOCKDETCLK : in std_ulogic;
     CPLLLOCKEN : in std_ulogic;
     CPLLPD : in std_ulogic;
     CPLLREFCLKSEL : in std_logic_vector(2 downto 0);
     CPLLRESET : in std_ulogic;
     DRPADDR : in std_logic_vector(8 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     EYESCANMODE : in std_ulogic;
     EYESCANRESET : in std_ulogic;
     EYESCANTRIGGER : in std_ulogic;
     GTGREFCLK : in std_ulogic;
     GTNORTHREFCLK0 : in std_ulogic;
     GTNORTHREFCLK1 : in std_ulogic;
     GTREFCLK0 : in std_ulogic;
     GTREFCLK1 : in std_ulogic;
     GTRESETSEL : in std_ulogic;
     GTRSVD : in std_logic_vector(15 downto 0);
     GTRXRESET : in std_ulogic;
     GTSOUTHREFCLK0 : in std_ulogic;
     GTSOUTHREFCLK1 : in std_ulogic;
     GTTXRESET : in std_ulogic;
     GTXRXN : in std_ulogic;
     GTXRXP : in std_ulogic;
     LOOPBACK : in std_logic_vector(2 downto 0);
     PCSRSVDIN : in std_logic_vector(15 downto 0);
     PCSRSVDIN2 : in std_logic_vector(4 downto 0);
     PMARSVDIN : in std_logic_vector(4 downto 0);
     PMARSVDIN2 : in std_logic_vector(4 downto 0);
     QPLLCLK : in std_ulogic;
     QPLLREFCLK : in std_ulogic;
     RESETOVRD : in std_ulogic;
     RX8B10BEN : in std_ulogic;
     RXBUFRESET : in std_ulogic;
     RXCDRFREQRESET : in std_ulogic;
     RXCDRHOLD : in std_ulogic;
     RXCDROVRDEN : in std_ulogic;
     RXCDRRESET : in std_ulogic;
     RXCDRRESETRSV : in std_ulogic;
     RXCHBONDEN : in std_ulogic;
     RXCHBONDI : in std_logic_vector(4 downto 0);
     RXCHBONDLEVEL : in std_logic_vector(2 downto 0);
     RXCHBONDMASTER : in std_ulogic;
     RXCHBONDSLAVE : in std_ulogic;
     RXCOMMADETEN : in std_ulogic;
     RXDDIEN : in std_ulogic;
     RXDFEAGCHOLD : in std_ulogic;
     RXDFEAGCOVRDEN : in std_ulogic;
     RXDFECM1EN : in std_ulogic;
     RXDFELFHOLD : in std_ulogic;
     RXDFELFOVRDEN : in std_ulogic;
     RXDFELPMRESET : in std_ulogic;
     RXDFETAP2HOLD : in std_ulogic;
     RXDFETAP2OVRDEN : in std_ulogic;
     RXDFETAP3HOLD : in std_ulogic;
     RXDFETAP3OVRDEN : in std_ulogic;
     RXDFETAP4HOLD : in std_ulogic;
     RXDFETAP4OVRDEN : in std_ulogic;
     RXDFETAP5HOLD : in std_ulogic;
     RXDFETAP5OVRDEN : in std_ulogic;
     RXDFEUTHOLD : in std_ulogic;
     RXDFEUTOVRDEN : in std_ulogic;
     RXDFEVPHOLD : in std_ulogic;
     RXDFEVPOVRDEN : in std_ulogic;
     RXDFEVSEN : in std_ulogic;
     RXDFEXYDEN : in std_ulogic;
     RXDFEXYDHOLD : in std_ulogic;
     RXDFEXYDOVRDEN : in std_ulogic;
     RXDLYBYPASS : in std_ulogic;
     RXDLYEN : in std_ulogic;
     RXDLYOVRDEN : in std_ulogic;
     RXDLYSRESET : in std_ulogic;
     RXELECIDLEMODE : in std_logic_vector(1 downto 0);
     RXGEARBOXSLIP : in std_ulogic;
     RXLPMEN : in std_ulogic;
     RXLPMHFHOLD : in std_ulogic;
     RXLPMHFOVRDEN : in std_ulogic;
     RXLPMLFHOLD : in std_ulogic;
     RXLPMLFKLOVRDEN : in std_ulogic;
     RXMCOMMAALIGNEN : in std_ulogic;
     RXMONITORSEL : in std_logic_vector(1 downto 0);
     RXOOBRESET : in std_ulogic;
     RXOSHOLD : in std_ulogic;
     RXOSOVRDEN : in std_ulogic;
     RXOUTCLKSEL : in std_logic_vector(2 downto 0);
     RXPCOMMAALIGNEN : in std_ulogic;
     RXPCSRESET : in std_ulogic;
     RXPD : in std_logic_vector(1 downto 0);
     RXPHALIGN : in std_ulogic;
     RXPHALIGNEN : in std_ulogic;
     RXPHDLYPD : in std_ulogic;
     RXPHDLYRESET : in std_ulogic;
     RXPHOVRDEN : in std_ulogic;
     RXPMARESET : in std_ulogic;
     RXPOLARITY : in std_ulogic;
     RXPRBSCNTRESET : in std_ulogic;
     RXPRBSSEL : in std_logic_vector(2 downto 0);
     RXQPIEN : in std_ulogic;
     RXRATE : in std_logic_vector(2 downto 0);
     RXSLIDE : in std_ulogic;
     RXSYSCLKSEL : in std_logic_vector(1 downto 0);
     RXUSERRDY : in std_ulogic;
     RXUSRCLK : in std_ulogic;
     RXUSRCLK2 : in std_ulogic;
     SETERRSTATUS : in std_ulogic;
     TSTIN : in std_logic_vector(19 downto 0);
     TX8B10BBYPASS : in std_logic_vector(7 downto 0);
     TX8B10BEN : in std_ulogic;
     TXBUFDIFFCTRL : in std_logic_vector(2 downto 0);
     TXCHARDISPMODE : in std_logic_vector(7 downto 0);
     TXCHARDISPVAL : in std_logic_vector(7 downto 0);
     TXCHARISK : in std_logic_vector(7 downto 0);
     TXCOMINIT : in std_ulogic;
     TXCOMSAS : in std_ulogic;
     TXCOMWAKE : in std_ulogic;
     TXDATA : in std_logic_vector(63 downto 0);
     TXDEEMPH : in std_ulogic;
     TXDETECTRX : in std_ulogic;
     TXDIFFCTRL : in std_logic_vector(3 downto 0);
     TXDIFFPD : in std_ulogic;
     TXDLYBYPASS : in std_ulogic;
     TXDLYEN : in std_ulogic;
     TXDLYHOLD : in std_ulogic;
     TXDLYOVRDEN : in std_ulogic;
     TXDLYSRESET : in std_ulogic;
     TXDLYUPDOWN : in std_ulogic;
     TXELECIDLE : in std_ulogic;
     TXHEADER : in std_logic_vector(2 downto 0);
     TXINHIBIT : in std_ulogic;
     TXMAINCURSOR : in std_logic_vector(6 downto 0);
     TXMARGIN : in std_logic_vector(2 downto 0);
     TXOUTCLKSEL : in std_logic_vector(2 downto 0);
     TXPCSRESET : in std_ulogic;
     TXPD : in std_logic_vector(1 downto 0);
     TXPDELECIDLEMODE : in std_ulogic;
     TXPHALIGN : in std_ulogic;
     TXPHALIGNEN : in std_ulogic;
     TXPHDLYPD : in std_ulogic;
     TXPHDLYRESET : in std_ulogic;
     TXPHDLYTSTCLK : in std_ulogic;
     TXPHINIT : in std_ulogic;
     TXPHOVRDEN : in std_ulogic;
     TXPISOPD : in std_ulogic;
     TXPMARESET : in std_ulogic;
     TXPOLARITY : in std_ulogic;
     TXPOSTCURSOR : in std_logic_vector(4 downto 0);
     TXPOSTCURSORINV : in std_ulogic;
     TXPRBSFORCEERR : in std_ulogic;
     TXPRBSSEL : in std_logic_vector(2 downto 0);
     TXPRECURSOR : in std_logic_vector(4 downto 0);
     TXPRECURSORINV : in std_ulogic;
     TXQPIBIASEN : in std_ulogic;
     TXQPISTRONGPDOWN : in std_ulogic;
     TXQPIWEAKPUP : in std_ulogic;
     TXRATE : in std_logic_vector(2 downto 0);
     TXSEQUENCE : in std_logic_vector(6 downto 0);
     TXSTARTSEQ : in std_ulogic;
     TXSWING : in std_ulogic;
     TXSYSCLKSEL : in std_logic_vector(1 downto 0);
     TXUSERRDY : in std_ulogic;
     TXUSRCLK : in std_ulogic;
     TXUSRCLK2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTXE2_CHANNEL : component is "PRIMITIVE";

----- component GTXE2_COMMON -----
component GTXE2_COMMON
  generic (
     BIAS_CFG : bit_vector := X"0000040000001000";
     COMMON_CFG : bit_vector := X"00000000";
     IS_DRPCLK_INVERTED : bit := '0';
     IS_GTGREFCLK_INVERTED : bit := '0';
     IS_QPLLLOCKDETCLK_INVERTED : bit := '0';
     QPLL_CFG : bit_vector := X"0680181";
     QPLL_CLKOUT_CFG : bit_vector := "0000";
     QPLL_COARSE_FREQ_OVRD : bit_vector := "010000";
     QPLL_COARSE_FREQ_OVRD_EN : bit := '0';
     QPLL_CP : bit_vector := "0000011111";
     QPLL_CP_MONITOR_EN : bit := '0';
     QPLL_DMONITOR_SEL : bit := '0';
     QPLL_FBDIV : bit_vector := "0000000000";
     QPLL_FBDIV_MONITOR_EN : bit := '0';
     QPLL_FBDIV_RATIO : bit := '0';
     QPLL_INIT_CFG : bit_vector := X"000006";
     QPLL_LOCK_CFG : bit_vector := X"21E8";
     QPLL_LPF : bit_vector := "1111";
     QPLL_REFCLK_DIV : integer := 2;
     SIM_QPLLREFCLK_SEL : bit_vector := "001";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_VERSION : string := "4.0"
  );
  port (
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     QPLLDMONITOR : out std_logic_vector(7 downto 0);
     QPLLFBCLKLOST : out std_ulogic;
     QPLLLOCK : out std_ulogic;
     QPLLOUTCLK : out std_ulogic;
     QPLLOUTREFCLK : out std_ulogic;
     QPLLREFCLKLOST : out std_ulogic;
     REFCLKOUTMONITOR : out std_ulogic;
     BGBYPASSB : in std_ulogic;
     BGMONITORENB : in std_ulogic;
     BGPDB : in std_ulogic;
     BGRCALOVRD : in std_logic_vector(4 downto 0);
     DRPADDR : in std_logic_vector(7 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     GTGREFCLK : in std_ulogic;
     GTNORTHREFCLK0 : in std_ulogic;
     GTNORTHREFCLK1 : in std_ulogic;
     GTREFCLK0 : in std_ulogic;
     GTREFCLK1 : in std_ulogic;
     GTSOUTHREFCLK0 : in std_ulogic;
     GTSOUTHREFCLK1 : in std_ulogic;
     PMARSVD : in std_logic_vector(7 downto 0);
     QPLLLOCKDETCLK : in std_ulogic;
     QPLLLOCKEN : in std_ulogic;
     QPLLOUTRESET : in std_ulogic;
     QPLLPD : in std_ulogic;
     QPLLREFCLKSEL : in std_logic_vector(2 downto 0);
     QPLLRESET : in std_ulogic;
     QPLLRSVD1 : in std_logic_vector(15 downto 0);
     QPLLRSVD2 : in std_logic_vector(4 downto 0);
     RCALENB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTXE2_COMMON : component is "PRIMITIVE";

----- component GTYE3_CHANNEL -----
component GTYE3_CHANNEL
  generic (
     ACJTAG_DEBUG_MODE : bit := '0';
     ACJTAG_MODE : bit := '0';
     ACJTAG_RESET : bit := '0';
     ADAPT_CFG0 : std_logic_vector(15 downto 0) := X"9200";
     ADAPT_CFG1 : std_logic_vector(15 downto 0) := X"801C";
     ADAPT_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     ALIGN_COMMA_DOUBLE : string := "FALSE";
     ALIGN_COMMA_ENABLE : std_logic_vector(9 downto 0) := "0001111111";
     ALIGN_COMMA_WORD : integer := 1;
     ALIGN_MCOMMA_DET : string := "TRUE";
     ALIGN_MCOMMA_VALUE : std_logic_vector(9 downto 0) := "1010000011";
     ALIGN_PCOMMA_DET : string := "TRUE";
     ALIGN_PCOMMA_VALUE : std_logic_vector(9 downto 0) := "0101111100";
     AUTO_BW_SEL_BYPASS : bit := '0';
     A_RXOSCALRESET : bit := '0';
     A_RXPROGDIVRESET : bit := '0';
     A_TXDIFFCTRL : std_logic_vector(4 downto 0) := "01100";
     A_TXPROGDIVRESET : bit := '0';
     CAPBYPASS_FORCE : bit := '0';
     CBCC_DATA_SOURCE_SEL : string := "DECODED";
     CDR_SWAP_MODE_EN : bit := '0';
     CHAN_BOND_KEEP_ALIGN : string := "FALSE";
     CHAN_BOND_MAX_SKEW : integer := 7;
     CHAN_BOND_SEQ_1_1 : std_logic_vector(9 downto 0) := "0101111100";
     CHAN_BOND_SEQ_1_2 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_3 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_4 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CHAN_BOND_SEQ_2_1 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_2 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_3 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_4 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CHAN_BOND_SEQ_2_USE : string := "FALSE";
     CHAN_BOND_SEQ_LEN : integer := 2;
     CH_HSPMUX : std_logic_vector(15 downto 0) := X"0000";
     CKCAL1_CFG_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL1_CFG_1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL1_CFG_2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL1_CFG_3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_1 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_4 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL_RSVD0 : std_logic_vector(15 downto 0) := X"4000";
     CKCAL_RSVD1 : std_logic_vector(15 downto 0) := X"0000";
     CLK_CORRECT_USE : string := "TRUE";
     CLK_COR_KEEP_IDLE : string := "FALSE";
     CLK_COR_MAX_LAT : integer := 20;
     CLK_COR_MIN_LAT : integer := 18;
     CLK_COR_PRECEDENCE : string := "TRUE";
     CLK_COR_REPEAT_WAIT : integer := 0;
     CLK_COR_SEQ_1_1 : std_logic_vector(9 downto 0) := "0100011100";
     CLK_COR_SEQ_1_2 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_3 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_4 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CLK_COR_SEQ_2_1 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_2 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_3 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_4 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CLK_COR_SEQ_2_USE : string := "FALSE";
     CLK_COR_SEQ_LEN : integer := 2;
     CPLL_CFG0 : std_logic_vector(15 downto 0) := X"20FA";
     CPLL_CFG1 : std_logic_vector(15 downto 0) := X"24AA";
     CPLL_CFG2 : std_logic_vector(15 downto 0) := X"F007";
     CPLL_CFG3 : std_logic_vector(5 downto 0) := "00" & X"0";
     CPLL_FBDIV : integer := 4;
     CPLL_FBDIV_45 : integer := 4;
     CPLL_INIT_CFG0 : std_logic_vector(15 downto 0) := X"001E";
     CPLL_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     CPLL_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     CPLL_REFCLK_DIV : integer := 1;
     CTLE3_OCAP_EXT_CTRL : std_logic_vector(2 downto 0) := "000";
     CTLE3_OCAP_EXT_EN : bit := '0';
     DDI_CTRL : std_logic_vector(1 downto 0) := "00";
     DDI_REALIGN_WAIT : integer := 15;
     DEC_MCOMMA_DETECT : string := "TRUE";
     DEC_PCOMMA_DETECT : string := "TRUE";
     DEC_VALID_COMMA_ONLY : string := "TRUE";
     DFE_D_X_REL_POS : bit := '0';
     DFE_VCM_COMP_EN : bit := '0';
     DMONITOR_CFG0 : std_logic_vector(9 downto 0) := "00" & X"00";
     DMONITOR_CFG1 : std_logic_vector(7 downto 0) := X"00";
     ES_CLK_PHASE_SEL : bit := '0';
     ES_CONTROL : std_logic_vector(5 downto 0) := "000000";
     ES_ERRDET_EN : string := "FALSE";
     ES_EYE_SCAN_EN : string := "FALSE";
     ES_HORZ_OFFSET : std_logic_vector(11 downto 0) := X"000";
     ES_PMA_CFG : std_logic_vector(9 downto 0) := "0000000000";
     ES_PRESCALE : std_logic_vector(4 downto 0) := "00000";
     ES_QUALIFIER0 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER1 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER2 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER3 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER4 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER5 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER6 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER7 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER8 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER9 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK0 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK1 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK2 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK3 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK4 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK5 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK6 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK7 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK8 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK9 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK0 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK1 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK2 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK3 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK4 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK5 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK6 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK7 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK8 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK9 : std_logic_vector(15 downto 0) := X"0000";
     EVODD_PHI_CFG : std_logic_vector(10 downto 0) := "00000000000";
     EYE_SCAN_SWAP_EN : bit := '0';
     FTS_DESKEW_SEQ_ENABLE : std_logic_vector(3 downto 0) := "1111";
     FTS_LANE_DESKEW_CFG : std_logic_vector(3 downto 0) := "1111";
     FTS_LANE_DESKEW_EN : string := "FALSE";
     GEARBOX_MODE : std_logic_vector(4 downto 0) := "00000";
     GM_BIAS_SELECT : bit := '0';
     ISCAN_CK_PH_SEL2 : bit := '0';
     LOCAL_MASTER : bit := '0';
     LOOP0_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP10_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP11_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP12_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP13_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP1_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP2_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP3_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP4_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP5_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP6_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP7_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP8_CFG : std_logic_vector(15 downto 0) := X"0000";
     LOOP9_CFG : std_logic_vector(15 downto 0) := X"0000";
     LPBK_BIAS_CTRL : std_logic_vector(2 downto 0) := "000";
     LPBK_EN_RCAL_B : bit := '0';
     LPBK_EXT_RCAL : std_logic_vector(3 downto 0) := "0000";
     LPBK_RG_CTRL : std_logic_vector(3 downto 0) := "0000";
     OOBDIVCTL : std_logic_vector(1 downto 0) := "00";
     OOB_PWRUP : bit := '0';
     PCI3_AUTO_REALIGN : string := "FRST_SMPL";
     PCI3_PIPE_RX_ELECIDLE : bit := '1';
     PCI3_RX_ASYNC_EBUF_BYPASS : std_logic_vector(1 downto 0) := "00";
     PCI3_RX_ELECIDLE_EI2_ENABLE : bit := '0';
     PCI3_RX_ELECIDLE_H2L_COUNT : std_logic_vector(5 downto 0) := "000000";
     PCI3_RX_ELECIDLE_H2L_DISABLE : std_logic_vector(2 downto 0) := "000";
     PCI3_RX_ELECIDLE_HI_COUNT : std_logic_vector(5 downto 0) := "000000";
     PCI3_RX_ELECIDLE_LP4_DISABLE : bit := '0';
     PCI3_RX_FIFO_DISABLE : bit := '0';
     PCIE_BUFG_DIV_CTRL : std_logic_vector(15 downto 0) := X"0000";
     PCIE_RXPCS_CFG_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     PCIE_RXPMA_CFG : std_logic_vector(15 downto 0) := X"0000";
     PCIE_TXPCS_CFG_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     PCIE_TXPMA_CFG : std_logic_vector(15 downto 0) := X"0000";
     PCS_PCIE_EN : string := "FALSE";
     PCS_RSVD0 : std_logic_vector(15 downto 0) := "0000000000000000";
     PCS_RSVD1 : std_logic_vector(2 downto 0) := "000";
     PD_TRANS_TIME_FROM_P2 : std_logic_vector(11 downto 0) := X"03C";
     PD_TRANS_TIME_NONE_P2 : std_logic_vector(7 downto 0) := X"19";
     PD_TRANS_TIME_TO_P2 : std_logic_vector(7 downto 0) := X"64";
     PLL_SEL_MODE_GEN12 : std_logic_vector(1 downto 0) := "00";
     PLL_SEL_MODE_GEN3 : std_logic_vector(1 downto 0) := "00";
     PMA_RSV0 : std_logic_vector(15 downto 0) := X"00E0";
     PMA_RSV1 : std_logic_vector(15 downto 0) := X"000A";
     PREIQ_FREQ_BST : integer := 0;
     PROCESS_PAR : std_logic_vector(2 downto 0) := "010";
     RATE_SW_USE_DRP : bit := '0';
     RESET_POWERSAVE_DISABLE : bit := '0';
     RXBUFRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXBUF_ADDR_MODE : string := "FULL";
     RXBUF_EIDLE_HI_CNT : std_logic_vector(3 downto 0) := "1000";
     RXBUF_EIDLE_LO_CNT : std_logic_vector(3 downto 0) := "0000";
     RXBUF_EN : string := "TRUE";
     RXBUF_RESET_ON_CB_CHANGE : string := "TRUE";
     RXBUF_RESET_ON_COMMAALIGN : string := "FALSE";
     RXBUF_RESET_ON_EIDLE : string := "FALSE";
     RXBUF_RESET_ON_RATE_CHANGE : string := "TRUE";
     RXBUF_THRESH_OVFLW : integer := 0;
     RXBUF_THRESH_OVRD : string := "FALSE";
     RXBUF_THRESH_UNDFLW : integer := 4;
     RXCDRFREQRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXCDRPHRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXCDR_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG0_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG1 : std_logic_vector(15 downto 0) := X"0300";
     RXCDR_CFG1_GEN3 : std_logic_vector(15 downto 0) := X"0300";
     RXCDR_CFG2 : std_logic_vector(15 downto 0) := X"0060";
     RXCDR_CFG2_GEN3 : std_logic_vector(15 downto 0) := X"0060";
     RXCDR_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG3_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG4 : std_logic_vector(15 downto 0) := X"0002";
     RXCDR_CFG4_GEN3 : std_logic_vector(15 downto 0) := X"0002";
     RXCDR_CFG5 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG5_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_FR_RESET_ON_EIDLE : bit := '0';
     RXCDR_HOLD_DURING_EIDLE : bit := '0';
     RXCDR_LOCK_CFG0 : std_logic_vector(15 downto 0) := X"0001";
     RXCDR_LOCK_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_LOCK_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_LOCK_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_PH_RESET_ON_EIDLE : bit := '0';
     RXCFOKDONE_SRC : std_logic_vector(1 downto 0) := "00";
     RXCFOK_CFG0 : std_logic_vector(15 downto 0) := X"3E00";
     RXCFOK_CFG1 : std_logic_vector(15 downto 0) := X"0042";
     RXCFOK_CFG2 : std_logic_vector(15 downto 0) := X"002D";
     RXDFELPMRESET_TIME : std_logic_vector(6 downto 0) := "0001111";
     RXDFELPM_KL_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFELPM_KL_CFG1 : std_logic_vector(15 downto 0) := X"0022";
     RXDFELPM_KL_CFG2 : std_logic_vector(15 downto 0) := X"0100";
     RXDFE_CFG0 : std_logic_vector(15 downto 0) := X"4C00";
     RXDFE_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_GC_CFG0 : std_logic_vector(15 downto 0) := X"1E00";
     RXDFE_GC_CFG1 : std_logic_vector(15 downto 0) := X"1900";
     RXDFE_GC_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H2_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H2_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H3_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H3_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H4_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H4_CFG1 : std_logic_vector(15 downto 0) := X"0003";
     RXDFE_H5_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H5_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H6_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H6_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H7_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H7_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H8_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H8_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H9_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H9_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HA_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HA_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HB_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HB_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HC_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HC_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HD_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HD_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HE_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HE_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HF_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HF_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_OS_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_OS_CFG1 : std_logic_vector(15 downto 0) := X"0200";
     RXDFE_PWR_SAVING : bit := '0';
     RXDFE_UT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_UT_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_VP_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_VP_CFG1 : std_logic_vector(15 downto 0) := X"0022";
     RXDLY_CFG : std_logic_vector(15 downto 0) := X"001F";
     RXDLY_LCFG : std_logic_vector(15 downto 0) := X"0030";
     RXELECIDLE_CFG : string := "SIGCFG_4";
     RXGBOX_FIFO_INIT_RD_ADDR : integer := 4;
     RXGEARBOX_EN : string := "FALSE";
     RXISCANRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXLPM_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_GC_CFG : std_logic_vector(15 downto 0) := X"0200";
     RXLPM_KH_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_KH_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXLPM_OS_CFG0 : std_logic_vector(15 downto 0) := X"0400";
     RXLPM_OS_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXOOB_CFG : std_logic_vector(8 downto 0) := "000000110";
     RXOOB_CLK_CFG : string := "PMA";
     RXOSCALRESET_TIME : std_logic_vector(4 downto 0) := "00011";
     RXOUT_DIV : integer := 4;
     RXPCSRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXPHBEACON_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXPHDLY_CFG : std_logic_vector(15 downto 0) := X"2020";
     RXPHSAMP_CFG : std_logic_vector(15 downto 0) := X"2100";
     RXPHSLIP_CFG : std_logic_vector(15 downto 0) := X"9933";
     RXPH_MONITOR_SEL : std_logic_vector(4 downto 0) := "00000";
     RXPI_AUTO_BW_SEL_BYPASS : bit := '0';
     RXPI_CFG : std_logic_vector(15 downto 0) := X"0100";
     RXPI_LPM : bit := '0';
     RXPI_RSV0 : std_logic_vector(15 downto 0) := X"0000";
     RXPI_SEL_LC : std_logic_vector(1 downto 0) := "00";
     RXPI_STARTCODE : std_logic_vector(1 downto 0) := "00";
     RXPI_VREFSEL : bit := '0';
     RXPMACLK_SEL : string := "DATA";
     RXPMARESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXPRBS_ERR_LOOPBACK : bit := '0';
     RXPRBS_LINKACQ_CNT : integer := 15;
     RXSLIDE_AUTO_WAIT : integer := 7;
     RXSLIDE_MODE : string := "OFF";
     RXSYNC_MULTILANE : bit := '0';
     RXSYNC_OVRD : bit := '0';
     RXSYNC_SKIP_DA : bit := '0';
     RX_AFE_CM_EN : bit := '0';
     RX_BIAS_CFG0 : std_logic_vector(15 downto 0) := X"1534";
     RX_BUFFER_CFG : std_logic_vector(5 downto 0) := "000000";
     RX_CAPFF_SARC_ENB : bit := '0';
     RX_CLK25_DIV : integer := 8;
     RX_CLKMUX_EN : bit := '1';
     RX_CLK_SLIP_OVRD : std_logic_vector(4 downto 0) := "00000";
     RX_CM_BUF_CFG : std_logic_vector(3 downto 0) := "1010";
     RX_CM_BUF_PD : bit := '0';
     RX_CM_SEL : integer := 3;
     RX_CM_TRIM : integer := 10;
     RX_CTLE1_KHKL : bit := '0';
     RX_CTLE2_KHKL : bit := '0';
     RX_CTLE3_AGC : bit := '0';
     RX_DATA_WIDTH : integer := 20;
     RX_DDI_SEL : std_logic_vector(5 downto 0) := "000000";
     RX_DEFER_RESET_BUF_EN : string := "TRUE";
     RX_DEGEN_CTRL : std_logic_vector(2 downto 0) := "011";
     RX_DFELPM_CFG0 : integer := 0;
     RX_DFELPM_CFG1 : bit := '1';
     RX_DFELPM_KLKH_AGC_STUP_EN : bit := '1';
     RX_DFE_AGC_CFG0 : std_logic_vector(1 downto 0) := "00";
     RX_DFE_AGC_CFG1 : integer := 2;
     RX_DFE_KL_LPM_KH_CFG0 : integer := 1;
     RX_DFE_KL_LPM_KH_CFG1 : integer := 2;
     RX_DFE_KL_LPM_KL_CFG0 : std_logic_vector(1 downto 0) := "01";
     RX_DFE_KL_LPM_KL_CFG1 : std_logic_vector(2 downto 0) := "010";
     RX_DFE_LPM_HOLD_DURING_EIDLE : bit := '0';
     RX_DISPERR_SEQ_MATCH : string := "TRUE";
     RX_DIV2_MODE_B : bit := '0';
     RX_DIVRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RX_EN_CTLE_RCAL_B : bit := '0';
     RX_EN_HI_LR : bit := '0';
     RX_EXT_RL_CTRL : std_logic_vector(8 downto 0) := "000000000";
     RX_EYESCAN_VS_CODE : std_logic_vector(6 downto 0) := "0000000";
     RX_EYESCAN_VS_NEG_DIR : bit := '0';
     RX_EYESCAN_VS_RANGE : std_logic_vector(1 downto 0) := "00";
     RX_EYESCAN_VS_UT_SIGN : bit := '0';
     RX_FABINT_USRCLK_FLOP : bit := '0';
     RX_INT_DATAWIDTH : integer := 1;
     RX_PMA_POWER_SAVE : bit := '0';
     RX_PROGDIV_CFG : real := 0.0;
     RX_PROGDIV_RATE : std_logic_vector(15 downto 0) := X"0001";
     RX_RESLOAD_CTRL : std_logic_vector(3 downto 0) := "0000";
     RX_RESLOAD_OVRD : bit := '0';
     RX_SAMPLE_PERIOD : std_logic_vector(2 downto 0) := "101";
     RX_SIG_VALID_DLY : integer := 11;
     RX_SUM_DFETAPREP_EN : bit := '0';
     RX_SUM_IREF_TUNE : std_logic_vector(3 downto 0) := "0000";
     RX_SUM_VCMTUNE : std_logic_vector(3 downto 0) := "1000";
     RX_SUM_VCM_OVWR : bit := '0';
     RX_SUM_VREF_TUNE : std_logic_vector(2 downto 0) := "100";
     RX_TUNE_AFE_OS : std_logic_vector(1 downto 0) := "00";
     RX_VREG_CTRL : std_logic_vector(2 downto 0) := "101";
     RX_VREG_PDB : bit := '1';
     RX_WIDEMODE_CDR : std_logic_vector(1 downto 0) := "01";
     RX_XCLK_SEL : string := "RXDES";
     RX_XMODE_SEL : bit := '0';
     SAS_MAX_COM : integer := 64;
     SAS_MIN_COM : integer := 36;
     SATA_BURST_SEQ_LEN : std_logic_vector(3 downto 0) := "1111";
     SATA_BURST_VAL : std_logic_vector(2 downto 0) := "100";
     SATA_CPLL_CFG : string := "VCO_3000MHZ";
     SATA_EIDLE_VAL : std_logic_vector(2 downto 0) := "100";
     SATA_MAX_BURST : integer := 8;
     SATA_MAX_INIT : integer := 21;
     SATA_MAX_WAKE : integer := 7;
     SATA_MIN_BURST : integer := 4;
     SATA_MIN_INIT : integer := 12;
     SATA_MIN_WAKE : integer := 4;
     SHOW_REALIGN_COMMA : string := "TRUE";
     SIM_MODE : string := "FAST";
     SIM_RECEIVER_DETECT_PASS : string := "TRUE";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_TX_EIDLE_DRIVE_LEVEL : bit := '0';
     SIM_VERSION : integer := 2;
     TAPDLY_SET_TX : std_logic_vector(1 downto 0) := "00";
     TEMPERATURE_PAR : std_logic_vector(3 downto 0) := "0010";
     TERM_RCAL_CFG : std_logic_vector(14 downto 0) := "100001000010000";
     TERM_RCAL_OVRD : std_logic_vector(2 downto 0) := "000";
     TRANS_TIME_RATE : std_logic_vector(7 downto 0) := X"0E";
     TST_RSV0 : std_logic_vector(7 downto 0) := X"00";
     TST_RSV1 : std_logic_vector(7 downto 0) := X"00";
     TXBUF_EN : string := "TRUE";
     TXBUF_RESET_ON_RATE_CHANGE : string := "FALSE";
     TXDLY_CFG : std_logic_vector(15 downto 0) := X"001F";
     TXDLY_LCFG : std_logic_vector(15 downto 0) := X"0030";
     TXFIFO_ADDR_CFG : string := "LOW";
     TXGBOX_FIFO_INIT_RD_ADDR : integer := 4;
     TXGEARBOX_EN : string := "FALSE";
     TXOUT_DIV : integer := 4;
     TXPCSRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TXPHDLY_CFG0 : std_logic_vector(15 downto 0) := X"2020";
     TXPHDLY_CFG1 : std_logic_vector(15 downto 0) := X"0001";
     TXPH_CFG : std_logic_vector(15 downto 0) := X"0123";
     TXPH_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     TXPH_MONITOR_SEL : std_logic_vector(4 downto 0) := "00000";
     TXPI_CFG0 : std_logic_vector(1 downto 0) := "00";
     TXPI_CFG1 : std_logic_vector(1 downto 0) := "00";
     TXPI_CFG2 : std_logic_vector(1 downto 0) := "00";
     TXPI_CFG3 : bit := '0';
     TXPI_CFG4 : bit := '1';
     TXPI_CFG5 : std_logic_vector(2 downto 0) := "000";
     TXPI_GRAY_SEL : bit := '0';
     TXPI_INVSTROBE_SEL : bit := '0';
     TXPI_LPM : bit := '0';
     TXPI_PPMCLK_SEL : string := "TXUSRCLK2";
     TXPI_PPM_CFG : std_logic_vector(7 downto 0) := "00000000";
     TXPI_RSV0 : std_logic_vector(15 downto 0) := X"0000";
     TXPI_SYNFREQ_PPM : std_logic_vector(2 downto 0) := "000";
     TXPI_VREFSEL : bit := '0';
     TXPMARESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TXSYNC_MULTILANE : bit := '0';
     TXSYNC_OVRD : bit := '0';
     TXSYNC_SKIP_DA : bit := '0';
     TX_CLK25_DIV : integer := 8;
     TX_CLKMUX_EN : bit := '1';
     TX_CLKREG_PDB : bit := '0';
     TX_CLKREG_SET : std_logic_vector(2 downto 0) := "000";
     TX_DATA_WIDTH : integer := 20;
     TX_DCD_CFG : std_logic_vector(5 downto 0) := "000010";
     TX_DCD_EN : bit := '0';
     TX_DEEMPH0 : std_logic_vector(5 downto 0) := "000000";
     TX_DEEMPH1 : std_logic_vector(5 downto 0) := "000000";
     TX_DIVRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TX_DRIVE_MODE : string := "DIRECT";
     TX_DRVMUX_CTRL : integer := 2;
     TX_EIDLE_ASSERT_DELAY : std_logic_vector(2 downto 0) := "110";
     TX_EIDLE_DEASSERT_DELAY : std_logic_vector(2 downto 0) := "100";
     TX_EML_PHI_TUNE : bit := '0';
     TX_FABINT_USRCLK_FLOP : bit := '0';
     TX_FIFO_BYP_EN : bit := '0';
     TX_IDLE_DATA_ZERO : bit := '0';
     TX_INT_DATAWIDTH : integer := 1;
     TX_LOOPBACK_DRIVE_HIZ : string := "FALSE";
     TX_MAINCURSOR_SEL : bit := '0';
     TX_MARGIN_FULL_0 : std_logic_vector(6 downto 0) := "1001110";
     TX_MARGIN_FULL_1 : std_logic_vector(6 downto 0) := "1001001";
     TX_MARGIN_FULL_2 : std_logic_vector(6 downto 0) := "1000101";
     TX_MARGIN_FULL_3 : std_logic_vector(6 downto 0) := "1000010";
     TX_MARGIN_FULL_4 : std_logic_vector(6 downto 0) := "1000000";
     TX_MARGIN_LOW_0 : std_logic_vector(6 downto 0) := "1000110";
     TX_MARGIN_LOW_1 : std_logic_vector(6 downto 0) := "1000100";
     TX_MARGIN_LOW_2 : std_logic_vector(6 downto 0) := "1000010";
     TX_MARGIN_LOW_3 : std_logic_vector(6 downto 0) := "1000000";
     TX_MARGIN_LOW_4 : std_logic_vector(6 downto 0) := "1000000";
     TX_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     TX_PHICAL_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     TX_PHICAL_CFG1 : std_logic_vector(15 downto 0) := X"7E00";
     TX_PHICAL_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     TX_PI_BIASSET : integer := 0;
     TX_PI_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     TX_PI_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     TX_PI_DIV2_MODE_B : bit := '0';
     TX_PI_SEL_QPLL0 : bit := '0';
     TX_PI_SEL_QPLL1 : bit := '0';
     TX_PMADATA_OPT : bit := '0';
     TX_PMA_POWER_SAVE : bit := '0';
     TX_PREDRV_CTRL : integer := 2;
     TX_PROGCLK_SEL : string := "POSTPI";
     TX_PROGDIV_CFG : real := 0.0;
     TX_PROGDIV_RATE : std_logic_vector(15 downto 0) := X"0001";
     TX_RXDETECT_CFG : std_logic_vector(13 downto 0) := "00" & X"032";
     TX_RXDETECT_REF : integer := 3;
     TX_SAMPLE_PERIOD : std_logic_vector(2 downto 0) := "101";
     TX_SARC_LPBK_ENB : bit := '0';
     TX_XCLK_SEL : string := "TXOUT";
     USE_PCS_CLK_PHASE_SEL : bit := '0'
  );
  port (
     BUFGTCE : out std_logic_vector(2 downto 0);
     BUFGTCEMASK : out std_logic_vector(2 downto 0);
     BUFGTDIV : out std_logic_vector(8 downto 0);
     BUFGTRESET : out std_logic_vector(2 downto 0);
     BUFGTRSTMASK : out std_logic_vector(2 downto 0);
     CPLLFBCLKLOST : out std_ulogic;
     CPLLLOCK : out std_ulogic;
     CPLLREFCLKLOST : out std_ulogic;
     DMONITOROUT : out std_logic_vector(16 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     EYESCANDATAERROR : out std_ulogic;
     GTPOWERGOOD : out std_ulogic;
     GTREFCLKMONITOR : out std_ulogic;
     GTYTXN : out std_ulogic;
     GTYTXP : out std_ulogic;
     PCIERATEGEN3 : out std_ulogic;
     PCIERATEIDLE : out std_ulogic;
     PCIERATEQPLLPD : out std_logic_vector(1 downto 0);
     PCIERATEQPLLRESET : out std_logic_vector(1 downto 0);
     PCIESYNCTXSYNCDONE : out std_ulogic;
     PCIEUSERGEN3RDY : out std_ulogic;
     PCIEUSERPHYSTATUSRST : out std_ulogic;
     PCIEUSERRATESTART : out std_ulogic;
     PCSRSVDOUT : out std_logic_vector(15 downto 0);
     PHYSTATUS : out std_ulogic;
     PINRSRVDAS : out std_logic_vector(7 downto 0);
     RESETEXCEPTION : out std_ulogic;
     RXBUFSTATUS : out std_logic_vector(2 downto 0);
     RXBYTEISALIGNED : out std_ulogic;
     RXBYTEREALIGN : out std_ulogic;
     RXCDRLOCK : out std_ulogic;
     RXCDRPHDONE : out std_ulogic;
     RXCHANBONDSEQ : out std_ulogic;
     RXCHANISALIGNED : out std_ulogic;
     RXCHANREALIGN : out std_ulogic;
     RXCHBONDO : out std_logic_vector(4 downto 0);
     RXCKCALDONE : out std_ulogic;
     RXCLKCORCNT : out std_logic_vector(1 downto 0);
     RXCOMINITDET : out std_ulogic;
     RXCOMMADET : out std_ulogic;
     RXCOMSASDET : out std_ulogic;
     RXCOMWAKEDET : out std_ulogic;
     RXCTRL0 : out std_logic_vector(15 downto 0);
     RXCTRL1 : out std_logic_vector(15 downto 0);
     RXCTRL2 : out std_logic_vector(7 downto 0);
     RXCTRL3 : out std_logic_vector(7 downto 0);
     RXDATA : out std_logic_vector(127 downto 0);
     RXDATAEXTENDRSVD : out std_logic_vector(7 downto 0);
     RXDATAVALID : out std_logic_vector(1 downto 0);
     RXDLYSRESETDONE : out std_ulogic;
     RXELECIDLE : out std_ulogic;
     RXHEADER : out std_logic_vector(5 downto 0);
     RXHEADERVALID : out std_logic_vector(1 downto 0);
     RXMONITOROUT : out std_logic_vector(6 downto 0);
     RXOSINTDONE : out std_ulogic;
     RXOSINTSTARTED : out std_ulogic;
     RXOSINTSTROBEDONE : out std_ulogic;
     RXOSINTSTROBESTARTED : out std_ulogic;
     RXOUTCLK : out std_ulogic;
     RXOUTCLKFABRIC : out std_ulogic;
     RXOUTCLKPCS : out std_ulogic;
     RXPHALIGNDONE : out std_ulogic;
     RXPHALIGNERR : out std_ulogic;
     RXPMARESETDONE : out std_ulogic;
     RXPRBSERR : out std_ulogic;
     RXPRBSLOCKED : out std_ulogic;
     RXPRGDIVRESETDONE : out std_ulogic;
     RXRATEDONE : out std_ulogic;
     RXRECCLKOUT : out std_ulogic;
     RXRESETDONE : out std_ulogic;
     RXSLIDERDY : out std_ulogic;
     RXSLIPDONE : out std_ulogic;
     RXSLIPOUTCLKRDY : out std_ulogic;
     RXSLIPPMARDY : out std_ulogic;
     RXSTARTOFSEQ : out std_logic_vector(1 downto 0);
     RXSTATUS : out std_logic_vector(2 downto 0);
     RXSYNCDONE : out std_ulogic;
     RXSYNCOUT : out std_ulogic;
     RXVALID : out std_ulogic;
     TXBUFSTATUS : out std_logic_vector(1 downto 0);
     TXCOMFINISH : out std_ulogic;
     TXDCCDONE : out std_ulogic;
     TXDLYSRESETDONE : out std_ulogic;
     TXOUTCLK : out std_ulogic;
     TXOUTCLKFABRIC : out std_ulogic;
     TXOUTCLKPCS : out std_ulogic;
     TXPHALIGNDONE : out std_ulogic;
     TXPHINITDONE : out std_ulogic;
     TXPMARESETDONE : out std_ulogic;
     TXPRGDIVRESETDONE : out std_ulogic;
     TXRATEDONE : out std_ulogic;
     TXRESETDONE : out std_ulogic;
     TXSYNCDONE : out std_ulogic;
     TXSYNCOUT : out std_ulogic;
     CDRSTEPDIR : in std_ulogic;
     CDRSTEPSQ : in std_ulogic;
     CDRSTEPSX : in std_ulogic;
     CFGRESET : in std_ulogic;
     CLKRSVD0 : in std_ulogic;
     CLKRSVD1 : in std_ulogic;
     CPLLLOCKDETCLK : in std_ulogic;
     CPLLLOCKEN : in std_ulogic;
     CPLLPD : in std_ulogic;
     CPLLREFCLKSEL : in std_logic_vector(2 downto 0);
     CPLLRESET : in std_ulogic;
     DMONFIFORESET : in std_ulogic;
     DMONITORCLK : in std_ulogic;
     DRPADDR : in std_logic_vector(9 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     ELPCALDVORWREN : in std_ulogic;
     ELPCALPAORWREN : in std_ulogic;
     EVODDPHICALDONE : in std_ulogic;
     EVODDPHICALSTART : in std_ulogic;
     EVODDPHIDRDEN : in std_ulogic;
     EVODDPHIDWREN : in std_ulogic;
     EVODDPHIXRDEN : in std_ulogic;
     EVODDPHIXWREN : in std_ulogic;
     EYESCANMODE : in std_ulogic;
     EYESCANRESET : in std_ulogic;
     EYESCANTRIGGER : in std_ulogic;
     GTGREFCLK : in std_ulogic;
     GTNORTHREFCLK0 : in std_ulogic;
     GTNORTHREFCLK1 : in std_ulogic;
     GTREFCLK0 : in std_ulogic;
     GTREFCLK1 : in std_ulogic;
     GTRESETSEL : in std_ulogic;
     GTRSVD : in std_logic_vector(15 downto 0);
     GTRXRESET : in std_ulogic;
     GTSOUTHREFCLK0 : in std_ulogic;
     GTSOUTHREFCLK1 : in std_ulogic;
     GTTXRESET : in std_ulogic;
     GTYRXN : in std_ulogic;
     GTYRXP : in std_ulogic;
     LOOPBACK : in std_logic_vector(2 downto 0);
     LOOPRSVD : in std_logic_vector(15 downto 0);
     LPBKRXTXSEREN : in std_ulogic;
     LPBKTXRXSEREN : in std_ulogic;
     PCIEEQRXEQADAPTDONE : in std_ulogic;
     PCIERSTIDLE : in std_ulogic;
     PCIERSTTXSYNCSTART : in std_ulogic;
     PCIEUSERRATEDONE : in std_ulogic;
     PCSRSVDIN : in std_logic_vector(15 downto 0);
     PCSRSVDIN2 : in std_logic_vector(4 downto 0);
     PMARSVDIN : in std_logic_vector(4 downto 0);
     QPLL0CLK : in std_ulogic;
     QPLL0REFCLK : in std_ulogic;
     QPLL1CLK : in std_ulogic;
     QPLL1REFCLK : in std_ulogic;
     RESETOVRD : in std_ulogic;
     RSTCLKENTX : in std_ulogic;
     RX8B10BEN : in std_ulogic;
     RXBUFRESET : in std_ulogic;
     RXCDRFREQRESET : in std_ulogic;
     RXCDRHOLD : in std_ulogic;
     RXCDROVRDEN : in std_ulogic;
     RXCDRRESET : in std_ulogic;
     RXCDRRESETRSV : in std_ulogic;
     RXCHBONDEN : in std_ulogic;
     RXCHBONDI : in std_logic_vector(4 downto 0);
     RXCHBONDLEVEL : in std_logic_vector(2 downto 0);
     RXCHBONDMASTER : in std_ulogic;
     RXCHBONDSLAVE : in std_ulogic;
     RXCKCALRESET : in std_ulogic;
     RXCOMMADETEN : in std_ulogic;
     RXDCCFORCESTART : in std_ulogic;
     RXDFEAGCHOLD : in std_ulogic;
     RXDFEAGCOVRDEN : in std_ulogic;
     RXDFELFHOLD : in std_ulogic;
     RXDFELFOVRDEN : in std_ulogic;
     RXDFELPMRESET : in std_ulogic;
     RXDFETAP10HOLD : in std_ulogic;
     RXDFETAP10OVRDEN : in std_ulogic;
     RXDFETAP11HOLD : in std_ulogic;
     RXDFETAP11OVRDEN : in std_ulogic;
     RXDFETAP12HOLD : in std_ulogic;
     RXDFETAP12OVRDEN : in std_ulogic;
     RXDFETAP13HOLD : in std_ulogic;
     RXDFETAP13OVRDEN : in std_ulogic;
     RXDFETAP14HOLD : in std_ulogic;
     RXDFETAP14OVRDEN : in std_ulogic;
     RXDFETAP15HOLD : in std_ulogic;
     RXDFETAP15OVRDEN : in std_ulogic;
     RXDFETAP2HOLD : in std_ulogic;
     RXDFETAP2OVRDEN : in std_ulogic;
     RXDFETAP3HOLD : in std_ulogic;
     RXDFETAP3OVRDEN : in std_ulogic;
     RXDFETAP4HOLD : in std_ulogic;
     RXDFETAP4OVRDEN : in std_ulogic;
     RXDFETAP5HOLD : in std_ulogic;
     RXDFETAP5OVRDEN : in std_ulogic;
     RXDFETAP6HOLD : in std_ulogic;
     RXDFETAP6OVRDEN : in std_ulogic;
     RXDFETAP7HOLD : in std_ulogic;
     RXDFETAP7OVRDEN : in std_ulogic;
     RXDFETAP8HOLD : in std_ulogic;
     RXDFETAP8OVRDEN : in std_ulogic;
     RXDFETAP9HOLD : in std_ulogic;
     RXDFETAP9OVRDEN : in std_ulogic;
     RXDFEUTHOLD : in std_ulogic;
     RXDFEUTOVRDEN : in std_ulogic;
     RXDFEVPHOLD : in std_ulogic;
     RXDFEVPOVRDEN : in std_ulogic;
     RXDFEVSEN : in std_ulogic;
     RXDFEXYDEN : in std_ulogic;
     RXDLYBYPASS : in std_ulogic;
     RXDLYEN : in std_ulogic;
     RXDLYOVRDEN : in std_ulogic;
     RXDLYSRESET : in std_ulogic;
     RXELECIDLEMODE : in std_logic_vector(1 downto 0);
     RXGEARBOXSLIP : in std_ulogic;
     RXLATCLK : in std_ulogic;
     RXLPMEN : in std_ulogic;
     RXLPMGCHOLD : in std_ulogic;
     RXLPMGCOVRDEN : in std_ulogic;
     RXLPMHFHOLD : in std_ulogic;
     RXLPMHFOVRDEN : in std_ulogic;
     RXLPMLFHOLD : in std_ulogic;
     RXLPMLFKLOVRDEN : in std_ulogic;
     RXLPMOSHOLD : in std_ulogic;
     RXLPMOSOVRDEN : in std_ulogic;
     RXMCOMMAALIGNEN : in std_ulogic;
     RXMONITORSEL : in std_logic_vector(1 downto 0);
     RXOOBRESET : in std_ulogic;
     RXOSCALRESET : in std_ulogic;
     RXOSHOLD : in std_ulogic;
     RXOSINTCFG : in std_logic_vector(3 downto 0);
     RXOSINTEN : in std_ulogic;
     RXOSINTHOLD : in std_ulogic;
     RXOSINTOVRDEN : in std_ulogic;
     RXOSINTSTROBE : in std_ulogic;
     RXOSINTTESTOVRDEN : in std_ulogic;
     RXOSOVRDEN : in std_ulogic;
     RXOUTCLKSEL : in std_logic_vector(2 downto 0);
     RXPCOMMAALIGNEN : in std_ulogic;
     RXPCSRESET : in std_ulogic;
     RXPD : in std_logic_vector(1 downto 0);
     RXPHALIGN : in std_ulogic;
     RXPHALIGNEN : in std_ulogic;
     RXPHDLYPD : in std_ulogic;
     RXPHDLYRESET : in std_ulogic;
     RXPHOVRDEN : in std_ulogic;
     RXPLLCLKSEL : in std_logic_vector(1 downto 0);
     RXPMARESET : in std_ulogic;
     RXPOLARITY : in std_ulogic;
     RXPRBSCNTRESET : in std_ulogic;
     RXPRBSSEL : in std_logic_vector(3 downto 0);
     RXPROGDIVRESET : in std_ulogic;
     RXRATE : in std_logic_vector(2 downto 0);
     RXRATEMODE : in std_ulogic;
     RXSLIDE : in std_ulogic;
     RXSLIPOUTCLK : in std_ulogic;
     RXSLIPPMA : in std_ulogic;
     RXSYNCALLIN : in std_ulogic;
     RXSYNCIN : in std_ulogic;
     RXSYNCMODE : in std_ulogic;
     RXSYSCLKSEL : in std_logic_vector(1 downto 0);
     RXUSERRDY : in std_ulogic;
     RXUSRCLK : in std_ulogic;
     RXUSRCLK2 : in std_ulogic;
     SIGVALIDCLK : in std_ulogic;
     TSTIN : in std_logic_vector(19 downto 0);
     TX8B10BBYPASS : in std_logic_vector(7 downto 0);
     TX8B10BEN : in std_ulogic;
     TXBUFDIFFCTRL : in std_logic_vector(2 downto 0);
     TXCOMINIT : in std_ulogic;
     TXCOMSAS : in std_ulogic;
     TXCOMWAKE : in std_ulogic;
     TXCTRL0 : in std_logic_vector(15 downto 0);
     TXCTRL1 : in std_logic_vector(15 downto 0);
     TXCTRL2 : in std_logic_vector(7 downto 0);
     TXDATA : in std_logic_vector(127 downto 0);
     TXDATAEXTENDRSVD : in std_logic_vector(7 downto 0);
     TXDCCFORCESTART : in std_ulogic;
     TXDCCRESET : in std_ulogic;
     TXDEEMPH : in std_ulogic;
     TXDETECTRX : in std_ulogic;
     TXDIFFCTRL : in std_logic_vector(4 downto 0);
     TXDIFFPD : in std_ulogic;
     TXDLYBYPASS : in std_ulogic;
     TXDLYEN : in std_ulogic;
     TXDLYHOLD : in std_ulogic;
     TXDLYOVRDEN : in std_ulogic;
     TXDLYSRESET : in std_ulogic;
     TXDLYUPDOWN : in std_ulogic;
     TXELECIDLE : in std_ulogic;
     TXELFORCESTART : in std_ulogic;
     TXHEADER : in std_logic_vector(5 downto 0);
     TXINHIBIT : in std_ulogic;
     TXLATCLK : in std_ulogic;
     TXMAINCURSOR : in std_logic_vector(6 downto 0);
     TXMARGIN : in std_logic_vector(2 downto 0);
     TXOUTCLKSEL : in std_logic_vector(2 downto 0);
     TXPCSRESET : in std_ulogic;
     TXPD : in std_logic_vector(1 downto 0);
     TXPDELECIDLEMODE : in std_ulogic;
     TXPHALIGN : in std_ulogic;
     TXPHALIGNEN : in std_ulogic;
     TXPHDLYPD : in std_ulogic;
     TXPHDLYRESET : in std_ulogic;
     TXPHDLYTSTCLK : in std_ulogic;
     TXPHINIT : in std_ulogic;
     TXPHOVRDEN : in std_ulogic;
     TXPIPPMEN : in std_ulogic;
     TXPIPPMOVRDEN : in std_ulogic;
     TXPIPPMPD : in std_ulogic;
     TXPIPPMSEL : in std_ulogic;
     TXPIPPMSTEPSIZE : in std_logic_vector(4 downto 0);
     TXPISOPD : in std_ulogic;
     TXPLLCLKSEL : in std_logic_vector(1 downto 0);
     TXPMARESET : in std_ulogic;
     TXPOLARITY : in std_ulogic;
     TXPOSTCURSOR : in std_logic_vector(4 downto 0);
     TXPRBSFORCEERR : in std_ulogic;
     TXPRBSSEL : in std_logic_vector(3 downto 0);
     TXPRECURSOR : in std_logic_vector(4 downto 0);
     TXPROGDIVRESET : in std_ulogic;
     TXRATE : in std_logic_vector(2 downto 0);
     TXRATEMODE : in std_ulogic;
     TXSEQUENCE : in std_logic_vector(6 downto 0);
     TXSWING : in std_ulogic;
     TXSYNCALLIN : in std_ulogic;
     TXSYNCIN : in std_ulogic;
     TXSYNCMODE : in std_ulogic;
     TXSYSCLKSEL : in std_logic_vector(1 downto 0);
     TXUSERRDY : in std_ulogic;
     TXUSRCLK : in std_ulogic;
     TXUSRCLK2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTYE3_CHANNEL : component is "PRIMITIVE";

----- component GTYE3_COMMON -----
component GTYE3_COMMON
  generic (
     A_SDM1DATA1_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     A_SDM1DATA1_1 : std_logic_vector(8 downto 0) := "000000000";
     BIAS_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG4 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG_RSVD : std_logic_vector(9 downto 0) := "0000000000";
     COMMON_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     COMMON_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     POR_CFG : std_logic_vector(15 downto 0) := X"0004";
     PPF0_CFG : std_logic_vector(15 downto 0) := X"0FFF";
     PPF1_CFG : std_logic_vector(15 downto 0) := X"0FFF";
     QPLL0CLKOUT_RATE : string := "FULL";
     QPLL0_CFG0 : std_logic_vector(15 downto 0) := X"301C";
     QPLL0_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_CFG1_G3 : std_logic_vector(15 downto 0) := X"0020";
     QPLL0_CFG2 : std_logic_vector(15 downto 0) := X"0780";
     QPLL0_CFG2_G3 : std_logic_vector(15 downto 0) := X"0780";
     QPLL0_CFG3 : std_logic_vector(15 downto 0) := X"0120";
     QPLL0_CFG4 : std_logic_vector(15 downto 0) := X"0021";
     QPLL0_CP : std_logic_vector(9 downto 0) := "0000011111";
     QPLL0_CP_G3 : std_logic_vector(9 downto 0) := "0000011111";
     QPLL0_FBDIV : integer := 66;
     QPLL0_FBDIV_G3 : integer := 80;
     QPLL0_INIT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     QPLL0_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     QPLL0_LOCK_CFG_G3 : std_logic_vector(15 downto 0) := X"21E8";
     QPLL0_LPF : std_logic_vector(9 downto 0) := "1011111111";
     QPLL0_LPF_G3 : std_logic_vector(9 downto 0) := "1111111111";
     QPLL0_REFCLK_DIV : integer := 2;
     QPLL0_SDM_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_SDM_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_SDM_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1CLKOUT_RATE : string := "FULL";
     QPLL1_CFG0 : std_logic_vector(15 downto 0) := X"301C";
     QPLL1_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_CFG1_G3 : std_logic_vector(15 downto 0) := X"0020";
     QPLL1_CFG2 : std_logic_vector(15 downto 0) := X"0780";
     QPLL1_CFG2_G3 : std_logic_vector(15 downto 0) := X"0780";
     QPLL1_CFG3 : std_logic_vector(15 downto 0) := X"0120";
     QPLL1_CFG4 : std_logic_vector(15 downto 0) := X"0021";
     QPLL1_CP : std_logic_vector(9 downto 0) := "0000011111";
     QPLL1_CP_G3 : std_logic_vector(9 downto 0) := "0000011111";
     QPLL1_FBDIV : integer := 66;
     QPLL1_FBDIV_G3 : integer := 80;
     QPLL1_INIT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     QPLL1_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     QPLL1_LOCK_CFG_G3 : std_logic_vector(15 downto 0) := X"21E8";
     QPLL1_LPF : std_logic_vector(9 downto 0) := "1011111111";
     QPLL1_LPF_G3 : std_logic_vector(9 downto 0) := "1111111111";
     QPLL1_REFCLK_DIV : integer := 2;
     QPLL1_SDM_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_SDM_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_SDM_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR0 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR1 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR2 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR3 : std_logic_vector(15 downto 0) := X"0000";
     RXRECCLKOUT0_SEL : std_logic_vector(1 downto 0) := "00";
     RXRECCLKOUT1_SEL : std_logic_vector(1 downto 0) := "00";
     SARC_EN : bit := '1';
     SARC_SEL : bit := '0';
     SDM0INITSEED0_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM0INITSEED0_1 : std_logic_vector(8 downto 0) := "000000000";
     SDM1INITSEED0_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM1INITSEED0_1 : std_logic_vector(8 downto 0) := "000000000";
     SIM_MODE : string := "FAST";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_VERSION : integer := 2
  );
  port (
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     PMARSVDOUT0 : out std_logic_vector(7 downto 0);
     PMARSVDOUT1 : out std_logic_vector(7 downto 0);
     QPLL0FBCLKLOST : out std_ulogic;
     QPLL0LOCK : out std_ulogic;
     QPLL0OUTCLK : out std_ulogic;
     QPLL0OUTREFCLK : out std_ulogic;
     QPLL0REFCLKLOST : out std_ulogic;
     QPLL1FBCLKLOST : out std_ulogic;
     QPLL1LOCK : out std_ulogic;
     QPLL1OUTCLK : out std_ulogic;
     QPLL1OUTREFCLK : out std_ulogic;
     QPLL1REFCLKLOST : out std_ulogic;
     QPLLDMONITOR0 : out std_logic_vector(7 downto 0);
     QPLLDMONITOR1 : out std_logic_vector(7 downto 0);
     REFCLKOUTMONITOR0 : out std_ulogic;
     REFCLKOUTMONITOR1 : out std_ulogic;
     RXRECCLK0_SEL : out std_logic_vector(1 downto 0);
     RXRECCLK1_SEL : out std_logic_vector(1 downto 0);
     SDM0FINALOUT : out std_logic_vector(3 downto 0);
     SDM0TESTDATA : out std_logic_vector(14 downto 0);
     SDM1FINALOUT : out std_logic_vector(3 downto 0);
     SDM1TESTDATA : out std_logic_vector(14 downto 0);
     BGBYPASSB : in std_ulogic;
     BGMONITORENB : in std_ulogic;
     BGPDB : in std_ulogic;
     BGRCALOVRD : in std_logic_vector(4 downto 0);
     BGRCALOVRDENB : in std_ulogic;
     DRPADDR : in std_logic_vector(9 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     GTGREFCLK0 : in std_ulogic;
     GTGREFCLK1 : in std_ulogic;
     GTNORTHREFCLK00 : in std_ulogic;
     GTNORTHREFCLK01 : in std_ulogic;
     GTNORTHREFCLK10 : in std_ulogic;
     GTNORTHREFCLK11 : in std_ulogic;
     GTREFCLK00 : in std_ulogic;
     GTREFCLK01 : in std_ulogic;
     GTREFCLK10 : in std_ulogic;
     GTREFCLK11 : in std_ulogic;
     GTSOUTHREFCLK00 : in std_ulogic;
     GTSOUTHREFCLK01 : in std_ulogic;
     GTSOUTHREFCLK10 : in std_ulogic;
     GTSOUTHREFCLK11 : in std_ulogic;
     PMARSVD0 : in std_logic_vector(7 downto 0);
     PMARSVD1 : in std_logic_vector(7 downto 0);
     QPLL0CLKRSVD0 : in std_ulogic;
     QPLL0LOCKDETCLK : in std_ulogic;
     QPLL0LOCKEN : in std_ulogic;
     QPLL0PD : in std_ulogic;
     QPLL0REFCLKSEL : in std_logic_vector(2 downto 0);
     QPLL0RESET : in std_ulogic;
     QPLL1CLKRSVD0 : in std_ulogic;
     QPLL1LOCKDETCLK : in std_ulogic;
     QPLL1LOCKEN : in std_ulogic;
     QPLL1PD : in std_ulogic;
     QPLL1REFCLKSEL : in std_logic_vector(2 downto 0);
     QPLL1RESET : in std_ulogic;
     QPLLRSVD1 : in std_logic_vector(7 downto 0);
     QPLLRSVD2 : in std_logic_vector(4 downto 0);
     QPLLRSVD3 : in std_logic_vector(4 downto 0);
     QPLLRSVD4 : in std_logic_vector(7 downto 0);
     RCALENB : in std_ulogic;
     SDM0DATA : in std_logic_vector(24 downto 0);
     SDM0RESET : in std_ulogic;
     SDM0WIDTH : in std_logic_vector(1 downto 0);
     SDM1DATA : in std_logic_vector(24 downto 0);
     SDM1RESET : in std_ulogic;
     SDM1WIDTH : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  GTYE3_COMMON : component is "PRIMITIVE";

----- component GTYE4_CHANNEL -----
component GTYE4_CHANNEL
  generic (
     ACJTAG_DEBUG_MODE : bit := '0';
     ACJTAG_MODE : bit := '0';
     ACJTAG_RESET : bit := '0';
     ADAPT_CFG0 : std_logic_vector(15 downto 0) := X"9200";
     ADAPT_CFG1 : std_logic_vector(15 downto 0) := X"801C";
     ADAPT_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     ALIGN_COMMA_DOUBLE : string := "FALSE";
     ALIGN_COMMA_ENABLE : std_logic_vector(9 downto 0) := "0001111111";
     ALIGN_COMMA_WORD : integer := 1;
     ALIGN_MCOMMA_DET : string := "TRUE";
     ALIGN_MCOMMA_VALUE : std_logic_vector(9 downto 0) := "1010000011";
     ALIGN_PCOMMA_DET : string := "TRUE";
     ALIGN_PCOMMA_VALUE : std_logic_vector(9 downto 0) := "0101111100";
     A_RXOSCALRESET : bit := '0';
     A_RXPROGDIVRESET : bit := '0';
     A_RXTERMINATION : bit := '1';
     A_TXDIFFCTRL : std_logic_vector(4 downto 0) := "01100";
     A_TXPROGDIVRESET : bit := '0';
     CBCC_DATA_SOURCE_SEL : string := "DECODED";
     CDR_SWAP_MODE_EN : bit := '0';
     CFOK_PWRSVE_EN : bit := '1';
     CHAN_BOND_KEEP_ALIGN : string := "FALSE";
     CHAN_BOND_MAX_SKEW : integer := 7;
     CHAN_BOND_SEQ_1_1 : std_logic_vector(9 downto 0) := "0101111100";
     CHAN_BOND_SEQ_1_2 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_3 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_4 : std_logic_vector(9 downto 0) := "0000000000";
     CHAN_BOND_SEQ_1_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CHAN_BOND_SEQ_2_1 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_2 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_3 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_4 : std_logic_vector(9 downto 0) := "0100000000";
     CHAN_BOND_SEQ_2_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CHAN_BOND_SEQ_2_USE : string := "FALSE";
     CHAN_BOND_SEQ_LEN : integer := 2;
     CH_HSPMUX : std_logic_vector(15 downto 0) := X"2424";
     CKCAL1_CFG_0 : std_logic_vector(15 downto 0) := "1100000011000000";
     CKCAL1_CFG_1 : std_logic_vector(15 downto 0) := "0101000011000000";
     CKCAL1_CFG_2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL1_CFG_3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_0 : std_logic_vector(15 downto 0) := "1100000011000000";
     CKCAL2_CFG_1 : std_logic_vector(15 downto 0) := "1000000011000000";
     CKCAL2_CFG_2 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_3 : std_logic_vector(15 downto 0) := "0000000000000000";
     CKCAL2_CFG_4 : std_logic_vector(15 downto 0) := "0000000000000000";
     CLK_CORRECT_USE : string := "TRUE";
     CLK_COR_KEEP_IDLE : string := "FALSE";
     CLK_COR_MAX_LAT : integer := 20;
     CLK_COR_MIN_LAT : integer := 18;
     CLK_COR_PRECEDENCE : string := "TRUE";
     CLK_COR_REPEAT_WAIT : integer := 0;
     CLK_COR_SEQ_1_1 : std_logic_vector(9 downto 0) := "0100011100";
     CLK_COR_SEQ_1_2 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_3 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_4 : std_logic_vector(9 downto 0) := "0000000000";
     CLK_COR_SEQ_1_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CLK_COR_SEQ_2_1 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_2 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_3 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_4 : std_logic_vector(9 downto 0) := "0100000000";
     CLK_COR_SEQ_2_ENABLE : std_logic_vector(3 downto 0) := "1111";
     CLK_COR_SEQ_2_USE : string := "FALSE";
     CLK_COR_SEQ_LEN : integer := 2;
     CPLL_CFG0 : std_logic_vector(15 downto 0) := X"01FA";
     CPLL_CFG1 : std_logic_vector(15 downto 0) := X"24A9";
     CPLL_CFG2 : std_logic_vector(15 downto 0) := X"6807";
     CPLL_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     CPLL_FBDIV : integer := 4;
     CPLL_FBDIV_45 : integer := 4;
     CPLL_INIT_CFG0 : std_logic_vector(15 downto 0) := X"001E";
     CPLL_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     CPLL_REFCLK_DIV : integer := 1;
     CTLE3_OCAP_EXT_CTRL : std_logic_vector(2 downto 0) := "000";
     CTLE3_OCAP_EXT_EN : bit := '0';
     DDI_CTRL : std_logic_vector(1 downto 0) := "00";
     DDI_REALIGN_WAIT : integer := 15;
     DEC_MCOMMA_DETECT : string := "TRUE";
     DEC_PCOMMA_DETECT : string := "TRUE";
     DEC_VALID_COMMA_ONLY : string := "TRUE";
     DELAY_ELEC : bit := '0';
     DMONITOR_CFG0 : std_logic_vector(9 downto 0) := "00" & X"00";
     DMONITOR_CFG1 : std_logic_vector(7 downto 0) := X"00";
     ES_CLK_PHASE_SEL : bit := '0';
     ES_CONTROL : std_logic_vector(5 downto 0) := "000000";
     ES_ERRDET_EN : string := "FALSE";
     ES_EYE_SCAN_EN : string := "FALSE";
     ES_HORZ_OFFSET : std_logic_vector(11 downto 0) := X"800";
     ES_PRESCALE : std_logic_vector(4 downto 0) := "00000";
     ES_QUALIFIER0 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER1 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER2 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER3 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER4 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER5 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER6 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER7 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER8 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUALIFIER9 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK0 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK1 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK2 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK3 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK4 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK5 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK6 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK7 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK8 : std_logic_vector(15 downto 0) := X"0000";
     ES_QUAL_MASK9 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK0 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK1 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK2 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK3 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK4 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK5 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK6 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK7 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK8 : std_logic_vector(15 downto 0) := X"0000";
     ES_SDATA_MASK9 : std_logic_vector(15 downto 0) := X"0000";
     EYESCAN_VP_RANGE : integer := 0;
     EYE_SCAN_SWAP_EN : bit := '0';
     FTS_DESKEW_SEQ_ENABLE : std_logic_vector(3 downto 0) := "1111";
     FTS_LANE_DESKEW_CFG : std_logic_vector(3 downto 0) := "1111";
     FTS_LANE_DESKEW_EN : string := "FALSE";
     GEARBOX_MODE : std_logic_vector(4 downto 0) := "00000";
     ISCAN_CK_PH_SEL2 : bit := '0';
     LOCAL_MASTER : bit := '0';
     LPBK_BIAS_CTRL : integer := 4;
     LPBK_EN_RCAL_B : bit := '0';
     LPBK_EXT_RCAL : std_logic_vector(3 downto 0) := "0000";
     LPBK_IND_CTRL0 : integer := 5;
     LPBK_IND_CTRL1 : integer := 5;
     LPBK_IND_CTRL2 : integer := 5;
     LPBK_RG_CTRL : integer := 2;
     OOBDIVCTL : std_logic_vector(1 downto 0) := "00";
     OOB_PWRUP : bit := '0';
     PCI3_AUTO_REALIGN : string := "FRST_SMPL";
     PCI3_PIPE_RX_ELECIDLE : bit := '1';
     PCI3_RX_ASYNC_EBUF_BYPASS : std_logic_vector(1 downto 0) := "00";
     PCI3_RX_ELECIDLE_EI2_ENABLE : bit := '0';
     PCI3_RX_ELECIDLE_H2L_COUNT : std_logic_vector(5 downto 0) := "000000";
     PCI3_RX_ELECIDLE_H2L_DISABLE : std_logic_vector(2 downto 0) := "000";
     PCI3_RX_ELECIDLE_HI_COUNT : std_logic_vector(5 downto 0) := "000000";
     PCI3_RX_ELECIDLE_LP4_DISABLE : bit := '0';
     PCI3_RX_FIFO_DISABLE : bit := '0';
     PCIE3_CLK_COR_EMPTY_THRSH : std_logic_vector(4 downto 0) := "00000";
     PCIE3_CLK_COR_FULL_THRSH : std_logic_vector(5 downto 0) := "010000";
     PCIE3_CLK_COR_MAX_LAT : std_logic_vector(4 downto 0) := "01000";
     PCIE3_CLK_COR_MIN_LAT : std_logic_vector(4 downto 0) := "00100";
     PCIE3_CLK_COR_THRSH_TIMER : std_logic_vector(5 downto 0) := "001000";
     PCIE_64B_DYN_CLKSW_DIS : string := "FALSE";
     PCIE_BUFG_DIV_CTRL : std_logic_vector(15 downto 0) := X"0000";
     PCIE_GEN4_64BIT_INT_EN : string := "FALSE";
     PCIE_PLL_SEL_MODE_GEN12 : std_logic_vector(1 downto 0) := "00";
     PCIE_PLL_SEL_MODE_GEN3 : std_logic_vector(1 downto 0) := "00";
     PCIE_PLL_SEL_MODE_GEN4 : std_logic_vector(1 downto 0) := "00";
     PCIE_RXPCS_CFG_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     PCIE_RXPMA_CFG : std_logic_vector(15 downto 0) := X"0000";
     PCIE_TXPCS_CFG_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     PCIE_TXPMA_CFG : std_logic_vector(15 downto 0) := X"0000";
     PCS_PCIE_EN : string := "FALSE";
     PCS_RSVD0 : std_logic_vector(15 downto 0) := X"0000";
     PD_TRANS_TIME_FROM_P2 : std_logic_vector(11 downto 0) := X"03C";
     PD_TRANS_TIME_NONE_P2 : std_logic_vector(7 downto 0) := X"19";
     PD_TRANS_TIME_TO_P2 : std_logic_vector(7 downto 0) := X"64";
     PREIQ_FREQ_BST : integer := 0;
     RATE_SW_USE_DRP : bit := '0';
     RCLK_SIPO_DLY_ENB : bit := '0';
     RCLK_SIPO_INV_EN : bit := '0';
     RTX_BUF_CML_CTRL : std_logic_vector(2 downto 0) := "010";
     RTX_BUF_TERM_CTRL : std_logic_vector(1 downto 0) := "00";
     RXBUFRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXBUF_ADDR_MODE : string := "FULL";
     RXBUF_EIDLE_HI_CNT : std_logic_vector(3 downto 0) := "1000";
     RXBUF_EIDLE_LO_CNT : std_logic_vector(3 downto 0) := "0000";
     RXBUF_EN : string := "TRUE";
     RXBUF_RESET_ON_CB_CHANGE : string := "TRUE";
     RXBUF_RESET_ON_COMMAALIGN : string := "FALSE";
     RXBUF_RESET_ON_EIDLE : string := "FALSE";
     RXBUF_RESET_ON_RATE_CHANGE : string := "TRUE";
     RXBUF_THRESH_OVFLW : integer := 0;
     RXBUF_THRESH_OVRD : string := "FALSE";
     RXBUF_THRESH_UNDFLW : integer := 4;
     RXCDRFREQRESET_TIME : std_logic_vector(4 downto 0) := "10000";
     RXCDRPHRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXCDR_CFG0 : std_logic_vector(15 downto 0) := X"0003";
     RXCDR_CFG0_GEN3 : std_logic_vector(15 downto 0) := X"0003";
     RXCDR_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG1_GEN3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_CFG2 : std_logic_vector(15 downto 0) := X"0164";
     RXCDR_CFG2_GEN2 : std_logic_vector(9 downto 0) := "01" & X"64";
     RXCDR_CFG2_GEN3 : std_logic_vector(15 downto 0) := X"0034";
     RXCDR_CFG2_GEN4 : std_logic_vector(15 downto 0) := X"0034";
     RXCDR_CFG3 : std_logic_vector(15 downto 0) := X"0024";
     RXCDR_CFG3_GEN2 : std_logic_vector(5 downto 0) := "10" & X"4";
     RXCDR_CFG3_GEN3 : std_logic_vector(15 downto 0) := X"0024";
     RXCDR_CFG3_GEN4 : std_logic_vector(15 downto 0) := X"0024";
     RXCDR_CFG4 : std_logic_vector(15 downto 0) := X"5CF6";
     RXCDR_CFG4_GEN3 : std_logic_vector(15 downto 0) := X"5CF6";
     RXCDR_CFG5 : std_logic_vector(15 downto 0) := X"B46B";
     RXCDR_CFG5_GEN3 : std_logic_vector(15 downto 0) := X"146B";
     RXCDR_FR_RESET_ON_EIDLE : bit := '0';
     RXCDR_HOLD_DURING_EIDLE : bit := '0';
     RXCDR_LOCK_CFG0 : std_logic_vector(15 downto 0) := X"0040";
     RXCDR_LOCK_CFG1 : std_logic_vector(15 downto 0) := X"8000";
     RXCDR_LOCK_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_LOCK_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_LOCK_CFG4 : std_logic_vector(15 downto 0) := X"0000";
     RXCDR_PH_RESET_ON_EIDLE : bit := '0';
     RXCFOK_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXCFOK_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXCFOK_CFG2 : std_logic_vector(15 downto 0) := X"002D";
     RXCKCAL1_IQ_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL1_I_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL1_Q_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL2_DX_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL2_D_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL2_S_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXCKCAL2_X_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXDFELPMRESET_TIME : std_logic_vector(6 downto 0) := "0001111";
     RXDFELPM_KL_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFELPM_KL_CFG1 : std_logic_vector(15 downto 0) := X"0022";
     RXDFELPM_KL_CFG2 : std_logic_vector(15 downto 0) := X"0100";
     RXDFE_CFG0 : std_logic_vector(15 downto 0) := X"4000";
     RXDFE_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_GC_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_GC_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_GC_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H2_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H2_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H3_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H3_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H4_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H4_CFG1 : std_logic_vector(15 downto 0) := X"0003";
     RXDFE_H5_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H5_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H6_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H6_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H7_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H7_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H8_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H8_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_H9_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_H9_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HA_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HA_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HB_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HB_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HC_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HC_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HD_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HD_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HE_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HE_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_HF_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_HF_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_KH_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_KH_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_KH_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_KH_CFG3 : std_logic_vector(15 downto 0) := X"2000";
     RXDFE_OS_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_OS_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_UT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_UT_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXDFE_UT_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_VP_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXDFE_VP_CFG1 : std_logic_vector(15 downto 0) := X"0022";
     RXDLY_CFG : std_logic_vector(15 downto 0) := X"0010";
     RXDLY_LCFG : std_logic_vector(15 downto 0) := X"0030";
     RXELECIDLE_CFG : string := "SIGCFG_4";
     RXGBOX_FIFO_INIT_RD_ADDR : integer := 4;
     RXGEARBOX_EN : string := "FALSE";
     RXISCANRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXLPM_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_GC_CFG : std_logic_vector(15 downto 0) := X"1000";
     RXLPM_KH_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_KH_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     RXLPM_OS_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     RXLPM_OS_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     RXOOB_CFG : std_logic_vector(8 downto 0) := "000110000";
     RXOOB_CLK_CFG : string := "PMA";
     RXOSCALRESET_TIME : std_logic_vector(4 downto 0) := "00011";
     RXOUT_DIV : integer := 4;
     RXPCSRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXPHBEACON_CFG : std_logic_vector(15 downto 0) := X"0000";
     RXPHDLY_CFG : std_logic_vector(15 downto 0) := X"2020";
     RXPHSAMP_CFG : std_logic_vector(15 downto 0) := X"2100";
     RXPHSLIP_CFG : std_logic_vector(15 downto 0) := X"9933";
     RXPH_MONITOR_SEL : std_logic_vector(4 downto 0) := "00000";
     RXPI_CFG0 : std_logic_vector(15 downto 0) := X"0102";
     RXPI_CFG1 : std_logic_vector(15 downto 0) := "0000000001010100";
     RXPMACLK_SEL : string := "DATA";
     RXPMARESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RXPRBS_ERR_LOOPBACK : bit := '0';
     RXPRBS_LINKACQ_CNT : integer := 15;
     RXREFCLKDIV2_SEL : bit := '0';
     RXSLIDE_AUTO_WAIT : integer := 7;
     RXSLIDE_MODE : string := "OFF";
     RXSYNC_MULTILANE : bit := '0';
     RXSYNC_OVRD : bit := '0';
     RXSYNC_SKIP_DA : bit := '0';
     RX_AFE_CM_EN : bit := '0';
     RX_BIAS_CFG0 : std_logic_vector(15 downto 0) := X"12B0";
     RX_BUFFER_CFG : std_logic_vector(5 downto 0) := "000000";
     RX_CAPFF_SARC_ENB : bit := '0';
     RX_CLK25_DIV : integer := 8;
     RX_CLKMUX_EN : bit := '1';
     RX_CLK_SLIP_OVRD : std_logic_vector(4 downto 0) := "00000";
     RX_CM_BUF_CFG : std_logic_vector(3 downto 0) := "1010";
     RX_CM_BUF_PD : bit := '0';
     RX_CM_SEL : integer := 2;
     RX_CM_TRIM : integer := 12;
     RX_CTLE_PWR_SAVING : bit := '0';
     RX_CTLE_RES_CTRL : std_logic_vector(3 downto 0) := "0000";
     RX_DATA_WIDTH : integer := 20;
     RX_DDI_SEL : std_logic_vector(5 downto 0) := "000000";
     RX_DEFER_RESET_BUF_EN : string := "TRUE";
     RX_DEGEN_CTRL : std_logic_vector(2 downto 0) := "100";
     RX_DFELPM_CFG0 : integer := 10;
     RX_DFELPM_CFG1 : bit := '1';
     RX_DFELPM_KLKH_AGC_STUP_EN : bit := '1';
     RX_DFE_AGC_CFG1 : integer := 4;
     RX_DFE_KL_LPM_KH_CFG0 : integer := 1;
     RX_DFE_KL_LPM_KH_CFG1 : integer := 2;
     RX_DFE_KL_LPM_KL_CFG0 : std_logic_vector(1 downto 0) := "01";
     RX_DFE_KL_LPM_KL_CFG1 : integer := 4;
     RX_DFE_LPM_HOLD_DURING_EIDLE : bit := '0';
     RX_DISPERR_SEQ_MATCH : string := "TRUE";
     RX_DIVRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     RX_EN_CTLE_RCAL_B : bit := '0';
     RX_EN_SUM_RCAL_B : integer := 0;
     RX_EYESCAN_VS_CODE : std_logic_vector(6 downto 0) := "0000000";
     RX_EYESCAN_VS_NEG_DIR : bit := '0';
     RX_EYESCAN_VS_RANGE : std_logic_vector(1 downto 0) := "10";
     RX_EYESCAN_VS_UT_SIGN : bit := '0';
     RX_FABINT_USRCLK_FLOP : bit := '0';
     RX_I2V_FILTER_EN : bit := '1';
     RX_INT_DATAWIDTH : integer := 1;
     RX_PMA_POWER_SAVE : bit := '0';
     RX_PMA_RSV0 : std_logic_vector(15 downto 0) := X"002F";
     RX_PROGDIV_CFG : real := 0.0;
     RX_PROGDIV_RATE : std_logic_vector(15 downto 0) := X"0001";
     RX_RESLOAD_CTRL : std_logic_vector(3 downto 0) := "0000";
     RX_RESLOAD_OVRD : bit := '0';
     RX_SAMPLE_PERIOD : std_logic_vector(2 downto 0) := "101";
     RX_SIG_VALID_DLY : integer := 11;
     RX_SUM_DEGEN_AVTT_OVERITE : integer := 0;
     RX_SUM_DFETAPREP_EN : bit := '0';
     RX_SUM_IREF_TUNE : std_logic_vector(3 downto 0) := "0000";
     RX_SUM_PWR_SAVING : integer := 0;
     RX_SUM_RES_CTRL : std_logic_vector(3 downto 0) := "0000";
     RX_SUM_VCMTUNE : std_logic_vector(3 downto 0) := "0011";
     RX_SUM_VCM_BIAS_TUNE_EN : bit := '1';
     RX_SUM_VCM_OVWR : bit := '0';
     RX_SUM_VREF_TUNE : std_logic_vector(2 downto 0) := "100";
     RX_TUNE_AFE_OS : std_logic_vector(1 downto 0) := "00";
     RX_VREG_CTRL : std_logic_vector(2 downto 0) := "010";
     RX_VREG_PDB : bit := '1';
     RX_WIDEMODE_CDR : std_logic_vector(1 downto 0) := "01";
     RX_WIDEMODE_CDR_GEN3 : std_logic_vector(1 downto 0) := "01";
     RX_WIDEMODE_CDR_GEN4 : std_logic_vector(1 downto 0) := "01";
     RX_XCLK_SEL : string := "RXDES";
     RX_XMODE_SEL : bit := '0';
     SAMPLE_CLK_PHASE : bit := '0';
     SAS_12G_MODE : bit := '0';
     SATA_BURST_SEQ_LEN : std_logic_vector(3 downto 0) := "1111";
     SATA_BURST_VAL : std_logic_vector(2 downto 0) := "100";
     SATA_CPLL_CFG : string := "VCO_3000MHZ";
     SATA_EIDLE_VAL : std_logic_vector(2 downto 0) := "100";
     SHOW_REALIGN_COMMA : string := "TRUE";
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     SIM_MODE : string := "FAST";
     SIM_RECEIVER_DETECT_PASS : string := "TRUE";
     SIM_RESET_SPEEDUP : string := "TRUE";
     SIM_TX_EIDLE_DRIVE_LEVEL : string := "Z";
     SRSTMODE : bit := '0';
     TAPDLY_SET_TX : std_logic_vector(1 downto 0) := "00";
     TERM_RCAL_CFG : std_logic_vector(14 downto 0) := "100001000010000";
     TERM_RCAL_OVRD : std_logic_vector(2 downto 0) := "000";
     TRANS_TIME_RATE : std_logic_vector(7 downto 0) := X"0E";
     TST_RSV0 : std_logic_vector(7 downto 0) := X"00";
     TST_RSV1 : std_logic_vector(7 downto 0) := X"00";
     TXBUF_EN : string := "TRUE";
     TXBUF_RESET_ON_RATE_CHANGE : string := "FALSE";
     TXDLY_CFG : std_logic_vector(15 downto 0) := X"0010";
     TXDLY_LCFG : std_logic_vector(15 downto 0) := X"0030";
     TXDRV_FREQBAND : integer := 0;
     TXFE_CFG0 : std_logic_vector(15 downto 0) := "0000000000000000";
     TXFE_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     TXFE_CFG2 : std_logic_vector(15 downto 0) := "0000000000000000";
     TXFE_CFG3 : std_logic_vector(15 downto 0) := "0000000000000000";
     TXFIFO_ADDR_CFG : string := "LOW";
     TXGBOX_FIFO_INIT_RD_ADDR : integer := 4;
     TXGEARBOX_EN : string := "FALSE";
     TXOUT_DIV : integer := 4;
     TXPCSRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TXPHDLY_CFG0 : std_logic_vector(15 downto 0) := X"6020";
     TXPHDLY_CFG1 : std_logic_vector(15 downto 0) := X"0002";
     TXPH_CFG : std_logic_vector(15 downto 0) := X"0123";
     TXPH_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     TXPH_MONITOR_SEL : std_logic_vector(4 downto 0) := "00000";
     TXPI_CFG0 : std_logic_vector(15 downto 0) := "0000000100000000";
     TXPI_CFG1 : std_logic_vector(15 downto 0) := "0000000000000000";
     TXPI_GRAY_SEL : bit := '0';
     TXPI_INVSTROBE_SEL : bit := '0';
     TXPI_PPM : bit := '0';
     TXPI_PPM_CFG : std_logic_vector(7 downto 0) := "00000000";
     TXPI_SYNFREQ_PPM : std_logic_vector(2 downto 0) := "000";
     TXPMARESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TXREFCLKDIV2_SEL : bit := '0';
     TXSWBST_BST : integer := 1;
     TXSWBST_EN : integer := 0;
     TXSWBST_MAG : integer := 6;
     TXSYNC_MULTILANE : bit := '0';
     TXSYNC_OVRD : bit := '0';
     TXSYNC_SKIP_DA : bit := '0';
     TX_CLK25_DIV : integer := 8;
     TX_CLKMUX_EN : bit := '1';
     TX_DATA_WIDTH : integer := 20;
     TX_DCC_LOOP_RST_CFG : std_logic_vector(15 downto 0) := X"0000";
     TX_DEEMPH0 : std_logic_vector(5 downto 0) := "000000";
     TX_DEEMPH1 : std_logic_vector(5 downto 0) := "000000";
     TX_DEEMPH2 : std_logic_vector(5 downto 0) := "000000";
     TX_DEEMPH3 : std_logic_vector(5 downto 0) := "000000";
     TX_DIVRESET_TIME : std_logic_vector(4 downto 0) := "00001";
     TX_DRIVE_MODE : string := "DIRECT";
     TX_EIDLE_ASSERT_DELAY : std_logic_vector(2 downto 0) := "110";
     TX_EIDLE_DEASSERT_DELAY : std_logic_vector(2 downto 0) := "100";
     TX_FABINT_USRCLK_FLOP : bit := '0';
     TX_FIFO_BYP_EN : bit := '0';
     TX_IDLE_DATA_ZERO : bit := '0';
     TX_INT_DATAWIDTH : integer := 1;
     TX_LOOPBACK_DRIVE_HIZ : string := "FALSE";
     TX_MAINCURSOR_SEL : bit := '0';
     TX_MARGIN_FULL_0 : std_logic_vector(6 downto 0) := "1001110";
     TX_MARGIN_FULL_1 : std_logic_vector(6 downto 0) := "1001001";
     TX_MARGIN_FULL_2 : std_logic_vector(6 downto 0) := "1000101";
     TX_MARGIN_FULL_3 : std_logic_vector(6 downto 0) := "1000010";
     TX_MARGIN_FULL_4 : std_logic_vector(6 downto 0) := "1000000";
     TX_MARGIN_LOW_0 : std_logic_vector(6 downto 0) := "1000110";
     TX_MARGIN_LOW_1 : std_logic_vector(6 downto 0) := "1000100";
     TX_MARGIN_LOW_2 : std_logic_vector(6 downto 0) := "1000010";
     TX_MARGIN_LOW_3 : std_logic_vector(6 downto 0) := "1000000";
     TX_MARGIN_LOW_4 : std_logic_vector(6 downto 0) := "1000000";
     TX_PHICAL_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     TX_PHICAL_CFG1 : std_logic_vector(15 downto 0) := X"003F";
     TX_PI_BIASSET : integer := 0;
     TX_PMADATA_OPT : bit := '0';
     TX_PMA_POWER_SAVE : bit := '0';
     TX_PMA_RSV0 : std_logic_vector(15 downto 0) := X"0000";
     TX_PMA_RSV1 : std_logic_vector(15 downto 0) := X"0000";
     TX_PROGCLK_SEL : string := "POSTPI";
     TX_PROGDIV_CFG : real := 0.0;
     TX_PROGDIV_RATE : std_logic_vector(15 downto 0) := X"0001";
     TX_RXDETECT_CFG : std_logic_vector(13 downto 0) := "00" & X"032";
     TX_RXDETECT_REF : integer := 3;
     TX_SAMPLE_PERIOD : std_logic_vector(2 downto 0) := "101";
     TX_SW_MEAS : std_logic_vector(1 downto 0) := "00";
     TX_VREG_CTRL : std_logic_vector(2 downto 0) := "000";
     TX_VREG_PDB : bit := '0';
     TX_VREG_VREFSEL : std_logic_vector(1 downto 0) := "00";
     TX_XCLK_SEL : string := "TXOUT";
     USB_BOTH_BURST_IDLE : bit := '0';
     USB_BURSTMAX_U3WAKE : std_logic_vector(6 downto 0) := "1111111";
     USB_BURSTMIN_U3WAKE : std_logic_vector(6 downto 0) := "1100011";
     USB_CLK_COR_EQ_EN : bit := '0';
     USB_EXT_CNTL : bit := '1';
     USB_IDLEMAX_POLLING : std_logic_vector(9 downto 0) := "1010111011";
     USB_IDLEMIN_POLLING : std_logic_vector(9 downto 0) := "0100101011";
     USB_LFPSPING_BURST : std_logic_vector(8 downto 0) := "000000101";
     USB_LFPSPOLLING_BURST : std_logic_vector(8 downto 0) := "000110001";
     USB_LFPSPOLLING_IDLE_MS : std_logic_vector(8 downto 0) := "000000100";
     USB_LFPSU1EXIT_BURST : std_logic_vector(8 downto 0) := "000011101";
     USB_LFPSU2LPEXIT_BURST_MS : std_logic_vector(8 downto 0) := "001100011";
     USB_LFPSU3WAKE_BURST_MS : std_logic_vector(8 downto 0) := "111110011";
     USB_LFPS_TPERIOD : std_logic_vector(3 downto 0) := "0011";
     USB_LFPS_TPERIOD_ACCURATE : bit := '1';
     USB_MODE : bit := '0';
     USB_PCIE_ERR_REP_DIS : bit := '0';
     USB_PING_SATA_MAX_INIT : integer := 21;
     USB_PING_SATA_MIN_INIT : integer := 12;
     USB_POLL_SATA_MAX_BURST : integer := 8;
     USB_POLL_SATA_MIN_BURST : integer := 4;
     USB_RAW_ELEC : bit := '0';
     USB_RXIDLE_P0_CTRL : bit := '1';
     USB_TXIDLE_TUNE_ENABLE : bit := '1';
     USB_U1_SATA_MAX_WAKE : integer := 7;
     USB_U1_SATA_MIN_WAKE : integer := 4;
     USB_U2_SAS_MAX_COM : integer := 64;
     USB_U2_SAS_MIN_COM : integer := 36;
     USE_PCS_CLK_PHASE_SEL : bit := '0';
     Y_ALL_MODE : bit := '0'
  );
  port (
     BUFGTCE : out std_ulogic;
     BUFGTCEMASK : out std_logic_vector(2 downto 0);
     BUFGTDIV : out std_logic_vector(8 downto 0);
     BUFGTRESET : out std_ulogic;
     BUFGTRSTMASK : out std_logic_vector(2 downto 0);
     CPLLFBCLKLOST : out std_ulogic;
     CPLLLOCK : out std_ulogic;
     CPLLREFCLKLOST : out std_ulogic;
     DMONITOROUT : out std_logic_vector(15 downto 0);
     DMONITOROUTCLK : out std_ulogic;
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     EYESCANDATAERROR : out std_ulogic;
     GTPOWERGOOD : out std_ulogic;
     GTREFCLKMONITOR : out std_ulogic;
     GTYTXN : out std_ulogic;
     GTYTXP : out std_ulogic;
     PCIERATEGEN3 : out std_ulogic;
     PCIERATEIDLE : out std_ulogic;
     PCIERATEQPLLPD : out std_logic_vector(1 downto 0);
     PCIERATEQPLLRESET : out std_logic_vector(1 downto 0);
     PCIESYNCTXSYNCDONE : out std_ulogic;
     PCIEUSERGEN3RDY : out std_ulogic;
     PCIEUSERPHYSTATUSRST : out std_ulogic;
     PCIEUSERRATESTART : out std_ulogic;
     PCSRSVDOUT : out std_logic_vector(15 downto 0);
     PHYSTATUS : out std_ulogic;
     PINRSRVDAS : out std_logic_vector(15 downto 0);
     POWERPRESENT : out std_ulogic;
     RESETEXCEPTION : out std_ulogic;
     RXBUFSTATUS : out std_logic_vector(2 downto 0);
     RXBYTEISALIGNED : out std_ulogic;
     RXBYTEREALIGN : out std_ulogic;
     RXCDRLOCK : out std_ulogic;
     RXCDRPHDONE : out std_ulogic;
     RXCHANBONDSEQ : out std_ulogic;
     RXCHANISALIGNED : out std_ulogic;
     RXCHANREALIGN : out std_ulogic;
     RXCHBONDO : out std_logic_vector(4 downto 0);
     RXCKCALDONE : out std_ulogic;
     RXCLKCORCNT : out std_logic_vector(1 downto 0);
     RXCOMINITDET : out std_ulogic;
     RXCOMMADET : out std_ulogic;
     RXCOMSASDET : out std_ulogic;
     RXCOMWAKEDET : out std_ulogic;
     RXCTRL0 : out std_logic_vector(15 downto 0);
     RXCTRL1 : out std_logic_vector(15 downto 0);
     RXCTRL2 : out std_logic_vector(7 downto 0);
     RXCTRL3 : out std_logic_vector(7 downto 0);
     RXDATA : out std_logic_vector(127 downto 0);
     RXDATAEXTENDRSVD : out std_logic_vector(7 downto 0);
     RXDATAVALID : out std_logic_vector(1 downto 0);
     RXDLYSRESETDONE : out std_ulogic;
     RXELECIDLE : out std_ulogic;
     RXHEADER : out std_logic_vector(5 downto 0);
     RXHEADERVALID : out std_logic_vector(1 downto 0);
     RXLFPSTRESETDET : out std_ulogic;
     RXLFPSU2LPEXITDET : out std_ulogic;
     RXLFPSU3WAKEDET : out std_ulogic;
     RXMONITOROUT : out std_logic_vector(7 downto 0);
     RXOSINTDONE : out std_ulogic;
     RXOSINTSTARTED : out std_ulogic;
     RXOSINTSTROBEDONE : out std_ulogic;
     RXOSINTSTROBESTARTED : out std_ulogic;
     RXOUTCLK : out std_ulogic;
     RXOUTCLKFABRIC : out std_ulogic;
     RXOUTCLKPCS : out std_ulogic;
     RXPHALIGNDONE : out std_ulogic;
     RXPHALIGNERR : out std_ulogic;
     RXPMARESETDONE : out std_ulogic;
     RXPRBSERR : out std_ulogic;
     RXPRBSLOCKED : out std_ulogic;
     RXPRGDIVRESETDONE : out std_ulogic;
     RXRATEDONE : out std_ulogic;
     RXRECCLKOUT : out std_ulogic;
     RXRESETDONE : out std_ulogic;
     RXSLIDERDY : out std_ulogic;
     RXSLIPDONE : out std_ulogic;
     RXSLIPOUTCLKRDY : out std_ulogic;
     RXSLIPPMARDY : out std_ulogic;
     RXSTARTOFSEQ : out std_logic_vector(1 downto 0);
     RXSTATUS : out std_logic_vector(2 downto 0);
     RXSYNCDONE : out std_ulogic;
     RXSYNCOUT : out std_ulogic;
     RXVALID : out std_ulogic;
     TXBUFSTATUS : out std_logic_vector(1 downto 0);
     TXCOMFINISH : out std_ulogic;
     TXDCCDONE : out std_ulogic;
     TXDLYSRESETDONE : out std_ulogic;
     TXOUTCLK : out std_ulogic;
     TXOUTCLKFABRIC : out std_ulogic;
     TXOUTCLKPCS : out std_ulogic;
     TXPHALIGNDONE : out std_ulogic;
     TXPHINITDONE : out std_ulogic;
     TXPMARESETDONE : out std_ulogic;
     TXPRGDIVRESETDONE : out std_ulogic;
     TXRATEDONE : out std_ulogic;
     TXRESETDONE : out std_ulogic;
     TXSYNCDONE : out std_ulogic;
     TXSYNCOUT : out std_ulogic;
     CDRSTEPDIR : in std_ulogic;
     CDRSTEPSQ : in std_ulogic;
     CDRSTEPSX : in std_ulogic;
     CFGRESET : in std_ulogic;
     CLKRSVD0 : in std_ulogic;
     CLKRSVD1 : in std_ulogic;
     CPLLFREQLOCK : in std_ulogic;
     CPLLLOCKDETCLK : in std_ulogic;
     CPLLLOCKEN : in std_ulogic;
     CPLLPD : in std_ulogic;
     CPLLREFCLKSEL : in std_logic_vector(2 downto 0);
     CPLLRESET : in std_ulogic;
     DMONFIFORESET : in std_ulogic;
     DMONITORCLK : in std_ulogic;
     DRPADDR : in std_logic_vector(9 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPRST : in std_ulogic;
     DRPWE : in std_ulogic;
     EYESCANRESET : in std_ulogic;
     EYESCANTRIGGER : in std_ulogic;
     FREQOS : in std_ulogic;
     GTGREFCLK : in std_ulogic;
     GTNORTHREFCLK0 : in std_ulogic;
     GTNORTHREFCLK1 : in std_ulogic;
     GTREFCLK0 : in std_ulogic;
     GTREFCLK1 : in std_ulogic;
     GTRSVD : in std_logic_vector(15 downto 0);
     GTRXRESET : in std_ulogic;
     GTRXRESETSEL : in std_ulogic;
     GTSOUTHREFCLK0 : in std_ulogic;
     GTSOUTHREFCLK1 : in std_ulogic;
     GTTXRESET : in std_ulogic;
     GTTXRESETSEL : in std_ulogic;
     GTYRXN : in std_ulogic;
     GTYRXP : in std_ulogic;
     INCPCTRL : in std_ulogic;
     LOOPBACK : in std_logic_vector(2 downto 0);
     PCIEEQRXEQADAPTDONE : in std_ulogic;
     PCIERSTIDLE : in std_ulogic;
     PCIERSTTXSYNCSTART : in std_ulogic;
     PCIEUSERRATEDONE : in std_ulogic;
     PCSRSVDIN : in std_logic_vector(15 downto 0);
     QPLL0CLK : in std_ulogic;
     QPLL0FREQLOCK : in std_ulogic;
     QPLL0REFCLK : in std_ulogic;
     QPLL1CLK : in std_ulogic;
     QPLL1FREQLOCK : in std_ulogic;
     QPLL1REFCLK : in std_ulogic;
     RESETOVRD : in std_ulogic;
     RX8B10BEN : in std_ulogic;
     RXAFECFOKEN : in std_ulogic;
     RXBUFRESET : in std_ulogic;
     RXCDRFREQRESET : in std_ulogic;
     RXCDRHOLD : in std_ulogic;
     RXCDROVRDEN : in std_ulogic;
     RXCDRRESET : in std_ulogic;
     RXCHBONDEN : in std_ulogic;
     RXCHBONDI : in std_logic_vector(4 downto 0);
     RXCHBONDLEVEL : in std_logic_vector(2 downto 0);
     RXCHBONDMASTER : in std_ulogic;
     RXCHBONDSLAVE : in std_ulogic;
     RXCKCALRESET : in std_ulogic;
     RXCKCALSTART : in std_logic_vector(6 downto 0);
     RXCOMMADETEN : in std_ulogic;
     RXDFEAGCHOLD : in std_ulogic;
     RXDFEAGCOVRDEN : in std_ulogic;
     RXDFECFOKFCNUM : in std_logic_vector(3 downto 0);
     RXDFECFOKFEN : in std_ulogic;
     RXDFECFOKFPULSE : in std_ulogic;
     RXDFECFOKHOLD : in std_ulogic;
     RXDFECFOKOVREN : in std_ulogic;
     RXDFEKHHOLD : in std_ulogic;
     RXDFEKHOVRDEN : in std_ulogic;
     RXDFELFHOLD : in std_ulogic;
     RXDFELFOVRDEN : in std_ulogic;
     RXDFELPMRESET : in std_ulogic;
     RXDFETAP10HOLD : in std_ulogic;
     RXDFETAP10OVRDEN : in std_ulogic;
     RXDFETAP11HOLD : in std_ulogic;
     RXDFETAP11OVRDEN : in std_ulogic;
     RXDFETAP12HOLD : in std_ulogic;
     RXDFETAP12OVRDEN : in std_ulogic;
     RXDFETAP13HOLD : in std_ulogic;
     RXDFETAP13OVRDEN : in std_ulogic;
     RXDFETAP14HOLD : in std_ulogic;
     RXDFETAP14OVRDEN : in std_ulogic;
     RXDFETAP15HOLD : in std_ulogic;
     RXDFETAP15OVRDEN : in std_ulogic;
     RXDFETAP2HOLD : in std_ulogic;
     RXDFETAP2OVRDEN : in std_ulogic;
     RXDFETAP3HOLD : in std_ulogic;
     RXDFETAP3OVRDEN : in std_ulogic;
     RXDFETAP4HOLD : in std_ulogic;
     RXDFETAP4OVRDEN : in std_ulogic;
     RXDFETAP5HOLD : in std_ulogic;
     RXDFETAP5OVRDEN : in std_ulogic;
     RXDFETAP6HOLD : in std_ulogic;
     RXDFETAP6OVRDEN : in std_ulogic;
     RXDFETAP7HOLD : in std_ulogic;
     RXDFETAP7OVRDEN : in std_ulogic;
     RXDFETAP8HOLD : in std_ulogic;
     RXDFETAP8OVRDEN : in std_ulogic;
     RXDFETAP9HOLD : in std_ulogic;
     RXDFETAP9OVRDEN : in std_ulogic;
     RXDFEUTHOLD : in std_ulogic;
     RXDFEUTOVRDEN : in std_ulogic;
     RXDFEVPHOLD : in std_ulogic;
     RXDFEVPOVRDEN : in std_ulogic;
     RXDFEXYDEN : in std_ulogic;
     RXDLYBYPASS : in std_ulogic;
     RXDLYEN : in std_ulogic;
     RXDLYOVRDEN : in std_ulogic;
     RXDLYSRESET : in std_ulogic;
     RXELECIDLEMODE : in std_logic_vector(1 downto 0);
     RXEQTRAINING : in std_ulogic;
     RXGEARBOXSLIP : in std_ulogic;
     RXLATCLK : in std_ulogic;
     RXLPMEN : in std_ulogic;
     RXLPMGCHOLD : in std_ulogic;
     RXLPMGCOVRDEN : in std_ulogic;
     RXLPMHFHOLD : in std_ulogic;
     RXLPMHFOVRDEN : in std_ulogic;
     RXLPMLFHOLD : in std_ulogic;
     RXLPMLFKLOVRDEN : in std_ulogic;
     RXLPMOSHOLD : in std_ulogic;
     RXLPMOSOVRDEN : in std_ulogic;
     RXMCOMMAALIGNEN : in std_ulogic;
     RXMONITORSEL : in std_logic_vector(1 downto 0);
     RXOOBRESET : in std_ulogic;
     RXOSCALRESET : in std_ulogic;
     RXOSHOLD : in std_ulogic;
     RXOSOVRDEN : in std_ulogic;
     RXOUTCLKSEL : in std_logic_vector(2 downto 0);
     RXPCOMMAALIGNEN : in std_ulogic;
     RXPCSRESET : in std_ulogic;
     RXPD : in std_logic_vector(1 downto 0);
     RXPHALIGN : in std_ulogic;
     RXPHALIGNEN : in std_ulogic;
     RXPHDLYPD : in std_ulogic;
     RXPHDLYRESET : in std_ulogic;
     RXPLLCLKSEL : in std_logic_vector(1 downto 0);
     RXPMARESET : in std_ulogic;
     RXPOLARITY : in std_ulogic;
     RXPRBSCNTRESET : in std_ulogic;
     RXPRBSSEL : in std_logic_vector(3 downto 0);
     RXPROGDIVRESET : in std_ulogic;
     RXRATE : in std_logic_vector(2 downto 0);
     RXRATEMODE : in std_ulogic;
     RXSLIDE : in std_ulogic;
     RXSLIPOUTCLK : in std_ulogic;
     RXSLIPPMA : in std_ulogic;
     RXSYNCALLIN : in std_ulogic;
     RXSYNCIN : in std_ulogic;
     RXSYNCMODE : in std_ulogic;
     RXSYSCLKSEL : in std_logic_vector(1 downto 0);
     RXTERMINATION : in std_ulogic;
     RXUSERRDY : in std_ulogic;
     RXUSRCLK : in std_ulogic;
     RXUSRCLK2 : in std_ulogic;
     SIGVALIDCLK : in std_ulogic;
     TSTIN : in std_logic_vector(19 downto 0);
     TX8B10BBYPASS : in std_logic_vector(7 downto 0);
     TX8B10BEN : in std_ulogic;
     TXCOMINIT : in std_ulogic;
     TXCOMSAS : in std_ulogic;
     TXCOMWAKE : in std_ulogic;
     TXCTRL0 : in std_logic_vector(15 downto 0);
     TXCTRL1 : in std_logic_vector(15 downto 0);
     TXCTRL2 : in std_logic_vector(7 downto 0);
     TXDATA : in std_logic_vector(127 downto 0);
     TXDATAEXTENDRSVD : in std_logic_vector(7 downto 0);
     TXDCCFORCESTART : in std_ulogic;
     TXDCCRESET : in std_ulogic;
     TXDEEMPH : in std_logic_vector(1 downto 0);
     TXDETECTRX : in std_ulogic;
     TXDIFFCTRL : in std_logic_vector(4 downto 0);
     TXDLYBYPASS : in std_ulogic;
     TXDLYEN : in std_ulogic;
     TXDLYHOLD : in std_ulogic;
     TXDLYOVRDEN : in std_ulogic;
     TXDLYSRESET : in std_ulogic;
     TXDLYUPDOWN : in std_ulogic;
     TXELECIDLE : in std_ulogic;
     TXHEADER : in std_logic_vector(5 downto 0);
     TXINHIBIT : in std_ulogic;
     TXLATCLK : in std_ulogic;
     TXLFPSTRESET : in std_ulogic;
     TXLFPSU2LPEXIT : in std_ulogic;
     TXLFPSU3WAKE : in std_ulogic;
     TXMAINCURSOR : in std_logic_vector(6 downto 0);
     TXMARGIN : in std_logic_vector(2 downto 0);
     TXMUXDCDEXHOLD : in std_ulogic;
     TXMUXDCDORWREN : in std_ulogic;
     TXONESZEROS : in std_ulogic;
     TXOUTCLKSEL : in std_logic_vector(2 downto 0);
     TXPCSRESET : in std_ulogic;
     TXPD : in std_logic_vector(1 downto 0);
     TXPDELECIDLEMODE : in std_ulogic;
     TXPHALIGN : in std_ulogic;
     TXPHALIGNEN : in std_ulogic;
     TXPHDLYPD : in std_ulogic;
     TXPHDLYRESET : in std_ulogic;
     TXPHDLYTSTCLK : in std_ulogic;
     TXPHINIT : in std_ulogic;
     TXPHOVRDEN : in std_ulogic;
     TXPIPPMEN : in std_ulogic;
     TXPIPPMOVRDEN : in std_ulogic;
     TXPIPPMPD : in std_ulogic;
     TXPIPPMSEL : in std_ulogic;
     TXPIPPMSTEPSIZE : in std_logic_vector(4 downto 0);
     TXPISOPD : in std_ulogic;
     TXPLLCLKSEL : in std_logic_vector(1 downto 0);
     TXPMARESET : in std_ulogic;
     TXPOLARITY : in std_ulogic;
     TXPOSTCURSOR : in std_logic_vector(4 downto 0);
     TXPRBSFORCEERR : in std_ulogic;
     TXPRBSSEL : in std_logic_vector(3 downto 0);
     TXPRECURSOR : in std_logic_vector(4 downto 0);
     TXPROGDIVRESET : in std_ulogic;
     TXRATE : in std_logic_vector(2 downto 0);
     TXRATEMODE : in std_ulogic;
     TXSEQUENCE : in std_logic_vector(6 downto 0);
     TXSWING : in std_ulogic;
     TXSYNCALLIN : in std_ulogic;
     TXSYNCIN : in std_ulogic;
     TXSYNCMODE : in std_ulogic;
     TXSYSCLKSEL : in std_logic_vector(1 downto 0);
     TXUSERRDY : in std_ulogic;
     TXUSRCLK : in std_ulogic;
     TXUSRCLK2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTYE4_CHANNEL : component is "PRIMITIVE";

----- component GTYE4_COMMON -----
component GTYE4_COMMON
  generic (
     AEN_QPLL0_FBDIV : bit := '1';
     AEN_QPLL1_FBDIV : bit := '1';
     AEN_SDM0TOGGLE : bit := '0';
     AEN_SDM1TOGGLE : bit := '0';
     A_SDM0TOGGLE : bit := '0';
     A_SDM1DATA_HIGH : std_logic_vector(8 downto 0) := "000000000";
     A_SDM1DATA_LOW : std_logic_vector(15 downto 0) := "0000000000000000";
     A_SDM1TOGGLE : bit := '0';
     BIAS_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG4 : std_logic_vector(15 downto 0) := X"0000";
     BIAS_CFG_RSVD : std_logic_vector(15 downto 0) := X"0000";
     COMMON_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     COMMON_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     POR_CFG : std_logic_vector(15 downto 0) := X"0000";
     PPF0_CFG : std_logic_vector(15 downto 0) := X"0F00";
     PPF1_CFG : std_logic_vector(15 downto 0) := X"0F00";
     QPLL0CLKOUT_RATE : string := "FULL";
     QPLL0_CFG0 : std_logic_vector(15 downto 0) := X"391C";
     QPLL0_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_CFG1_G3 : std_logic_vector(15 downto 0) := X"0020";
     QPLL0_CFG2 : std_logic_vector(15 downto 0) := X"0F80";
     QPLL0_CFG2_G3 : std_logic_vector(15 downto 0) := X"0F80";
     QPLL0_CFG3 : std_logic_vector(15 downto 0) := X"0120";
     QPLL0_CFG4 : std_logic_vector(15 downto 0) := X"0002";
     QPLL0_CP : std_logic_vector(9 downto 0) := "0000011111";
     QPLL0_CP_G3 : std_logic_vector(9 downto 0) := "0000011111";
     QPLL0_FBDIV : integer := 66;
     QPLL0_FBDIV_G3 : integer := 80;
     QPLL0_INIT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     QPLL0_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     QPLL0_LOCK_CFG_G3 : std_logic_vector(15 downto 0) := X"21E8";
     QPLL0_LPF : std_logic_vector(9 downto 0) := "1011111111";
     QPLL0_LPF_G3 : std_logic_vector(9 downto 0) := "1111111111";
     QPLL0_PCI_EN : bit := '0';
     QPLL0_RATE_SW_USE_DRP : bit := '0';
     QPLL0_REFCLK_DIV : integer := 1;
     QPLL0_SDM_CFG0 : std_logic_vector(15 downto 0) := X"0040";
     QPLL0_SDM_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL0_SDM_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1CLKOUT_RATE : string := "FULL";
     QPLL1_CFG0 : std_logic_vector(15 downto 0) := X"691C";
     QPLL1_CFG1 : std_logic_vector(15 downto 0) := X"0020";
     QPLL1_CFG1_G3 : std_logic_vector(15 downto 0) := X"0020";
     QPLL1_CFG2 : std_logic_vector(15 downto 0) := X"0F80";
     QPLL1_CFG2_G3 : std_logic_vector(15 downto 0) := X"0F80";
     QPLL1_CFG3 : std_logic_vector(15 downto 0) := X"0120";
     QPLL1_CFG4 : std_logic_vector(15 downto 0) := X"0002";
     QPLL1_CP : std_logic_vector(9 downto 0) := "0000011111";
     QPLL1_CP_G3 : std_logic_vector(9 downto 0) := "0000011111";
     QPLL1_FBDIV : integer := 66;
     QPLL1_FBDIV_G3 : integer := 80;
     QPLL1_INIT_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_INIT_CFG1 : std_logic_vector(7 downto 0) := X"00";
     QPLL1_LOCK_CFG : std_logic_vector(15 downto 0) := X"01E8";
     QPLL1_LOCK_CFG_G3 : std_logic_vector(15 downto 0) := X"21E8";
     QPLL1_LPF : std_logic_vector(9 downto 0) := "1011111111";
     QPLL1_LPF_G3 : std_logic_vector(9 downto 0) := "1111111111";
     QPLL1_PCI_EN : bit := '0';
     QPLL1_RATE_SW_USE_DRP : bit := '0';
     QPLL1_REFCLK_DIV : integer := 1;
     QPLL1_SDM_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_SDM_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     QPLL1_SDM_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR0 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR1 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR2 : std_logic_vector(15 downto 0) := X"0000";
     RSVD_ATTR3 : std_logic_vector(15 downto 0) := X"0000";
     RXRECCLKOUT0_SEL : std_logic_vector(1 downto 0) := "00";
     RXRECCLKOUT1_SEL : std_logic_vector(1 downto 0) := "00";
     SARC_ENB : bit := '0';
     SARC_SEL : bit := '0';
     SDM0INITSEED0_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM0INITSEED0_1 : std_logic_vector(8 downto 0) := "000000000";
     SDM1INITSEED0_0 : std_logic_vector(15 downto 0) := "0000000000000000";
     SDM1INITSEED0_1 : std_logic_vector(8 downto 0) := "000000000";
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     SIM_MODE : string := "FAST";
     SIM_RESET_SPEEDUP : string := "TRUE";
     UB_CFG0 : std_logic_vector(15 downto 0) := X"0000";
     UB_CFG1 : std_logic_vector(15 downto 0) := X"0000";
     UB_CFG2 : std_logic_vector(15 downto 0) := X"0000";
     UB_CFG3 : std_logic_vector(15 downto 0) := X"0000";
     UB_CFG4 : std_logic_vector(15 downto 0) := X"0000";
     UB_CFG5 : std_logic_vector(15 downto 0) := X"0400";
     UB_CFG6 : std_logic_vector(15 downto 0) := X"0000"
  );
  port (
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     PMARSVDOUT0 : out std_logic_vector(7 downto 0);
     PMARSVDOUT1 : out std_logic_vector(7 downto 0);
     QPLL0FBCLKLOST : out std_ulogic;
     QPLL0LOCK : out std_ulogic;
     QPLL0OUTCLK : out std_ulogic;
     QPLL0OUTREFCLK : out std_ulogic;
     QPLL0REFCLKLOST : out std_ulogic;
     QPLL1FBCLKLOST : out std_ulogic;
     QPLL1LOCK : out std_ulogic;
     QPLL1OUTCLK : out std_ulogic;
     QPLL1OUTREFCLK : out std_ulogic;
     QPLL1REFCLKLOST : out std_ulogic;
     QPLLDMONITOR0 : out std_logic_vector(7 downto 0);
     QPLLDMONITOR1 : out std_logic_vector(7 downto 0);
     REFCLKOUTMONITOR0 : out std_ulogic;
     REFCLKOUTMONITOR1 : out std_ulogic;
     RXRECCLK0SEL : out std_logic_vector(1 downto 0);
     RXRECCLK1SEL : out std_logic_vector(1 downto 0);
     SDM0FINALOUT : out std_logic_vector(3 downto 0);
     SDM0TESTDATA : out std_logic_vector(14 downto 0);
     SDM1FINALOUT : out std_logic_vector(3 downto 0);
     SDM1TESTDATA : out std_logic_vector(14 downto 0);
     UBDADDR : out std_logic_vector(15 downto 0);
     UBDEN : out std_ulogic;
     UBDI : out std_logic_vector(15 downto 0);
     UBDWE : out std_ulogic;
     UBMDMTDO : out std_ulogic;
     UBRSVDOUT : out std_ulogic;
     UBTXUART : out std_ulogic;
     BGBYPASSB : in std_ulogic;
     BGMONITORENB : in std_ulogic;
     BGPDB : in std_ulogic;
     BGRCALOVRD : in std_logic_vector(4 downto 0);
     BGRCALOVRDENB : in std_ulogic;
     DRPADDR : in std_logic_vector(15 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     GTGREFCLK0 : in std_ulogic;
     GTGREFCLK1 : in std_ulogic;
     GTNORTHREFCLK00 : in std_ulogic;
     GTNORTHREFCLK01 : in std_ulogic;
     GTNORTHREFCLK10 : in std_ulogic;
     GTNORTHREFCLK11 : in std_ulogic;
     GTREFCLK00 : in std_ulogic;
     GTREFCLK01 : in std_ulogic;
     GTREFCLK10 : in std_ulogic;
     GTREFCLK11 : in std_ulogic;
     GTSOUTHREFCLK00 : in std_ulogic;
     GTSOUTHREFCLK01 : in std_ulogic;
     GTSOUTHREFCLK10 : in std_ulogic;
     GTSOUTHREFCLK11 : in std_ulogic;
     PCIERATEQPLL0 : in std_logic_vector(2 downto 0);
     PCIERATEQPLL1 : in std_logic_vector(2 downto 0);
     PMARSVD0 : in std_logic_vector(7 downto 0);
     PMARSVD1 : in std_logic_vector(7 downto 0);
     QPLL0CLKRSVD0 : in std_ulogic;
     QPLL0CLKRSVD1 : in std_ulogic;
     QPLL0FBDIV : in std_logic_vector(7 downto 0);
     QPLL0LOCKDETCLK : in std_ulogic;
     QPLL0LOCKEN : in std_ulogic;
     QPLL0PD : in std_ulogic;
     QPLL0REFCLKSEL : in std_logic_vector(2 downto 0);
     QPLL0RESET : in std_ulogic;
     QPLL1CLKRSVD0 : in std_ulogic;
     QPLL1CLKRSVD1 : in std_ulogic;
     QPLL1FBDIV : in std_logic_vector(7 downto 0);
     QPLL1LOCKDETCLK : in std_ulogic;
     QPLL1LOCKEN : in std_ulogic;
     QPLL1PD : in std_ulogic;
     QPLL1REFCLKSEL : in std_logic_vector(2 downto 0);
     QPLL1RESET : in std_ulogic;
     QPLLRSVD1 : in std_logic_vector(7 downto 0);
     QPLLRSVD2 : in std_logic_vector(4 downto 0);
     QPLLRSVD3 : in std_logic_vector(4 downto 0);
     QPLLRSVD4 : in std_logic_vector(7 downto 0);
     RCALENB : in std_ulogic;
     SDM0DATA : in std_logic_vector(24 downto 0);
     SDM0RESET : in std_ulogic;
     SDM0TOGGLE : in std_ulogic;
     SDM0WIDTH : in std_logic_vector(1 downto 0);
     SDM1DATA : in std_logic_vector(24 downto 0);
     SDM1RESET : in std_ulogic;
     SDM1TOGGLE : in std_ulogic;
     SDM1WIDTH : in std_logic_vector(1 downto 0);
     UBCFGSTREAMEN : in std_ulogic;
     UBDO : in std_logic_vector(15 downto 0);
     UBDRDY : in std_ulogic;
     UBENABLE : in std_ulogic;
     UBGPI : in std_logic_vector(1 downto 0);
     UBINTR : in std_logic_vector(1 downto 0);
     UBIOLMBRST : in std_ulogic;
     UBMBRST : in std_ulogic;
     UBMDMCAPTURE : in std_ulogic;
     UBMDMDBGRST : in std_ulogic;
     UBMDMDBGUPDATE : in std_ulogic;
     UBMDMREGEN : in std_logic_vector(3 downto 0);
     UBMDMSHIFT : in std_ulogic;
     UBMDMSYSRST : in std_ulogic;
     UBMDMTCK : in std_ulogic;
     UBMDMTDI : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  GTYE4_COMMON : component is "PRIMITIVE";

----- component HARD_SYNC -----
component HARD_SYNC
  generic (
     INIT : bit := '0';
     IS_CLK_INVERTED : bit := '0';
     LATENCY : integer := 2
  );
  port (
     DOUT : out std_ulogic;
     CLK : in std_ulogic;
     DIN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  HARD_SYNC : component is "PRIMITIVE";

----- component HBM_ONE_STACK_INTF -----
component HBM_ONE_STACK_INTF
  generic (
     CLK_SEL_00 : string := "FALSE";
     CLK_SEL_01 : string := "FALSE";
     CLK_SEL_02 : string := "FALSE";
     CLK_SEL_03 : string := "FALSE";
     CLK_SEL_04 : string := "FALSE";
     CLK_SEL_05 : string := "FALSE";
     CLK_SEL_06 : string := "FALSE";
     CLK_SEL_07 : string := "FALSE";
     CLK_SEL_08 : string := "FALSE";
     CLK_SEL_09 : string := "FALSE";
     CLK_SEL_10 : string := "FALSE";
     CLK_SEL_11 : string := "FALSE";
     CLK_SEL_12 : string := "FALSE";
     CLK_SEL_13 : string := "FALSE";
     CLK_SEL_14 : string := "FALSE";
     CLK_SEL_15 : string := "FALSE";
     DATARATE_00 : integer := 1800;
     DATARATE_01 : integer := 1800;
     DATARATE_02 : integer := 1800;
     DATARATE_03 : integer := 1800;
     DATARATE_04 : integer := 1800;
     DATARATE_05 : integer := 1800;
     DATARATE_06 : integer := 1800;
     DATARATE_07 : integer := 1800;
     DA_LOCKOUT : string := "FALSE";
     IS_APB_0_PCLK_INVERTED : bit := '0';
     IS_APB_0_PRESET_N_INVERTED : bit := '0';
     IS_AXI_00_ACLK_INVERTED : bit := '0';
     IS_AXI_00_ARESET_N_INVERTED : bit := '0';
     IS_AXI_01_ACLK_INVERTED : bit := '0';
     IS_AXI_01_ARESET_N_INVERTED : bit := '0';
     IS_AXI_02_ACLK_INVERTED : bit := '0';
     IS_AXI_02_ARESET_N_INVERTED : bit := '0';
     IS_AXI_03_ACLK_INVERTED : bit := '0';
     IS_AXI_03_ARESET_N_INVERTED : bit := '0';
     IS_AXI_04_ACLK_INVERTED : bit := '0';
     IS_AXI_04_ARESET_N_INVERTED : bit := '0';
     IS_AXI_05_ACLK_INVERTED : bit := '0';
     IS_AXI_05_ARESET_N_INVERTED : bit := '0';
     IS_AXI_06_ACLK_INVERTED : bit := '0';
     IS_AXI_06_ARESET_N_INVERTED : bit := '0';
     IS_AXI_07_ACLK_INVERTED : bit := '0';
     IS_AXI_07_ARESET_N_INVERTED : bit := '0';
     IS_AXI_08_ACLK_INVERTED : bit := '0';
     IS_AXI_08_ARESET_N_INVERTED : bit := '0';
     IS_AXI_09_ACLK_INVERTED : bit := '0';
     IS_AXI_09_ARESET_N_INVERTED : bit := '0';
     IS_AXI_10_ACLK_INVERTED : bit := '0';
     IS_AXI_10_ARESET_N_INVERTED : bit := '0';
     IS_AXI_11_ACLK_INVERTED : bit := '0';
     IS_AXI_11_ARESET_N_INVERTED : bit := '0';
     IS_AXI_12_ACLK_INVERTED : bit := '0';
     IS_AXI_12_ARESET_N_INVERTED : bit := '0';
     IS_AXI_13_ACLK_INVERTED : bit := '0';
     IS_AXI_13_ARESET_N_INVERTED : bit := '0';
     IS_AXI_14_ACLK_INVERTED : bit := '0';
     IS_AXI_14_ARESET_N_INVERTED : bit := '0';
     IS_AXI_15_ACLK_INVERTED : bit := '0';
     IS_AXI_15_ARESET_N_INVERTED : bit := '0';
     MC_ENABLE_0 : string := "FALSE";
     MC_ENABLE_1 : string := "FALSE";
     MC_ENABLE_2 : string := "FALSE";
     MC_ENABLE_3 : string := "FALSE";
     MC_ENABLE_4 : string := "FALSE";
     MC_ENABLE_5 : string := "FALSE";
     MC_ENABLE_6 : string := "FALSE";
     MC_ENABLE_7 : string := "FALSE";
     MC_ENABLE_APB : string := "FALSE";
     PAGEHIT_PERCENT_00 : integer := 75;
     PHY_ENABLE_00 : string := "FALSE";
     PHY_ENABLE_01 : string := "FALSE";
     PHY_ENABLE_02 : string := "FALSE";
     PHY_ENABLE_03 : string := "FALSE";
     PHY_ENABLE_04 : string := "FALSE";
     PHY_ENABLE_05 : string := "FALSE";
     PHY_ENABLE_06 : string := "FALSE";
     PHY_ENABLE_07 : string := "FALSE";
     PHY_ENABLE_08 : string := "FALSE";
     PHY_ENABLE_09 : string := "FALSE";
     PHY_ENABLE_10 : string := "FALSE";
     PHY_ENABLE_11 : string := "FALSE";
     PHY_ENABLE_12 : string := "FALSE";
     PHY_ENABLE_13 : string := "FALSE";
     PHY_ENABLE_14 : string := "FALSE";
     PHY_ENABLE_15 : string := "FALSE";
     PHY_ENABLE_APB : string := "FALSE";
     PHY_PCLK_INVERT_01 : string := "FALSE";
     READ_PERCENT_00 : integer := 50;
     READ_PERCENT_01 : integer := 50;
     READ_PERCENT_02 : integer := 50;
     READ_PERCENT_03 : integer := 50;
     READ_PERCENT_04 : integer := 50;
     READ_PERCENT_05 : integer := 50;
     READ_PERCENT_06 : integer := 50;
     READ_PERCENT_07 : integer := 50;
     READ_PERCENT_08 : integer := 50;
     READ_PERCENT_09 : integer := 50;
     READ_PERCENT_10 : integer := 50;
     READ_PERCENT_11 : integer := 50;
     READ_PERCENT_12 : integer := 50;
     READ_PERCENT_13 : integer := 50;
     READ_PERCENT_14 : integer := 50;
     READ_PERCENT_15 : integer := 50;
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     STACK_LOCATION : integer := 0;
     SWITCH_ENABLE : string := "FALSE";
     WRITE_PERCENT_00 : integer := 50;
     WRITE_PERCENT_01 : integer := 50;
     WRITE_PERCENT_02 : integer := 50;
     WRITE_PERCENT_03 : integer := 50;
     WRITE_PERCENT_04 : integer := 50;
     WRITE_PERCENT_05 : integer := 50;
     WRITE_PERCENT_06 : integer := 50;
     WRITE_PERCENT_07 : integer := 50;
     WRITE_PERCENT_08 : integer := 50;
     WRITE_PERCENT_09 : integer := 50;
     WRITE_PERCENT_10 : integer := 50;
     WRITE_PERCENT_11 : integer := 50;
     WRITE_PERCENT_12 : integer := 50;
     WRITE_PERCENT_13 : integer := 50;
     WRITE_PERCENT_14 : integer := 50;
     WRITE_PERCENT_15 : integer := 50
  );
  port (
     APB_0_PRDATA : out std_logic_vector(31 downto 0);
     APB_0_PREADY : out std_ulogic;
     APB_0_PSLVERR : out std_ulogic;
     AXI_00_ARREADY : out std_ulogic;
     AXI_00_AWREADY : out std_ulogic;
     AXI_00_BID : out std_logic_vector(5 downto 0);
     AXI_00_BRESP : out std_logic_vector(1 downto 0);
     AXI_00_BVALID : out std_ulogic;
     AXI_00_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_00_DFI_CLK_BUF : out std_ulogic;
     AXI_00_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_00_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_00_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_00_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_00_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_00_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_00_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_00_DFI_RST_N_BUF : out std_ulogic;
     AXI_00_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_00_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_00_RDATA : out std_logic_vector(255 downto 0);
     AXI_00_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_00_RID : out std_logic_vector(5 downto 0);
     AXI_00_RLAST : out std_ulogic;
     AXI_00_RRESP : out std_logic_vector(1 downto 0);
     AXI_00_RVALID : out std_ulogic;
     AXI_00_WREADY : out std_ulogic;
     AXI_01_ARREADY : out std_ulogic;
     AXI_01_AWREADY : out std_ulogic;
     AXI_01_BID : out std_logic_vector(5 downto 0);
     AXI_01_BRESP : out std_logic_vector(1 downto 0);
     AXI_01_BVALID : out std_ulogic;
     AXI_01_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_01_DFI_CLK_BUF : out std_ulogic;
     AXI_01_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_01_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_01_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_01_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_01_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_01_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_01_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_01_DFI_RST_N_BUF : out std_ulogic;
     AXI_01_RDATA : out std_logic_vector(255 downto 0);
     AXI_01_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_01_RID : out std_logic_vector(5 downto 0);
     AXI_01_RLAST : out std_ulogic;
     AXI_01_RRESP : out std_logic_vector(1 downto 0);
     AXI_01_RVALID : out std_ulogic;
     AXI_01_WREADY : out std_ulogic;
     AXI_02_ARREADY : out std_ulogic;
     AXI_02_AWREADY : out std_ulogic;
     AXI_02_BID : out std_logic_vector(5 downto 0);
     AXI_02_BRESP : out std_logic_vector(1 downto 0);
     AXI_02_BVALID : out std_ulogic;
     AXI_02_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_02_DFI_CLK_BUF : out std_ulogic;
     AXI_02_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_02_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_02_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_02_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_02_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_02_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_02_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_02_DFI_RST_N_BUF : out std_ulogic;
     AXI_02_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_02_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_02_RDATA : out std_logic_vector(255 downto 0);
     AXI_02_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_02_RID : out std_logic_vector(5 downto 0);
     AXI_02_RLAST : out std_ulogic;
     AXI_02_RRESP : out std_logic_vector(1 downto 0);
     AXI_02_RVALID : out std_ulogic;
     AXI_02_WREADY : out std_ulogic;
     AXI_03_ARREADY : out std_ulogic;
     AXI_03_AWREADY : out std_ulogic;
     AXI_03_BID : out std_logic_vector(5 downto 0);
     AXI_03_BRESP : out std_logic_vector(1 downto 0);
     AXI_03_BVALID : out std_ulogic;
     AXI_03_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_03_DFI_CLK_BUF : out std_ulogic;
     AXI_03_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_03_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_03_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_03_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_03_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_03_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_03_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_03_DFI_RST_N_BUF : out std_ulogic;
     AXI_03_RDATA : out std_logic_vector(255 downto 0);
     AXI_03_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_03_RID : out std_logic_vector(5 downto 0);
     AXI_03_RLAST : out std_ulogic;
     AXI_03_RRESP : out std_logic_vector(1 downto 0);
     AXI_03_RVALID : out std_ulogic;
     AXI_03_WREADY : out std_ulogic;
     AXI_04_ARREADY : out std_ulogic;
     AXI_04_AWREADY : out std_ulogic;
     AXI_04_BID : out std_logic_vector(5 downto 0);
     AXI_04_BRESP : out std_logic_vector(1 downto 0);
     AXI_04_BVALID : out std_ulogic;
     AXI_04_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_04_DFI_CLK_BUF : out std_ulogic;
     AXI_04_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_04_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_04_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_04_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_04_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_04_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_04_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_04_DFI_RST_N_BUF : out std_ulogic;
     AXI_04_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_04_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_04_RDATA : out std_logic_vector(255 downto 0);
     AXI_04_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_04_RID : out std_logic_vector(5 downto 0);
     AXI_04_RLAST : out std_ulogic;
     AXI_04_RRESP : out std_logic_vector(1 downto 0);
     AXI_04_RVALID : out std_ulogic;
     AXI_04_WREADY : out std_ulogic;
     AXI_05_ARREADY : out std_ulogic;
     AXI_05_AWREADY : out std_ulogic;
     AXI_05_BID : out std_logic_vector(5 downto 0);
     AXI_05_BRESP : out std_logic_vector(1 downto 0);
     AXI_05_BVALID : out std_ulogic;
     AXI_05_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_05_DFI_CLK_BUF : out std_ulogic;
     AXI_05_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_05_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_05_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_05_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_05_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_05_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_05_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_05_DFI_RST_N_BUF : out std_ulogic;
     AXI_05_RDATA : out std_logic_vector(255 downto 0);
     AXI_05_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_05_RID : out std_logic_vector(5 downto 0);
     AXI_05_RLAST : out std_ulogic;
     AXI_05_RRESP : out std_logic_vector(1 downto 0);
     AXI_05_RVALID : out std_ulogic;
     AXI_05_WREADY : out std_ulogic;
     AXI_06_ARREADY : out std_ulogic;
     AXI_06_AWREADY : out std_ulogic;
     AXI_06_BID : out std_logic_vector(5 downto 0);
     AXI_06_BRESP : out std_logic_vector(1 downto 0);
     AXI_06_BVALID : out std_ulogic;
     AXI_06_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_06_DFI_CLK_BUF : out std_ulogic;
     AXI_06_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_06_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_06_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_06_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_06_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_06_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_06_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_06_DFI_RST_N_BUF : out std_ulogic;
     AXI_06_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_06_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_06_RDATA : out std_logic_vector(255 downto 0);
     AXI_06_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_06_RID : out std_logic_vector(5 downto 0);
     AXI_06_RLAST : out std_ulogic;
     AXI_06_RRESP : out std_logic_vector(1 downto 0);
     AXI_06_RVALID : out std_ulogic;
     AXI_06_WREADY : out std_ulogic;
     AXI_07_ARREADY : out std_ulogic;
     AXI_07_AWREADY : out std_ulogic;
     AXI_07_BID : out std_logic_vector(5 downto 0);
     AXI_07_BRESP : out std_logic_vector(1 downto 0);
     AXI_07_BVALID : out std_ulogic;
     AXI_07_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_07_DFI_CLK_BUF : out std_ulogic;
     AXI_07_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_07_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_07_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_07_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_07_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_07_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_07_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_07_DFI_RST_N_BUF : out std_ulogic;
     AXI_07_RDATA : out std_logic_vector(255 downto 0);
     AXI_07_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_07_RID : out std_logic_vector(5 downto 0);
     AXI_07_RLAST : out std_ulogic;
     AXI_07_RRESP : out std_logic_vector(1 downto 0);
     AXI_07_RVALID : out std_ulogic;
     AXI_07_WREADY : out std_ulogic;
     AXI_08_ARREADY : out std_ulogic;
     AXI_08_AWREADY : out std_ulogic;
     AXI_08_BID : out std_logic_vector(5 downto 0);
     AXI_08_BRESP : out std_logic_vector(1 downto 0);
     AXI_08_BVALID : out std_ulogic;
     AXI_08_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_08_DFI_CLK_BUF : out std_ulogic;
     AXI_08_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_08_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_08_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_08_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_08_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_08_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_08_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_08_DFI_RST_N_BUF : out std_ulogic;
     AXI_08_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_08_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_08_RDATA : out std_logic_vector(255 downto 0);
     AXI_08_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_08_RID : out std_logic_vector(5 downto 0);
     AXI_08_RLAST : out std_ulogic;
     AXI_08_RRESP : out std_logic_vector(1 downto 0);
     AXI_08_RVALID : out std_ulogic;
     AXI_08_WREADY : out std_ulogic;
     AXI_09_ARREADY : out std_ulogic;
     AXI_09_AWREADY : out std_ulogic;
     AXI_09_BID : out std_logic_vector(5 downto 0);
     AXI_09_BRESP : out std_logic_vector(1 downto 0);
     AXI_09_BVALID : out std_ulogic;
     AXI_09_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_09_DFI_CLK_BUF : out std_ulogic;
     AXI_09_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_09_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_09_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_09_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_09_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_09_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_09_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_09_DFI_RST_N_BUF : out std_ulogic;
     AXI_09_RDATA : out std_logic_vector(255 downto 0);
     AXI_09_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_09_RID : out std_logic_vector(5 downto 0);
     AXI_09_RLAST : out std_ulogic;
     AXI_09_RRESP : out std_logic_vector(1 downto 0);
     AXI_09_RVALID : out std_ulogic;
     AXI_09_WREADY : out std_ulogic;
     AXI_10_ARREADY : out std_ulogic;
     AXI_10_AWREADY : out std_ulogic;
     AXI_10_BID : out std_logic_vector(5 downto 0);
     AXI_10_BRESP : out std_logic_vector(1 downto 0);
     AXI_10_BVALID : out std_ulogic;
     AXI_10_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_10_DFI_CLK_BUF : out std_ulogic;
     AXI_10_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_10_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_10_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_10_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_10_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_10_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_10_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_10_DFI_RST_N_BUF : out std_ulogic;
     AXI_10_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_10_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_10_RDATA : out std_logic_vector(255 downto 0);
     AXI_10_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_10_RID : out std_logic_vector(5 downto 0);
     AXI_10_RLAST : out std_ulogic;
     AXI_10_RRESP : out std_logic_vector(1 downto 0);
     AXI_10_RVALID : out std_ulogic;
     AXI_10_WREADY : out std_ulogic;
     AXI_11_ARREADY : out std_ulogic;
     AXI_11_AWREADY : out std_ulogic;
     AXI_11_BID : out std_logic_vector(5 downto 0);
     AXI_11_BRESP : out std_logic_vector(1 downto 0);
     AXI_11_BVALID : out std_ulogic;
     AXI_11_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_11_DFI_CLK_BUF : out std_ulogic;
     AXI_11_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_11_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_11_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_11_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_11_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_11_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_11_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_11_DFI_RST_N_BUF : out std_ulogic;
     AXI_11_RDATA : out std_logic_vector(255 downto 0);
     AXI_11_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_11_RID : out std_logic_vector(5 downto 0);
     AXI_11_RLAST : out std_ulogic;
     AXI_11_RRESP : out std_logic_vector(1 downto 0);
     AXI_11_RVALID : out std_ulogic;
     AXI_11_WREADY : out std_ulogic;
     AXI_12_ARREADY : out std_ulogic;
     AXI_12_AWREADY : out std_ulogic;
     AXI_12_BID : out std_logic_vector(5 downto 0);
     AXI_12_BRESP : out std_logic_vector(1 downto 0);
     AXI_12_BVALID : out std_ulogic;
     AXI_12_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_12_DFI_CLK_BUF : out std_ulogic;
     AXI_12_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_12_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_12_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_12_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_12_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_12_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_12_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_12_DFI_RST_N_BUF : out std_ulogic;
     AXI_12_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_12_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_12_RDATA : out std_logic_vector(255 downto 0);
     AXI_12_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_12_RID : out std_logic_vector(5 downto 0);
     AXI_12_RLAST : out std_ulogic;
     AXI_12_RRESP : out std_logic_vector(1 downto 0);
     AXI_12_RVALID : out std_ulogic;
     AXI_12_WREADY : out std_ulogic;
     AXI_13_ARREADY : out std_ulogic;
     AXI_13_AWREADY : out std_ulogic;
     AXI_13_BID : out std_logic_vector(5 downto 0);
     AXI_13_BRESP : out std_logic_vector(1 downto 0);
     AXI_13_BVALID : out std_ulogic;
     AXI_13_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_13_DFI_CLK_BUF : out std_ulogic;
     AXI_13_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_13_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_13_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_13_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_13_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_13_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_13_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_13_DFI_RST_N_BUF : out std_ulogic;
     AXI_13_RDATA : out std_logic_vector(255 downto 0);
     AXI_13_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_13_RID : out std_logic_vector(5 downto 0);
     AXI_13_RLAST : out std_ulogic;
     AXI_13_RRESP : out std_logic_vector(1 downto 0);
     AXI_13_RVALID : out std_ulogic;
     AXI_13_WREADY : out std_ulogic;
     AXI_14_ARREADY : out std_ulogic;
     AXI_14_AWREADY : out std_ulogic;
     AXI_14_BID : out std_logic_vector(5 downto 0);
     AXI_14_BRESP : out std_logic_vector(1 downto 0);
     AXI_14_BVALID : out std_ulogic;
     AXI_14_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_14_DFI_CLK_BUF : out std_ulogic;
     AXI_14_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_14_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_14_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_14_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_14_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_14_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_14_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_14_DFI_RST_N_BUF : out std_ulogic;
     AXI_14_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_14_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_14_RDATA : out std_logic_vector(255 downto 0);
     AXI_14_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_14_RID : out std_logic_vector(5 downto 0);
     AXI_14_RLAST : out std_ulogic;
     AXI_14_RRESP : out std_logic_vector(1 downto 0);
     AXI_14_RVALID : out std_ulogic;
     AXI_14_WREADY : out std_ulogic;
     AXI_15_ARREADY : out std_ulogic;
     AXI_15_AWREADY : out std_ulogic;
     AXI_15_BID : out std_logic_vector(5 downto 0);
     AXI_15_BRESP : out std_logic_vector(1 downto 0);
     AXI_15_BVALID : out std_ulogic;
     AXI_15_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_15_DFI_CLK_BUF : out std_ulogic;
     AXI_15_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_15_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_15_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_15_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_15_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_15_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_15_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_15_DFI_RST_N_BUF : out std_ulogic;
     AXI_15_RDATA : out std_logic_vector(255 downto 0);
     AXI_15_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_15_RID : out std_logic_vector(5 downto 0);
     AXI_15_RLAST : out std_ulogic;
     AXI_15_RRESP : out std_logic_vector(1 downto 0);
     AXI_15_RVALID : out std_ulogic;
     AXI_15_WREADY : out std_ulogic;
     DRAM_0_STAT_CATTRIP : out std_ulogic;
     DRAM_0_STAT_TEMP : out std_logic_vector(2 downto 0);
     APB_0_PADDR : in std_logic_vector(21 downto 0);
     APB_0_PCLK : in std_ulogic;
     APB_0_PENABLE : in std_ulogic;
     APB_0_PRESET_N : in std_ulogic;
     APB_0_PSEL : in std_ulogic;
     APB_0_PWDATA : in std_logic_vector(31 downto 0);
     APB_0_PWRITE : in std_ulogic;
     AXI_00_ACLK : in std_ulogic;
     AXI_00_ARADDR : in std_logic_vector(36 downto 0);
     AXI_00_ARBURST : in std_logic_vector(1 downto 0);
     AXI_00_ARESET_N : in std_ulogic;
     AXI_00_ARID : in std_logic_vector(5 downto 0);
     AXI_00_ARLEN : in std_logic_vector(3 downto 0);
     AXI_00_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_00_ARVALID : in std_ulogic;
     AXI_00_AWADDR : in std_logic_vector(36 downto 0);
     AXI_00_AWBURST : in std_logic_vector(1 downto 0);
     AXI_00_AWID : in std_logic_vector(5 downto 0);
     AXI_00_AWLEN : in std_logic_vector(3 downto 0);
     AXI_00_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_00_AWVALID : in std_ulogic;
     AXI_00_BREADY : in std_ulogic;
     AXI_00_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_00_RREADY : in std_ulogic;
     AXI_00_WDATA : in std_logic_vector(255 downto 0);
     AXI_00_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_00_WLAST : in std_ulogic;
     AXI_00_WSTRB : in std_logic_vector(31 downto 0);
     AXI_00_WVALID : in std_ulogic;
     AXI_01_ACLK : in std_ulogic;
     AXI_01_ARADDR : in std_logic_vector(36 downto 0);
     AXI_01_ARBURST : in std_logic_vector(1 downto 0);
     AXI_01_ARESET_N : in std_ulogic;
     AXI_01_ARID : in std_logic_vector(5 downto 0);
     AXI_01_ARLEN : in std_logic_vector(3 downto 0);
     AXI_01_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_01_ARVALID : in std_ulogic;
     AXI_01_AWADDR : in std_logic_vector(36 downto 0);
     AXI_01_AWBURST : in std_logic_vector(1 downto 0);
     AXI_01_AWID : in std_logic_vector(5 downto 0);
     AXI_01_AWLEN : in std_logic_vector(3 downto 0);
     AXI_01_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_01_AWVALID : in std_ulogic;
     AXI_01_BREADY : in std_ulogic;
     AXI_01_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_01_RREADY : in std_ulogic;
     AXI_01_WDATA : in std_logic_vector(255 downto 0);
     AXI_01_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_01_WLAST : in std_ulogic;
     AXI_01_WSTRB : in std_logic_vector(31 downto 0);
     AXI_01_WVALID : in std_ulogic;
     AXI_02_ACLK : in std_ulogic;
     AXI_02_ARADDR : in std_logic_vector(36 downto 0);
     AXI_02_ARBURST : in std_logic_vector(1 downto 0);
     AXI_02_ARESET_N : in std_ulogic;
     AXI_02_ARID : in std_logic_vector(5 downto 0);
     AXI_02_ARLEN : in std_logic_vector(3 downto 0);
     AXI_02_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_02_ARVALID : in std_ulogic;
     AXI_02_AWADDR : in std_logic_vector(36 downto 0);
     AXI_02_AWBURST : in std_logic_vector(1 downto 0);
     AXI_02_AWID : in std_logic_vector(5 downto 0);
     AXI_02_AWLEN : in std_logic_vector(3 downto 0);
     AXI_02_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_02_AWVALID : in std_ulogic;
     AXI_02_BREADY : in std_ulogic;
     AXI_02_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_02_RREADY : in std_ulogic;
     AXI_02_WDATA : in std_logic_vector(255 downto 0);
     AXI_02_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_02_WLAST : in std_ulogic;
     AXI_02_WSTRB : in std_logic_vector(31 downto 0);
     AXI_02_WVALID : in std_ulogic;
     AXI_03_ACLK : in std_ulogic;
     AXI_03_ARADDR : in std_logic_vector(36 downto 0);
     AXI_03_ARBURST : in std_logic_vector(1 downto 0);
     AXI_03_ARESET_N : in std_ulogic;
     AXI_03_ARID : in std_logic_vector(5 downto 0);
     AXI_03_ARLEN : in std_logic_vector(3 downto 0);
     AXI_03_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_03_ARVALID : in std_ulogic;
     AXI_03_AWADDR : in std_logic_vector(36 downto 0);
     AXI_03_AWBURST : in std_logic_vector(1 downto 0);
     AXI_03_AWID : in std_logic_vector(5 downto 0);
     AXI_03_AWLEN : in std_logic_vector(3 downto 0);
     AXI_03_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_03_AWVALID : in std_ulogic;
     AXI_03_BREADY : in std_ulogic;
     AXI_03_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_03_RREADY : in std_ulogic;
     AXI_03_WDATA : in std_logic_vector(255 downto 0);
     AXI_03_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_03_WLAST : in std_ulogic;
     AXI_03_WSTRB : in std_logic_vector(31 downto 0);
     AXI_03_WVALID : in std_ulogic;
     AXI_04_ACLK : in std_ulogic;
     AXI_04_ARADDR : in std_logic_vector(36 downto 0);
     AXI_04_ARBURST : in std_logic_vector(1 downto 0);
     AXI_04_ARESET_N : in std_ulogic;
     AXI_04_ARID : in std_logic_vector(5 downto 0);
     AXI_04_ARLEN : in std_logic_vector(3 downto 0);
     AXI_04_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_04_ARVALID : in std_ulogic;
     AXI_04_AWADDR : in std_logic_vector(36 downto 0);
     AXI_04_AWBURST : in std_logic_vector(1 downto 0);
     AXI_04_AWID : in std_logic_vector(5 downto 0);
     AXI_04_AWLEN : in std_logic_vector(3 downto 0);
     AXI_04_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_04_AWVALID : in std_ulogic;
     AXI_04_BREADY : in std_ulogic;
     AXI_04_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_04_RREADY : in std_ulogic;
     AXI_04_WDATA : in std_logic_vector(255 downto 0);
     AXI_04_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_04_WLAST : in std_ulogic;
     AXI_04_WSTRB : in std_logic_vector(31 downto 0);
     AXI_04_WVALID : in std_ulogic;
     AXI_05_ACLK : in std_ulogic;
     AXI_05_ARADDR : in std_logic_vector(36 downto 0);
     AXI_05_ARBURST : in std_logic_vector(1 downto 0);
     AXI_05_ARESET_N : in std_ulogic;
     AXI_05_ARID : in std_logic_vector(5 downto 0);
     AXI_05_ARLEN : in std_logic_vector(3 downto 0);
     AXI_05_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_05_ARVALID : in std_ulogic;
     AXI_05_AWADDR : in std_logic_vector(36 downto 0);
     AXI_05_AWBURST : in std_logic_vector(1 downto 0);
     AXI_05_AWID : in std_logic_vector(5 downto 0);
     AXI_05_AWLEN : in std_logic_vector(3 downto 0);
     AXI_05_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_05_AWVALID : in std_ulogic;
     AXI_05_BREADY : in std_ulogic;
     AXI_05_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_05_RREADY : in std_ulogic;
     AXI_05_WDATA : in std_logic_vector(255 downto 0);
     AXI_05_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_05_WLAST : in std_ulogic;
     AXI_05_WSTRB : in std_logic_vector(31 downto 0);
     AXI_05_WVALID : in std_ulogic;
     AXI_06_ACLK : in std_ulogic;
     AXI_06_ARADDR : in std_logic_vector(36 downto 0);
     AXI_06_ARBURST : in std_logic_vector(1 downto 0);
     AXI_06_ARESET_N : in std_ulogic;
     AXI_06_ARID : in std_logic_vector(5 downto 0);
     AXI_06_ARLEN : in std_logic_vector(3 downto 0);
     AXI_06_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_06_ARVALID : in std_ulogic;
     AXI_06_AWADDR : in std_logic_vector(36 downto 0);
     AXI_06_AWBURST : in std_logic_vector(1 downto 0);
     AXI_06_AWID : in std_logic_vector(5 downto 0);
     AXI_06_AWLEN : in std_logic_vector(3 downto 0);
     AXI_06_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_06_AWVALID : in std_ulogic;
     AXI_06_BREADY : in std_ulogic;
     AXI_06_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_06_RREADY : in std_ulogic;
     AXI_06_WDATA : in std_logic_vector(255 downto 0);
     AXI_06_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_06_WLAST : in std_ulogic;
     AXI_06_WSTRB : in std_logic_vector(31 downto 0);
     AXI_06_WVALID : in std_ulogic;
     AXI_07_ACLK : in std_ulogic;
     AXI_07_ARADDR : in std_logic_vector(36 downto 0);
     AXI_07_ARBURST : in std_logic_vector(1 downto 0);
     AXI_07_ARESET_N : in std_ulogic;
     AXI_07_ARID : in std_logic_vector(5 downto 0);
     AXI_07_ARLEN : in std_logic_vector(3 downto 0);
     AXI_07_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_07_ARVALID : in std_ulogic;
     AXI_07_AWADDR : in std_logic_vector(36 downto 0);
     AXI_07_AWBURST : in std_logic_vector(1 downto 0);
     AXI_07_AWID : in std_logic_vector(5 downto 0);
     AXI_07_AWLEN : in std_logic_vector(3 downto 0);
     AXI_07_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_07_AWVALID : in std_ulogic;
     AXI_07_BREADY : in std_ulogic;
     AXI_07_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_07_RREADY : in std_ulogic;
     AXI_07_WDATA : in std_logic_vector(255 downto 0);
     AXI_07_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_07_WLAST : in std_ulogic;
     AXI_07_WSTRB : in std_logic_vector(31 downto 0);
     AXI_07_WVALID : in std_ulogic;
     AXI_08_ACLK : in std_ulogic;
     AXI_08_ARADDR : in std_logic_vector(36 downto 0);
     AXI_08_ARBURST : in std_logic_vector(1 downto 0);
     AXI_08_ARESET_N : in std_ulogic;
     AXI_08_ARID : in std_logic_vector(5 downto 0);
     AXI_08_ARLEN : in std_logic_vector(3 downto 0);
     AXI_08_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_08_ARVALID : in std_ulogic;
     AXI_08_AWADDR : in std_logic_vector(36 downto 0);
     AXI_08_AWBURST : in std_logic_vector(1 downto 0);
     AXI_08_AWID : in std_logic_vector(5 downto 0);
     AXI_08_AWLEN : in std_logic_vector(3 downto 0);
     AXI_08_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_08_AWVALID : in std_ulogic;
     AXI_08_BREADY : in std_ulogic;
     AXI_08_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_08_RREADY : in std_ulogic;
     AXI_08_WDATA : in std_logic_vector(255 downto 0);
     AXI_08_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_08_WLAST : in std_ulogic;
     AXI_08_WSTRB : in std_logic_vector(31 downto 0);
     AXI_08_WVALID : in std_ulogic;
     AXI_09_ACLK : in std_ulogic;
     AXI_09_ARADDR : in std_logic_vector(36 downto 0);
     AXI_09_ARBURST : in std_logic_vector(1 downto 0);
     AXI_09_ARESET_N : in std_ulogic;
     AXI_09_ARID : in std_logic_vector(5 downto 0);
     AXI_09_ARLEN : in std_logic_vector(3 downto 0);
     AXI_09_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_09_ARVALID : in std_ulogic;
     AXI_09_AWADDR : in std_logic_vector(36 downto 0);
     AXI_09_AWBURST : in std_logic_vector(1 downto 0);
     AXI_09_AWID : in std_logic_vector(5 downto 0);
     AXI_09_AWLEN : in std_logic_vector(3 downto 0);
     AXI_09_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_09_AWVALID : in std_ulogic;
     AXI_09_BREADY : in std_ulogic;
     AXI_09_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_09_RREADY : in std_ulogic;
     AXI_09_WDATA : in std_logic_vector(255 downto 0);
     AXI_09_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_09_WLAST : in std_ulogic;
     AXI_09_WSTRB : in std_logic_vector(31 downto 0);
     AXI_09_WVALID : in std_ulogic;
     AXI_10_ACLK : in std_ulogic;
     AXI_10_ARADDR : in std_logic_vector(36 downto 0);
     AXI_10_ARBURST : in std_logic_vector(1 downto 0);
     AXI_10_ARESET_N : in std_ulogic;
     AXI_10_ARID : in std_logic_vector(5 downto 0);
     AXI_10_ARLEN : in std_logic_vector(3 downto 0);
     AXI_10_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_10_ARVALID : in std_ulogic;
     AXI_10_AWADDR : in std_logic_vector(36 downto 0);
     AXI_10_AWBURST : in std_logic_vector(1 downto 0);
     AXI_10_AWID : in std_logic_vector(5 downto 0);
     AXI_10_AWLEN : in std_logic_vector(3 downto 0);
     AXI_10_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_10_AWVALID : in std_ulogic;
     AXI_10_BREADY : in std_ulogic;
     AXI_10_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_10_RREADY : in std_ulogic;
     AXI_10_WDATA : in std_logic_vector(255 downto 0);
     AXI_10_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_10_WLAST : in std_ulogic;
     AXI_10_WSTRB : in std_logic_vector(31 downto 0);
     AXI_10_WVALID : in std_ulogic;
     AXI_11_ACLK : in std_ulogic;
     AXI_11_ARADDR : in std_logic_vector(36 downto 0);
     AXI_11_ARBURST : in std_logic_vector(1 downto 0);
     AXI_11_ARESET_N : in std_ulogic;
     AXI_11_ARID : in std_logic_vector(5 downto 0);
     AXI_11_ARLEN : in std_logic_vector(3 downto 0);
     AXI_11_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_11_ARVALID : in std_ulogic;
     AXI_11_AWADDR : in std_logic_vector(36 downto 0);
     AXI_11_AWBURST : in std_logic_vector(1 downto 0);
     AXI_11_AWID : in std_logic_vector(5 downto 0);
     AXI_11_AWLEN : in std_logic_vector(3 downto 0);
     AXI_11_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_11_AWVALID : in std_ulogic;
     AXI_11_BREADY : in std_ulogic;
     AXI_11_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_11_RREADY : in std_ulogic;
     AXI_11_WDATA : in std_logic_vector(255 downto 0);
     AXI_11_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_11_WLAST : in std_ulogic;
     AXI_11_WSTRB : in std_logic_vector(31 downto 0);
     AXI_11_WVALID : in std_ulogic;
     AXI_12_ACLK : in std_ulogic;
     AXI_12_ARADDR : in std_logic_vector(36 downto 0);
     AXI_12_ARBURST : in std_logic_vector(1 downto 0);
     AXI_12_ARESET_N : in std_ulogic;
     AXI_12_ARID : in std_logic_vector(5 downto 0);
     AXI_12_ARLEN : in std_logic_vector(3 downto 0);
     AXI_12_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_12_ARVALID : in std_ulogic;
     AXI_12_AWADDR : in std_logic_vector(36 downto 0);
     AXI_12_AWBURST : in std_logic_vector(1 downto 0);
     AXI_12_AWID : in std_logic_vector(5 downto 0);
     AXI_12_AWLEN : in std_logic_vector(3 downto 0);
     AXI_12_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_12_AWVALID : in std_ulogic;
     AXI_12_BREADY : in std_ulogic;
     AXI_12_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_12_RREADY : in std_ulogic;
     AXI_12_WDATA : in std_logic_vector(255 downto 0);
     AXI_12_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_12_WLAST : in std_ulogic;
     AXI_12_WSTRB : in std_logic_vector(31 downto 0);
     AXI_12_WVALID : in std_ulogic;
     AXI_13_ACLK : in std_ulogic;
     AXI_13_ARADDR : in std_logic_vector(36 downto 0);
     AXI_13_ARBURST : in std_logic_vector(1 downto 0);
     AXI_13_ARESET_N : in std_ulogic;
     AXI_13_ARID : in std_logic_vector(5 downto 0);
     AXI_13_ARLEN : in std_logic_vector(3 downto 0);
     AXI_13_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_13_ARVALID : in std_ulogic;
     AXI_13_AWADDR : in std_logic_vector(36 downto 0);
     AXI_13_AWBURST : in std_logic_vector(1 downto 0);
     AXI_13_AWID : in std_logic_vector(5 downto 0);
     AXI_13_AWLEN : in std_logic_vector(3 downto 0);
     AXI_13_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_13_AWVALID : in std_ulogic;
     AXI_13_BREADY : in std_ulogic;
     AXI_13_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_13_RREADY : in std_ulogic;
     AXI_13_WDATA : in std_logic_vector(255 downto 0);
     AXI_13_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_13_WLAST : in std_ulogic;
     AXI_13_WSTRB : in std_logic_vector(31 downto 0);
     AXI_13_WVALID : in std_ulogic;
     AXI_14_ACLK : in std_ulogic;
     AXI_14_ARADDR : in std_logic_vector(36 downto 0);
     AXI_14_ARBURST : in std_logic_vector(1 downto 0);
     AXI_14_ARESET_N : in std_ulogic;
     AXI_14_ARID : in std_logic_vector(5 downto 0);
     AXI_14_ARLEN : in std_logic_vector(3 downto 0);
     AXI_14_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_14_ARVALID : in std_ulogic;
     AXI_14_AWADDR : in std_logic_vector(36 downto 0);
     AXI_14_AWBURST : in std_logic_vector(1 downto 0);
     AXI_14_AWID : in std_logic_vector(5 downto 0);
     AXI_14_AWLEN : in std_logic_vector(3 downto 0);
     AXI_14_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_14_AWVALID : in std_ulogic;
     AXI_14_BREADY : in std_ulogic;
     AXI_14_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_14_RREADY : in std_ulogic;
     AXI_14_WDATA : in std_logic_vector(255 downto 0);
     AXI_14_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_14_WLAST : in std_ulogic;
     AXI_14_WSTRB : in std_logic_vector(31 downto 0);
     AXI_14_WVALID : in std_ulogic;
     AXI_15_ACLK : in std_ulogic;
     AXI_15_ARADDR : in std_logic_vector(36 downto 0);
     AXI_15_ARBURST : in std_logic_vector(1 downto 0);
     AXI_15_ARESET_N : in std_ulogic;
     AXI_15_ARID : in std_logic_vector(5 downto 0);
     AXI_15_ARLEN : in std_logic_vector(3 downto 0);
     AXI_15_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_15_ARVALID : in std_ulogic;
     AXI_15_AWADDR : in std_logic_vector(36 downto 0);
     AXI_15_AWBURST : in std_logic_vector(1 downto 0);
     AXI_15_AWID : in std_logic_vector(5 downto 0);
     AXI_15_AWLEN : in std_logic_vector(3 downto 0);
     AXI_15_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_15_AWVALID : in std_ulogic;
     AXI_15_BREADY : in std_ulogic;
     AXI_15_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_15_RREADY : in std_ulogic;
     AXI_15_WDATA : in std_logic_vector(255 downto 0);
     AXI_15_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_15_WLAST : in std_ulogic;
     AXI_15_WSTRB : in std_logic_vector(31 downto 0);
     AXI_15_WVALID : in std_ulogic;
     BSCAN_DRCK : in std_ulogic;
     BSCAN_TCK : in std_ulogic;
     HBM_REF_CLK : in std_ulogic;
     MBIST_EN_00 : in std_ulogic;
     MBIST_EN_01 : in std_ulogic;
     MBIST_EN_02 : in std_ulogic;
     MBIST_EN_03 : in std_ulogic;
     MBIST_EN_04 : in std_ulogic;
     MBIST_EN_05 : in std_ulogic;
     MBIST_EN_06 : in std_ulogic;
     MBIST_EN_07 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  HBM_ONE_STACK_INTF : component is "PRIMITIVE";

----- component HBM_REF_CLK -----
component HBM_REF_CLK
  port (
     REF_CLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  HBM_REF_CLK : component is "PRIMITIVE";

----- component HBM_SNGLBLI_INTF_APB -----
component HBM_SNGLBLI_INTF_APB
  generic (
     CLK_SEL : string := "FALSE";
     IS_PCLK_INVERTED : bit := '0';
     IS_PRESET_N_INVERTED : bit := '0';
     MC_ENABLE : string := "FALSE";
     PHY_ENABLE : string := "FALSE";
     PHY_PCLK_INVERT : string := "FALSE";
     SWITCH_ENABLE : string := "FALSE"
  );
  port (
     CATTRIP_PIPE : out std_ulogic;
     PRDATA_PIPE : out std_logic_vector(31 downto 0);
     PREADY_PIPE : out std_ulogic;
     PSLVERR_PIPE : out std_ulogic;
     TEMP_PIPE : out std_logic_vector(2 downto 0);
     PADDR : in std_logic_vector(21 downto 0);
     PCLK : in std_ulogic;
     PENABLE : in std_ulogic;
     PRESET_N : in std_ulogic;
     PSEL : in std_ulogic;
     PWDATA : in std_logic_vector(31 downto 0);
     PWRITE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  HBM_SNGLBLI_INTF_APB : component is "PRIMITIVE";

----- component HBM_SNGLBLI_INTF_AXI -----
component HBM_SNGLBLI_INTF_AXI
  generic (
     CLK_SEL : string := "FALSE";
     DATARATE : integer := 1800;
     IS_ACLK_INVERTED : bit := '0';
     IS_ARESET_N_INVERTED : bit := '0';
     MC_ENABLE : string := "FALSE";
     PAGEHIT_PERCENT : integer := 75;
     PHY_ENABLE : string := "FALSE";
     READ_PERCENT : integer := 50;
     SWITCH_ENABLE : string := "FALSE";
     WRITE_PERCENT : integer := 50
  );
  port (
     ARREADY_PIPE : out std_ulogic;
     AWREADY_PIPE : out std_ulogic;
     BID_PIPE : out std_logic_vector(5 downto 0);
     BRESP_PIPE : out std_logic_vector(1 downto 0);
     BVALID_PIPE : out std_ulogic;
     DFI_AW_AERR_N_PIPE : out std_logic_vector(1 downto 0);
     DFI_CLK_BUF : out std_ulogic;
     DFI_CTRLUPD_ACK_PIPE : out std_ulogic;
     DFI_DBI_BYTE_DISABLE_PIPE : out std_logic_vector(7 downto 0);
     DFI_DW_RDDATA_DBI_PIPE : out std_logic_vector(20 downto 0);
     DFI_DW_RDDATA_DERR_PIPE : out std_logic_vector(7 downto 0);
     DFI_DW_RDDATA_PAR_VALID_PIPE : out std_logic_vector(1 downto 0);
     DFI_DW_RDDATA_VALID_PIPE : out std_logic_vector(1 downto 0);
     DFI_INIT_COMPLETE_PIPE : out std_ulogic;
     DFI_PHYUPD_REQ_PIPE : out std_ulogic;
     DFI_PHYUPD_TYPE_PIPE : out std_ulogic;
     DFI_PHY_LP_STATE_PIPE : out std_ulogic;
     DFI_RST_N_BUF : out std_ulogic;
     MC_STATUS : out std_logic_vector(5 downto 0);
     PHY_STATUS : out std_logic_vector(7 downto 0);
     RDATA_PARITY_PIPE : out std_logic_vector(31 downto 0);
     RDATA_PIPE : out std_logic_vector(255 downto 0);
     RID_PIPE : out std_logic_vector(5 downto 0);
     RLAST_PIPE : out std_ulogic;
     RRESP_PIPE : out std_logic_vector(1 downto 0);
     RVALID_PIPE : out std_ulogic;
     STATUS : out std_logic_vector(5 downto 0);
     WREADY_PIPE : out std_ulogic;
     ACLK : in std_ulogic;
     ARADDR : in std_logic_vector(36 downto 0);
     ARBURST : in std_logic_vector(1 downto 0);
     ARESET_N : in std_ulogic;
     ARID : in std_logic_vector(5 downto 0);
     ARLEN : in std_logic_vector(3 downto 0);
     ARSIZE : in std_logic_vector(2 downto 0);
     ARVALID : in std_ulogic;
     AWADDR : in std_logic_vector(36 downto 0);
     AWBURST : in std_logic_vector(1 downto 0);
     AWID : in std_logic_vector(5 downto 0);
     AWLEN : in std_logic_vector(3 downto 0);
     AWSIZE : in std_logic_vector(2 downto 0);
     AWVALID : in std_ulogic;
     BREADY : in std_ulogic;
     BSCAN_CK : in std_ulogic;
     DFI_LP_PWR_X_REQ : in std_ulogic;
     MBIST_EN : in std_ulogic;
     RREADY : in std_ulogic;
     WDATA : in std_logic_vector(255 downto 0);
     WDATA_PARITY : in std_logic_vector(31 downto 0);
     WLAST : in std_ulogic;
     WSTRB : in std_logic_vector(31 downto 0);
     WVALID : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  HBM_SNGLBLI_INTF_AXI : component is "PRIMITIVE";

----- component HBM_TWO_STACK_INTF -----
component HBM_TWO_STACK_INTF
  generic (
     CLK_SEL_00 : string := "FALSE";
     CLK_SEL_01 : string := "FALSE";
     CLK_SEL_02 : string := "FALSE";
     CLK_SEL_03 : string := "FALSE";
     CLK_SEL_04 : string := "FALSE";
     CLK_SEL_05 : string := "FALSE";
     CLK_SEL_06 : string := "FALSE";
     CLK_SEL_07 : string := "FALSE";
     CLK_SEL_08 : string := "FALSE";
     CLK_SEL_09 : string := "FALSE";
     CLK_SEL_10 : string := "FALSE";
     CLK_SEL_11 : string := "FALSE";
     CLK_SEL_12 : string := "FALSE";
     CLK_SEL_13 : string := "FALSE";
     CLK_SEL_14 : string := "FALSE";
     CLK_SEL_15 : string := "FALSE";
     CLK_SEL_16 : string := "FALSE";
     CLK_SEL_17 : string := "FALSE";
     CLK_SEL_18 : string := "FALSE";
     CLK_SEL_19 : string := "FALSE";
     CLK_SEL_20 : string := "FALSE";
     CLK_SEL_21 : string := "FALSE";
     CLK_SEL_22 : string := "FALSE";
     CLK_SEL_23 : string := "FALSE";
     CLK_SEL_24 : string := "FALSE";
     CLK_SEL_25 : string := "FALSE";
     CLK_SEL_26 : string := "FALSE";
     CLK_SEL_27 : string := "FALSE";
     CLK_SEL_28 : string := "FALSE";
     CLK_SEL_29 : string := "FALSE";
     CLK_SEL_30 : string := "FALSE";
     CLK_SEL_31 : string := "FALSE";
     DATARATE_00 : integer := 1800;
     DATARATE_01 : integer := 1800;
     DATARATE_02 : integer := 1800;
     DATARATE_03 : integer := 1800;
     DATARATE_04 : integer := 1800;
     DATARATE_05 : integer := 1800;
     DATARATE_06 : integer := 1800;
     DATARATE_07 : integer := 1800;
     DATARATE_08 : integer := 1800;
     DATARATE_09 : integer := 1800;
     DATARATE_10 : integer := 1800;
     DATARATE_11 : integer := 1800;
     DATARATE_12 : integer := 1800;
     DATARATE_13 : integer := 1800;
     DATARATE_14 : integer := 1800;
     DATARATE_15 : integer := 1800;
     DA_LOCKOUT_0 : string := "FALSE";
     DA_LOCKOUT_1 : string := "FALSE";
     IS_APB_0_PCLK_INVERTED : bit := '0';
     IS_APB_0_PRESET_N_INVERTED : bit := '0';
     IS_APB_1_PCLK_INVERTED : bit := '0';
     IS_APB_1_PRESET_N_INVERTED : bit := '0';
     IS_AXI_00_ACLK_INVERTED : bit := '0';
     IS_AXI_00_ARESET_N_INVERTED : bit := '0';
     IS_AXI_01_ACLK_INVERTED : bit := '0';
     IS_AXI_01_ARESET_N_INVERTED : bit := '0';
     IS_AXI_02_ACLK_INVERTED : bit := '0';
     IS_AXI_02_ARESET_N_INVERTED : bit := '0';
     IS_AXI_03_ACLK_INVERTED : bit := '0';
     IS_AXI_03_ARESET_N_INVERTED : bit := '0';
     IS_AXI_04_ACLK_INVERTED : bit := '0';
     IS_AXI_04_ARESET_N_INVERTED : bit := '0';
     IS_AXI_05_ACLK_INVERTED : bit := '0';
     IS_AXI_05_ARESET_N_INVERTED : bit := '0';
     IS_AXI_06_ACLK_INVERTED : bit := '0';
     IS_AXI_06_ARESET_N_INVERTED : bit := '0';
     IS_AXI_07_ACLK_INVERTED : bit := '0';
     IS_AXI_07_ARESET_N_INVERTED : bit := '0';
     IS_AXI_08_ACLK_INVERTED : bit := '0';
     IS_AXI_08_ARESET_N_INVERTED : bit := '0';
     IS_AXI_09_ACLK_INVERTED : bit := '0';
     IS_AXI_09_ARESET_N_INVERTED : bit := '0';
     IS_AXI_10_ACLK_INVERTED : bit := '0';
     IS_AXI_10_ARESET_N_INVERTED : bit := '0';
     IS_AXI_11_ACLK_INVERTED : bit := '0';
     IS_AXI_11_ARESET_N_INVERTED : bit := '0';
     IS_AXI_12_ACLK_INVERTED : bit := '0';
     IS_AXI_12_ARESET_N_INVERTED : bit := '0';
     IS_AXI_13_ACLK_INVERTED : bit := '0';
     IS_AXI_13_ARESET_N_INVERTED : bit := '0';
     IS_AXI_14_ACLK_INVERTED : bit := '0';
     IS_AXI_14_ARESET_N_INVERTED : bit := '0';
     IS_AXI_15_ACLK_INVERTED : bit := '0';
     IS_AXI_15_ARESET_N_INVERTED : bit := '0';
     IS_AXI_16_ACLK_INVERTED : bit := '0';
     IS_AXI_16_ARESET_N_INVERTED : bit := '0';
     IS_AXI_17_ACLK_INVERTED : bit := '0';
     IS_AXI_17_ARESET_N_INVERTED : bit := '0';
     IS_AXI_18_ACLK_INVERTED : bit := '0';
     IS_AXI_18_ARESET_N_INVERTED : bit := '0';
     IS_AXI_19_ACLK_INVERTED : bit := '0';
     IS_AXI_19_ARESET_N_INVERTED : bit := '0';
     IS_AXI_20_ACLK_INVERTED : bit := '0';
     IS_AXI_20_ARESET_N_INVERTED : bit := '0';
     IS_AXI_21_ACLK_INVERTED : bit := '0';
     IS_AXI_21_ARESET_N_INVERTED : bit := '0';
     IS_AXI_22_ACLK_INVERTED : bit := '0';
     IS_AXI_22_ARESET_N_INVERTED : bit := '0';
     IS_AXI_23_ACLK_INVERTED : bit := '0';
     IS_AXI_23_ARESET_N_INVERTED : bit := '0';
     IS_AXI_24_ACLK_INVERTED : bit := '0';
     IS_AXI_24_ARESET_N_INVERTED : bit := '0';
     IS_AXI_25_ACLK_INVERTED : bit := '0';
     IS_AXI_25_ARESET_N_INVERTED : bit := '0';
     IS_AXI_26_ACLK_INVERTED : bit := '0';
     IS_AXI_26_ARESET_N_INVERTED : bit := '0';
     IS_AXI_27_ACLK_INVERTED : bit := '0';
     IS_AXI_27_ARESET_N_INVERTED : bit := '0';
     IS_AXI_28_ACLK_INVERTED : bit := '0';
     IS_AXI_28_ARESET_N_INVERTED : bit := '0';
     IS_AXI_29_ACLK_INVERTED : bit := '0';
     IS_AXI_29_ARESET_N_INVERTED : bit := '0';
     IS_AXI_30_ACLK_INVERTED : bit := '0';
     IS_AXI_30_ARESET_N_INVERTED : bit := '0';
     IS_AXI_31_ACLK_INVERTED : bit := '0';
     IS_AXI_31_ARESET_N_INVERTED : bit := '0';
     MC_ENABLE_00 : string := "FALSE";
     MC_ENABLE_01 : string := "FALSE";
     MC_ENABLE_02 : string := "FALSE";
     MC_ENABLE_03 : string := "FALSE";
     MC_ENABLE_04 : string := "FALSE";
     MC_ENABLE_05 : string := "FALSE";
     MC_ENABLE_06 : string := "FALSE";
     MC_ENABLE_07 : string := "FALSE";
     MC_ENABLE_08 : string := "FALSE";
     MC_ENABLE_09 : string := "FALSE";
     MC_ENABLE_10 : string := "FALSE";
     MC_ENABLE_11 : string := "FALSE";
     MC_ENABLE_12 : string := "FALSE";
     MC_ENABLE_13 : string := "FALSE";
     MC_ENABLE_14 : string := "FALSE";
     MC_ENABLE_15 : string := "FALSE";
     MC_ENABLE_APB_00 : string := "FALSE";
     MC_ENABLE_APB_01 : string := "FALSE";
     PAGEHIT_PERCENT_00 : integer := 75;
     PAGEHIT_PERCENT_01 : integer := 75;
     PHY_ENABLE_00 : string := "FALSE";
     PHY_ENABLE_01 : string := "FALSE";
     PHY_ENABLE_02 : string := "FALSE";
     PHY_ENABLE_03 : string := "FALSE";
     PHY_ENABLE_04 : string := "FALSE";
     PHY_ENABLE_05 : string := "FALSE";
     PHY_ENABLE_06 : string := "FALSE";
     PHY_ENABLE_07 : string := "FALSE";
     PHY_ENABLE_08 : string := "FALSE";
     PHY_ENABLE_09 : string := "FALSE";
     PHY_ENABLE_10 : string := "FALSE";
     PHY_ENABLE_11 : string := "FALSE";
     PHY_ENABLE_12 : string := "FALSE";
     PHY_ENABLE_13 : string := "FALSE";
     PHY_ENABLE_14 : string := "FALSE";
     PHY_ENABLE_15 : string := "FALSE";
     PHY_ENABLE_16 : string := "FALSE";
     PHY_ENABLE_17 : string := "FALSE";
     PHY_ENABLE_18 : string := "FALSE";
     PHY_ENABLE_19 : string := "FALSE";
     PHY_ENABLE_20 : string := "FALSE";
     PHY_ENABLE_21 : string := "FALSE";
     PHY_ENABLE_22 : string := "FALSE";
     PHY_ENABLE_23 : string := "FALSE";
     PHY_ENABLE_24 : string := "FALSE";
     PHY_ENABLE_25 : string := "FALSE";
     PHY_ENABLE_26 : string := "FALSE";
     PHY_ENABLE_27 : string := "FALSE";
     PHY_ENABLE_28 : string := "FALSE";
     PHY_ENABLE_29 : string := "FALSE";
     PHY_ENABLE_30 : string := "FALSE";
     PHY_ENABLE_31 : string := "FALSE";
     PHY_ENABLE_APB_00 : string := "FALSE";
     PHY_ENABLE_APB_01 : string := "FALSE";
     PHY_PCLK_INVERT_01 : string := "FALSE";
     PHY_PCLK_INVERT_02 : string := "FALSE";
     READ_PERCENT_00 : integer := 50;
     READ_PERCENT_01 : integer := 50;
     READ_PERCENT_02 : integer := 50;
     READ_PERCENT_03 : integer := 50;
     READ_PERCENT_04 : integer := 50;
     READ_PERCENT_05 : integer := 50;
     READ_PERCENT_06 : integer := 50;
     READ_PERCENT_07 : integer := 50;
     READ_PERCENT_08 : integer := 50;
     READ_PERCENT_09 : integer := 50;
     READ_PERCENT_10 : integer := 50;
     READ_PERCENT_11 : integer := 50;
     READ_PERCENT_12 : integer := 50;
     READ_PERCENT_13 : integer := 50;
     READ_PERCENT_14 : integer := 50;
     READ_PERCENT_15 : integer := 50;
     READ_PERCENT_16 : integer := 50;
     READ_PERCENT_17 : integer := 50;
     READ_PERCENT_18 : integer := 50;
     READ_PERCENT_19 : integer := 50;
     READ_PERCENT_20 : integer := 50;
     READ_PERCENT_21 : integer := 50;
     READ_PERCENT_22 : integer := 50;
     READ_PERCENT_23 : integer := 50;
     READ_PERCENT_24 : integer := 50;
     READ_PERCENT_25 : integer := 50;
     READ_PERCENT_26 : integer := 50;
     READ_PERCENT_27 : integer := 50;
     READ_PERCENT_28 : integer := 50;
     READ_PERCENT_29 : integer := 50;
     READ_PERCENT_30 : integer := 50;
     READ_PERCENT_31 : integer := 50;
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     SWITCH_ENABLE_00 : string := "FALSE";
     SWITCH_ENABLE_01 : string := "FALSE";
     WRITE_PERCENT_00 : integer := 50;
     WRITE_PERCENT_01 : integer := 50;
     WRITE_PERCENT_02 : integer := 50;
     WRITE_PERCENT_03 : integer := 50;
     WRITE_PERCENT_04 : integer := 50;
     WRITE_PERCENT_05 : integer := 50;
     WRITE_PERCENT_06 : integer := 50;
     WRITE_PERCENT_07 : integer := 50;
     WRITE_PERCENT_08 : integer := 50;
     WRITE_PERCENT_09 : integer := 50;
     WRITE_PERCENT_10 : integer := 50;
     WRITE_PERCENT_11 : integer := 50;
     WRITE_PERCENT_12 : integer := 50;
     WRITE_PERCENT_13 : integer := 50;
     WRITE_PERCENT_14 : integer := 50;
     WRITE_PERCENT_15 : integer := 50;
     WRITE_PERCENT_16 : integer := 50;
     WRITE_PERCENT_17 : integer := 50;
     WRITE_PERCENT_18 : integer := 50;
     WRITE_PERCENT_19 : integer := 50;
     WRITE_PERCENT_20 : integer := 50;
     WRITE_PERCENT_21 : integer := 50;
     WRITE_PERCENT_22 : integer := 50;
     WRITE_PERCENT_23 : integer := 50;
     WRITE_PERCENT_24 : integer := 50;
     WRITE_PERCENT_25 : integer := 50;
     WRITE_PERCENT_26 : integer := 50;
     WRITE_PERCENT_27 : integer := 50;
     WRITE_PERCENT_28 : integer := 50;
     WRITE_PERCENT_29 : integer := 50;
     WRITE_PERCENT_30 : integer := 50;
     WRITE_PERCENT_31 : integer := 50
  );
  port (
     APB_0_PRDATA : out std_logic_vector(31 downto 0);
     APB_0_PREADY : out std_ulogic;
     APB_0_PSLVERR : out std_ulogic;
     APB_1_PRDATA : out std_logic_vector(31 downto 0);
     APB_1_PREADY : out std_ulogic;
     APB_1_PSLVERR : out std_ulogic;
     AXI_00_ARREADY : out std_ulogic;
     AXI_00_AWREADY : out std_ulogic;
     AXI_00_BID : out std_logic_vector(5 downto 0);
     AXI_00_BRESP : out std_logic_vector(1 downto 0);
     AXI_00_BVALID : out std_ulogic;
     AXI_00_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_00_DFI_CLK_BUF : out std_ulogic;
     AXI_00_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_00_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_00_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_00_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_00_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_00_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_00_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_00_DFI_RST_N_BUF : out std_ulogic;
     AXI_00_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_00_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_00_RDATA : out std_logic_vector(255 downto 0);
     AXI_00_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_00_RID : out std_logic_vector(5 downto 0);
     AXI_00_RLAST : out std_ulogic;
     AXI_00_RRESP : out std_logic_vector(1 downto 0);
     AXI_00_RVALID : out std_ulogic;
     AXI_00_WREADY : out std_ulogic;
     AXI_01_ARREADY : out std_ulogic;
     AXI_01_AWREADY : out std_ulogic;
     AXI_01_BID : out std_logic_vector(5 downto 0);
     AXI_01_BRESP : out std_logic_vector(1 downto 0);
     AXI_01_BVALID : out std_ulogic;
     AXI_01_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_01_DFI_CLK_BUF : out std_ulogic;
     AXI_01_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_01_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_01_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_01_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_01_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_01_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_01_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_01_DFI_RST_N_BUF : out std_ulogic;
     AXI_01_RDATA : out std_logic_vector(255 downto 0);
     AXI_01_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_01_RID : out std_logic_vector(5 downto 0);
     AXI_01_RLAST : out std_ulogic;
     AXI_01_RRESP : out std_logic_vector(1 downto 0);
     AXI_01_RVALID : out std_ulogic;
     AXI_01_WREADY : out std_ulogic;
     AXI_02_ARREADY : out std_ulogic;
     AXI_02_AWREADY : out std_ulogic;
     AXI_02_BID : out std_logic_vector(5 downto 0);
     AXI_02_BRESP : out std_logic_vector(1 downto 0);
     AXI_02_BVALID : out std_ulogic;
     AXI_02_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_02_DFI_CLK_BUF : out std_ulogic;
     AXI_02_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_02_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_02_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_02_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_02_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_02_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_02_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_02_DFI_RST_N_BUF : out std_ulogic;
     AXI_02_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_02_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_02_RDATA : out std_logic_vector(255 downto 0);
     AXI_02_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_02_RID : out std_logic_vector(5 downto 0);
     AXI_02_RLAST : out std_ulogic;
     AXI_02_RRESP : out std_logic_vector(1 downto 0);
     AXI_02_RVALID : out std_ulogic;
     AXI_02_WREADY : out std_ulogic;
     AXI_03_ARREADY : out std_ulogic;
     AXI_03_AWREADY : out std_ulogic;
     AXI_03_BID : out std_logic_vector(5 downto 0);
     AXI_03_BRESP : out std_logic_vector(1 downto 0);
     AXI_03_BVALID : out std_ulogic;
     AXI_03_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_03_DFI_CLK_BUF : out std_ulogic;
     AXI_03_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_03_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_03_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_03_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_03_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_03_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_03_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_03_DFI_RST_N_BUF : out std_ulogic;
     AXI_03_RDATA : out std_logic_vector(255 downto 0);
     AXI_03_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_03_RID : out std_logic_vector(5 downto 0);
     AXI_03_RLAST : out std_ulogic;
     AXI_03_RRESP : out std_logic_vector(1 downto 0);
     AXI_03_RVALID : out std_ulogic;
     AXI_03_WREADY : out std_ulogic;
     AXI_04_ARREADY : out std_ulogic;
     AXI_04_AWREADY : out std_ulogic;
     AXI_04_BID : out std_logic_vector(5 downto 0);
     AXI_04_BRESP : out std_logic_vector(1 downto 0);
     AXI_04_BVALID : out std_ulogic;
     AXI_04_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_04_DFI_CLK_BUF : out std_ulogic;
     AXI_04_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_04_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_04_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_04_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_04_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_04_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_04_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_04_DFI_RST_N_BUF : out std_ulogic;
     AXI_04_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_04_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_04_RDATA : out std_logic_vector(255 downto 0);
     AXI_04_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_04_RID : out std_logic_vector(5 downto 0);
     AXI_04_RLAST : out std_ulogic;
     AXI_04_RRESP : out std_logic_vector(1 downto 0);
     AXI_04_RVALID : out std_ulogic;
     AXI_04_WREADY : out std_ulogic;
     AXI_05_ARREADY : out std_ulogic;
     AXI_05_AWREADY : out std_ulogic;
     AXI_05_BID : out std_logic_vector(5 downto 0);
     AXI_05_BRESP : out std_logic_vector(1 downto 0);
     AXI_05_BVALID : out std_ulogic;
     AXI_05_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_05_DFI_CLK_BUF : out std_ulogic;
     AXI_05_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_05_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_05_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_05_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_05_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_05_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_05_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_05_DFI_RST_N_BUF : out std_ulogic;
     AXI_05_RDATA : out std_logic_vector(255 downto 0);
     AXI_05_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_05_RID : out std_logic_vector(5 downto 0);
     AXI_05_RLAST : out std_ulogic;
     AXI_05_RRESP : out std_logic_vector(1 downto 0);
     AXI_05_RVALID : out std_ulogic;
     AXI_05_WREADY : out std_ulogic;
     AXI_06_ARREADY : out std_ulogic;
     AXI_06_AWREADY : out std_ulogic;
     AXI_06_BID : out std_logic_vector(5 downto 0);
     AXI_06_BRESP : out std_logic_vector(1 downto 0);
     AXI_06_BVALID : out std_ulogic;
     AXI_06_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_06_DFI_CLK_BUF : out std_ulogic;
     AXI_06_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_06_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_06_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_06_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_06_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_06_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_06_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_06_DFI_RST_N_BUF : out std_ulogic;
     AXI_06_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_06_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_06_RDATA : out std_logic_vector(255 downto 0);
     AXI_06_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_06_RID : out std_logic_vector(5 downto 0);
     AXI_06_RLAST : out std_ulogic;
     AXI_06_RRESP : out std_logic_vector(1 downto 0);
     AXI_06_RVALID : out std_ulogic;
     AXI_06_WREADY : out std_ulogic;
     AXI_07_ARREADY : out std_ulogic;
     AXI_07_AWREADY : out std_ulogic;
     AXI_07_BID : out std_logic_vector(5 downto 0);
     AXI_07_BRESP : out std_logic_vector(1 downto 0);
     AXI_07_BVALID : out std_ulogic;
     AXI_07_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_07_DFI_CLK_BUF : out std_ulogic;
     AXI_07_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_07_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_07_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_07_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_07_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_07_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_07_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_07_DFI_RST_N_BUF : out std_ulogic;
     AXI_07_RDATA : out std_logic_vector(255 downto 0);
     AXI_07_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_07_RID : out std_logic_vector(5 downto 0);
     AXI_07_RLAST : out std_ulogic;
     AXI_07_RRESP : out std_logic_vector(1 downto 0);
     AXI_07_RVALID : out std_ulogic;
     AXI_07_WREADY : out std_ulogic;
     AXI_08_ARREADY : out std_ulogic;
     AXI_08_AWREADY : out std_ulogic;
     AXI_08_BID : out std_logic_vector(5 downto 0);
     AXI_08_BRESP : out std_logic_vector(1 downto 0);
     AXI_08_BVALID : out std_ulogic;
     AXI_08_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_08_DFI_CLK_BUF : out std_ulogic;
     AXI_08_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_08_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_08_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_08_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_08_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_08_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_08_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_08_DFI_RST_N_BUF : out std_ulogic;
     AXI_08_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_08_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_08_RDATA : out std_logic_vector(255 downto 0);
     AXI_08_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_08_RID : out std_logic_vector(5 downto 0);
     AXI_08_RLAST : out std_ulogic;
     AXI_08_RRESP : out std_logic_vector(1 downto 0);
     AXI_08_RVALID : out std_ulogic;
     AXI_08_WREADY : out std_ulogic;
     AXI_09_ARREADY : out std_ulogic;
     AXI_09_AWREADY : out std_ulogic;
     AXI_09_BID : out std_logic_vector(5 downto 0);
     AXI_09_BRESP : out std_logic_vector(1 downto 0);
     AXI_09_BVALID : out std_ulogic;
     AXI_09_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_09_DFI_CLK_BUF : out std_ulogic;
     AXI_09_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_09_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_09_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_09_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_09_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_09_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_09_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_09_DFI_RST_N_BUF : out std_ulogic;
     AXI_09_RDATA : out std_logic_vector(255 downto 0);
     AXI_09_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_09_RID : out std_logic_vector(5 downto 0);
     AXI_09_RLAST : out std_ulogic;
     AXI_09_RRESP : out std_logic_vector(1 downto 0);
     AXI_09_RVALID : out std_ulogic;
     AXI_09_WREADY : out std_ulogic;
     AXI_10_ARREADY : out std_ulogic;
     AXI_10_AWREADY : out std_ulogic;
     AXI_10_BID : out std_logic_vector(5 downto 0);
     AXI_10_BRESP : out std_logic_vector(1 downto 0);
     AXI_10_BVALID : out std_ulogic;
     AXI_10_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_10_DFI_CLK_BUF : out std_ulogic;
     AXI_10_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_10_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_10_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_10_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_10_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_10_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_10_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_10_DFI_RST_N_BUF : out std_ulogic;
     AXI_10_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_10_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_10_RDATA : out std_logic_vector(255 downto 0);
     AXI_10_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_10_RID : out std_logic_vector(5 downto 0);
     AXI_10_RLAST : out std_ulogic;
     AXI_10_RRESP : out std_logic_vector(1 downto 0);
     AXI_10_RVALID : out std_ulogic;
     AXI_10_WREADY : out std_ulogic;
     AXI_11_ARREADY : out std_ulogic;
     AXI_11_AWREADY : out std_ulogic;
     AXI_11_BID : out std_logic_vector(5 downto 0);
     AXI_11_BRESP : out std_logic_vector(1 downto 0);
     AXI_11_BVALID : out std_ulogic;
     AXI_11_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_11_DFI_CLK_BUF : out std_ulogic;
     AXI_11_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_11_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_11_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_11_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_11_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_11_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_11_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_11_DFI_RST_N_BUF : out std_ulogic;
     AXI_11_RDATA : out std_logic_vector(255 downto 0);
     AXI_11_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_11_RID : out std_logic_vector(5 downto 0);
     AXI_11_RLAST : out std_ulogic;
     AXI_11_RRESP : out std_logic_vector(1 downto 0);
     AXI_11_RVALID : out std_ulogic;
     AXI_11_WREADY : out std_ulogic;
     AXI_12_ARREADY : out std_ulogic;
     AXI_12_AWREADY : out std_ulogic;
     AXI_12_BID : out std_logic_vector(5 downto 0);
     AXI_12_BRESP : out std_logic_vector(1 downto 0);
     AXI_12_BVALID : out std_ulogic;
     AXI_12_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_12_DFI_CLK_BUF : out std_ulogic;
     AXI_12_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_12_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_12_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_12_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_12_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_12_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_12_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_12_DFI_RST_N_BUF : out std_ulogic;
     AXI_12_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_12_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_12_RDATA : out std_logic_vector(255 downto 0);
     AXI_12_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_12_RID : out std_logic_vector(5 downto 0);
     AXI_12_RLAST : out std_ulogic;
     AXI_12_RRESP : out std_logic_vector(1 downto 0);
     AXI_12_RVALID : out std_ulogic;
     AXI_12_WREADY : out std_ulogic;
     AXI_13_ARREADY : out std_ulogic;
     AXI_13_AWREADY : out std_ulogic;
     AXI_13_BID : out std_logic_vector(5 downto 0);
     AXI_13_BRESP : out std_logic_vector(1 downto 0);
     AXI_13_BVALID : out std_ulogic;
     AXI_13_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_13_DFI_CLK_BUF : out std_ulogic;
     AXI_13_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_13_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_13_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_13_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_13_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_13_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_13_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_13_DFI_RST_N_BUF : out std_ulogic;
     AXI_13_RDATA : out std_logic_vector(255 downto 0);
     AXI_13_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_13_RID : out std_logic_vector(5 downto 0);
     AXI_13_RLAST : out std_ulogic;
     AXI_13_RRESP : out std_logic_vector(1 downto 0);
     AXI_13_RVALID : out std_ulogic;
     AXI_13_WREADY : out std_ulogic;
     AXI_14_ARREADY : out std_ulogic;
     AXI_14_AWREADY : out std_ulogic;
     AXI_14_BID : out std_logic_vector(5 downto 0);
     AXI_14_BRESP : out std_logic_vector(1 downto 0);
     AXI_14_BVALID : out std_ulogic;
     AXI_14_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_14_DFI_CLK_BUF : out std_ulogic;
     AXI_14_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_14_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_14_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_14_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_14_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_14_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_14_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_14_DFI_RST_N_BUF : out std_ulogic;
     AXI_14_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_14_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_14_RDATA : out std_logic_vector(255 downto 0);
     AXI_14_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_14_RID : out std_logic_vector(5 downto 0);
     AXI_14_RLAST : out std_ulogic;
     AXI_14_RRESP : out std_logic_vector(1 downto 0);
     AXI_14_RVALID : out std_ulogic;
     AXI_14_WREADY : out std_ulogic;
     AXI_15_ARREADY : out std_ulogic;
     AXI_15_AWREADY : out std_ulogic;
     AXI_15_BID : out std_logic_vector(5 downto 0);
     AXI_15_BRESP : out std_logic_vector(1 downto 0);
     AXI_15_BVALID : out std_ulogic;
     AXI_15_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_15_DFI_CLK_BUF : out std_ulogic;
     AXI_15_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_15_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_15_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_15_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_15_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_15_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_15_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_15_DFI_RST_N_BUF : out std_ulogic;
     AXI_15_RDATA : out std_logic_vector(255 downto 0);
     AXI_15_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_15_RID : out std_logic_vector(5 downto 0);
     AXI_15_RLAST : out std_ulogic;
     AXI_15_RRESP : out std_logic_vector(1 downto 0);
     AXI_15_RVALID : out std_ulogic;
     AXI_15_WREADY : out std_ulogic;
     AXI_16_ARREADY : out std_ulogic;
     AXI_16_AWREADY : out std_ulogic;
     AXI_16_BID : out std_logic_vector(5 downto 0);
     AXI_16_BRESP : out std_logic_vector(1 downto 0);
     AXI_16_BVALID : out std_ulogic;
     AXI_16_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_16_DFI_CLK_BUF : out std_ulogic;
     AXI_16_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_16_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_16_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_16_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_16_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_16_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_16_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_16_DFI_RST_N_BUF : out std_ulogic;
     AXI_16_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_16_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_16_RDATA : out std_logic_vector(255 downto 0);
     AXI_16_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_16_RID : out std_logic_vector(5 downto 0);
     AXI_16_RLAST : out std_ulogic;
     AXI_16_RRESP : out std_logic_vector(1 downto 0);
     AXI_16_RVALID : out std_ulogic;
     AXI_16_WREADY : out std_ulogic;
     AXI_17_ARREADY : out std_ulogic;
     AXI_17_AWREADY : out std_ulogic;
     AXI_17_BID : out std_logic_vector(5 downto 0);
     AXI_17_BRESP : out std_logic_vector(1 downto 0);
     AXI_17_BVALID : out std_ulogic;
     AXI_17_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_17_DFI_CLK_BUF : out std_ulogic;
     AXI_17_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_17_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_17_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_17_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_17_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_17_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_17_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_17_DFI_RST_N_BUF : out std_ulogic;
     AXI_17_RDATA : out std_logic_vector(255 downto 0);
     AXI_17_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_17_RID : out std_logic_vector(5 downto 0);
     AXI_17_RLAST : out std_ulogic;
     AXI_17_RRESP : out std_logic_vector(1 downto 0);
     AXI_17_RVALID : out std_ulogic;
     AXI_17_WREADY : out std_ulogic;
     AXI_18_ARREADY : out std_ulogic;
     AXI_18_AWREADY : out std_ulogic;
     AXI_18_BID : out std_logic_vector(5 downto 0);
     AXI_18_BRESP : out std_logic_vector(1 downto 0);
     AXI_18_BVALID : out std_ulogic;
     AXI_18_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_18_DFI_CLK_BUF : out std_ulogic;
     AXI_18_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_18_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_18_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_18_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_18_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_18_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_18_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_18_DFI_RST_N_BUF : out std_ulogic;
     AXI_18_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_18_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_18_RDATA : out std_logic_vector(255 downto 0);
     AXI_18_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_18_RID : out std_logic_vector(5 downto 0);
     AXI_18_RLAST : out std_ulogic;
     AXI_18_RRESP : out std_logic_vector(1 downto 0);
     AXI_18_RVALID : out std_ulogic;
     AXI_18_WREADY : out std_ulogic;
     AXI_19_ARREADY : out std_ulogic;
     AXI_19_AWREADY : out std_ulogic;
     AXI_19_BID : out std_logic_vector(5 downto 0);
     AXI_19_BRESP : out std_logic_vector(1 downto 0);
     AXI_19_BVALID : out std_ulogic;
     AXI_19_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_19_DFI_CLK_BUF : out std_ulogic;
     AXI_19_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_19_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_19_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_19_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_19_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_19_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_19_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_19_DFI_RST_N_BUF : out std_ulogic;
     AXI_19_RDATA : out std_logic_vector(255 downto 0);
     AXI_19_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_19_RID : out std_logic_vector(5 downto 0);
     AXI_19_RLAST : out std_ulogic;
     AXI_19_RRESP : out std_logic_vector(1 downto 0);
     AXI_19_RVALID : out std_ulogic;
     AXI_19_WREADY : out std_ulogic;
     AXI_20_ARREADY : out std_ulogic;
     AXI_20_AWREADY : out std_ulogic;
     AXI_20_BID : out std_logic_vector(5 downto 0);
     AXI_20_BRESP : out std_logic_vector(1 downto 0);
     AXI_20_BVALID : out std_ulogic;
     AXI_20_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_20_DFI_CLK_BUF : out std_ulogic;
     AXI_20_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_20_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_20_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_20_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_20_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_20_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_20_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_20_DFI_RST_N_BUF : out std_ulogic;
     AXI_20_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_20_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_20_RDATA : out std_logic_vector(255 downto 0);
     AXI_20_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_20_RID : out std_logic_vector(5 downto 0);
     AXI_20_RLAST : out std_ulogic;
     AXI_20_RRESP : out std_logic_vector(1 downto 0);
     AXI_20_RVALID : out std_ulogic;
     AXI_20_WREADY : out std_ulogic;
     AXI_21_ARREADY : out std_ulogic;
     AXI_21_AWREADY : out std_ulogic;
     AXI_21_BID : out std_logic_vector(5 downto 0);
     AXI_21_BRESP : out std_logic_vector(1 downto 0);
     AXI_21_BVALID : out std_ulogic;
     AXI_21_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_21_DFI_CLK_BUF : out std_ulogic;
     AXI_21_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_21_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_21_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_21_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_21_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_21_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_21_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_21_DFI_RST_N_BUF : out std_ulogic;
     AXI_21_RDATA : out std_logic_vector(255 downto 0);
     AXI_21_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_21_RID : out std_logic_vector(5 downto 0);
     AXI_21_RLAST : out std_ulogic;
     AXI_21_RRESP : out std_logic_vector(1 downto 0);
     AXI_21_RVALID : out std_ulogic;
     AXI_21_WREADY : out std_ulogic;
     AXI_22_ARREADY : out std_ulogic;
     AXI_22_AWREADY : out std_ulogic;
     AXI_22_BID : out std_logic_vector(5 downto 0);
     AXI_22_BRESP : out std_logic_vector(1 downto 0);
     AXI_22_BVALID : out std_ulogic;
     AXI_22_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_22_DFI_CLK_BUF : out std_ulogic;
     AXI_22_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_22_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_22_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_22_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_22_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_22_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_22_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_22_DFI_RST_N_BUF : out std_ulogic;
     AXI_22_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_22_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_22_RDATA : out std_logic_vector(255 downto 0);
     AXI_22_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_22_RID : out std_logic_vector(5 downto 0);
     AXI_22_RLAST : out std_ulogic;
     AXI_22_RRESP : out std_logic_vector(1 downto 0);
     AXI_22_RVALID : out std_ulogic;
     AXI_22_WREADY : out std_ulogic;
     AXI_23_ARREADY : out std_ulogic;
     AXI_23_AWREADY : out std_ulogic;
     AXI_23_BID : out std_logic_vector(5 downto 0);
     AXI_23_BRESP : out std_logic_vector(1 downto 0);
     AXI_23_BVALID : out std_ulogic;
     AXI_23_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_23_DFI_CLK_BUF : out std_ulogic;
     AXI_23_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_23_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_23_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_23_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_23_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_23_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_23_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_23_DFI_RST_N_BUF : out std_ulogic;
     AXI_23_RDATA : out std_logic_vector(255 downto 0);
     AXI_23_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_23_RID : out std_logic_vector(5 downto 0);
     AXI_23_RLAST : out std_ulogic;
     AXI_23_RRESP : out std_logic_vector(1 downto 0);
     AXI_23_RVALID : out std_ulogic;
     AXI_23_WREADY : out std_ulogic;
     AXI_24_ARREADY : out std_ulogic;
     AXI_24_AWREADY : out std_ulogic;
     AXI_24_BID : out std_logic_vector(5 downto 0);
     AXI_24_BRESP : out std_logic_vector(1 downto 0);
     AXI_24_BVALID : out std_ulogic;
     AXI_24_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_24_DFI_CLK_BUF : out std_ulogic;
     AXI_24_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_24_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_24_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_24_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_24_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_24_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_24_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_24_DFI_RST_N_BUF : out std_ulogic;
     AXI_24_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_24_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_24_RDATA : out std_logic_vector(255 downto 0);
     AXI_24_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_24_RID : out std_logic_vector(5 downto 0);
     AXI_24_RLAST : out std_ulogic;
     AXI_24_RRESP : out std_logic_vector(1 downto 0);
     AXI_24_RVALID : out std_ulogic;
     AXI_24_WREADY : out std_ulogic;
     AXI_25_ARREADY : out std_ulogic;
     AXI_25_AWREADY : out std_ulogic;
     AXI_25_BID : out std_logic_vector(5 downto 0);
     AXI_25_BRESP : out std_logic_vector(1 downto 0);
     AXI_25_BVALID : out std_ulogic;
     AXI_25_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_25_DFI_CLK_BUF : out std_ulogic;
     AXI_25_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_25_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_25_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_25_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_25_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_25_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_25_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_25_DFI_RST_N_BUF : out std_ulogic;
     AXI_25_RDATA : out std_logic_vector(255 downto 0);
     AXI_25_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_25_RID : out std_logic_vector(5 downto 0);
     AXI_25_RLAST : out std_ulogic;
     AXI_25_RRESP : out std_logic_vector(1 downto 0);
     AXI_25_RVALID : out std_ulogic;
     AXI_25_WREADY : out std_ulogic;
     AXI_26_ARREADY : out std_ulogic;
     AXI_26_AWREADY : out std_ulogic;
     AXI_26_BID : out std_logic_vector(5 downto 0);
     AXI_26_BRESP : out std_logic_vector(1 downto 0);
     AXI_26_BVALID : out std_ulogic;
     AXI_26_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_26_DFI_CLK_BUF : out std_ulogic;
     AXI_26_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_26_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_26_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_26_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_26_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_26_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_26_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_26_DFI_RST_N_BUF : out std_ulogic;
     AXI_26_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_26_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_26_RDATA : out std_logic_vector(255 downto 0);
     AXI_26_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_26_RID : out std_logic_vector(5 downto 0);
     AXI_26_RLAST : out std_ulogic;
     AXI_26_RRESP : out std_logic_vector(1 downto 0);
     AXI_26_RVALID : out std_ulogic;
     AXI_26_WREADY : out std_ulogic;
     AXI_27_ARREADY : out std_ulogic;
     AXI_27_AWREADY : out std_ulogic;
     AXI_27_BID : out std_logic_vector(5 downto 0);
     AXI_27_BRESP : out std_logic_vector(1 downto 0);
     AXI_27_BVALID : out std_ulogic;
     AXI_27_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_27_DFI_CLK_BUF : out std_ulogic;
     AXI_27_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_27_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_27_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_27_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_27_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_27_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_27_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_27_DFI_RST_N_BUF : out std_ulogic;
     AXI_27_RDATA : out std_logic_vector(255 downto 0);
     AXI_27_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_27_RID : out std_logic_vector(5 downto 0);
     AXI_27_RLAST : out std_ulogic;
     AXI_27_RRESP : out std_logic_vector(1 downto 0);
     AXI_27_RVALID : out std_ulogic;
     AXI_27_WREADY : out std_ulogic;
     AXI_28_ARREADY : out std_ulogic;
     AXI_28_AWREADY : out std_ulogic;
     AXI_28_BID : out std_logic_vector(5 downto 0);
     AXI_28_BRESP : out std_logic_vector(1 downto 0);
     AXI_28_BVALID : out std_ulogic;
     AXI_28_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_28_DFI_CLK_BUF : out std_ulogic;
     AXI_28_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_28_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_28_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_28_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_28_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_28_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_28_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_28_DFI_RST_N_BUF : out std_ulogic;
     AXI_28_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_28_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_28_RDATA : out std_logic_vector(255 downto 0);
     AXI_28_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_28_RID : out std_logic_vector(5 downto 0);
     AXI_28_RLAST : out std_ulogic;
     AXI_28_RRESP : out std_logic_vector(1 downto 0);
     AXI_28_RVALID : out std_ulogic;
     AXI_28_WREADY : out std_ulogic;
     AXI_29_ARREADY : out std_ulogic;
     AXI_29_AWREADY : out std_ulogic;
     AXI_29_BID : out std_logic_vector(5 downto 0);
     AXI_29_BRESP : out std_logic_vector(1 downto 0);
     AXI_29_BVALID : out std_ulogic;
     AXI_29_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_29_DFI_CLK_BUF : out std_ulogic;
     AXI_29_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_29_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_29_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_29_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_29_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_29_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_29_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_29_DFI_RST_N_BUF : out std_ulogic;
     AXI_29_RDATA : out std_logic_vector(255 downto 0);
     AXI_29_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_29_RID : out std_logic_vector(5 downto 0);
     AXI_29_RLAST : out std_ulogic;
     AXI_29_RRESP : out std_logic_vector(1 downto 0);
     AXI_29_RVALID : out std_ulogic;
     AXI_29_WREADY : out std_ulogic;
     AXI_30_ARREADY : out std_ulogic;
     AXI_30_AWREADY : out std_ulogic;
     AXI_30_BID : out std_logic_vector(5 downto 0);
     AXI_30_BRESP : out std_logic_vector(1 downto 0);
     AXI_30_BVALID : out std_ulogic;
     AXI_30_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_30_DFI_CLK_BUF : out std_ulogic;
     AXI_30_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_30_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_30_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_30_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_30_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_30_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_30_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_30_DFI_RST_N_BUF : out std_ulogic;
     AXI_30_MC_STATUS : out std_logic_vector(5 downto 0);
     AXI_30_PHY_STATUS : out std_logic_vector(7 downto 0);
     AXI_30_RDATA : out std_logic_vector(255 downto 0);
     AXI_30_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_30_RID : out std_logic_vector(5 downto 0);
     AXI_30_RLAST : out std_ulogic;
     AXI_30_RRESP : out std_logic_vector(1 downto 0);
     AXI_30_RVALID : out std_ulogic;
     AXI_30_WREADY : out std_ulogic;
     AXI_31_ARREADY : out std_ulogic;
     AXI_31_AWREADY : out std_ulogic;
     AXI_31_BID : out std_logic_vector(5 downto 0);
     AXI_31_BRESP : out std_logic_vector(1 downto 0);
     AXI_31_BVALID : out std_ulogic;
     AXI_31_DFI_AW_AERR_N : out std_logic_vector(1 downto 0);
     AXI_31_DFI_CLK_BUF : out std_ulogic;
     AXI_31_DFI_DBI_BYTE_DISABLE : out std_logic_vector(7 downto 0);
     AXI_31_DFI_DW_RDDATA_DBI : out std_logic_vector(20 downto 0);
     AXI_31_DFI_DW_RDDATA_DERR : out std_logic_vector(7 downto 0);
     AXI_31_DFI_DW_RDDATA_VALID : out std_logic_vector(1 downto 0);
     AXI_31_DFI_INIT_COMPLETE : out std_ulogic;
     AXI_31_DFI_PHYUPD_REQ : out std_ulogic;
     AXI_31_DFI_PHY_LP_STATE : out std_ulogic;
     AXI_31_DFI_RST_N_BUF : out std_ulogic;
     AXI_31_RDATA : out std_logic_vector(255 downto 0);
     AXI_31_RDATA_PARITY : out std_logic_vector(31 downto 0);
     AXI_31_RID : out std_logic_vector(5 downto 0);
     AXI_31_RLAST : out std_ulogic;
     AXI_31_RRESP : out std_logic_vector(1 downto 0);
     AXI_31_RVALID : out std_ulogic;
     AXI_31_WREADY : out std_ulogic;
     DRAM_0_STAT_CATTRIP : out std_ulogic;
     DRAM_0_STAT_TEMP : out std_logic_vector(2 downto 0);
     DRAM_1_STAT_CATTRIP : out std_ulogic;
     DRAM_1_STAT_TEMP : out std_logic_vector(2 downto 0);
     APB_0_PADDR : in std_logic_vector(21 downto 0);
     APB_0_PCLK : in std_ulogic;
     APB_0_PENABLE : in std_ulogic;
     APB_0_PRESET_N : in std_ulogic;
     APB_0_PSEL : in std_ulogic;
     APB_0_PWDATA : in std_logic_vector(31 downto 0);
     APB_0_PWRITE : in std_ulogic;
     APB_1_PADDR : in std_logic_vector(21 downto 0);
     APB_1_PCLK : in std_ulogic;
     APB_1_PENABLE : in std_ulogic;
     APB_1_PRESET_N : in std_ulogic;
     APB_1_PSEL : in std_ulogic;
     APB_1_PWDATA : in std_logic_vector(31 downto 0);
     APB_1_PWRITE : in std_ulogic;
     AXI_00_ACLK : in std_ulogic;
     AXI_00_ARADDR : in std_logic_vector(36 downto 0);
     AXI_00_ARBURST : in std_logic_vector(1 downto 0);
     AXI_00_ARESET_N : in std_ulogic;
     AXI_00_ARID : in std_logic_vector(5 downto 0);
     AXI_00_ARLEN : in std_logic_vector(3 downto 0);
     AXI_00_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_00_ARVALID : in std_ulogic;
     AXI_00_AWADDR : in std_logic_vector(36 downto 0);
     AXI_00_AWBURST : in std_logic_vector(1 downto 0);
     AXI_00_AWID : in std_logic_vector(5 downto 0);
     AXI_00_AWLEN : in std_logic_vector(3 downto 0);
     AXI_00_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_00_AWVALID : in std_ulogic;
     AXI_00_BREADY : in std_ulogic;
     AXI_00_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_00_RREADY : in std_ulogic;
     AXI_00_WDATA : in std_logic_vector(255 downto 0);
     AXI_00_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_00_WLAST : in std_ulogic;
     AXI_00_WSTRB : in std_logic_vector(31 downto 0);
     AXI_00_WVALID : in std_ulogic;
     AXI_01_ACLK : in std_ulogic;
     AXI_01_ARADDR : in std_logic_vector(36 downto 0);
     AXI_01_ARBURST : in std_logic_vector(1 downto 0);
     AXI_01_ARESET_N : in std_ulogic;
     AXI_01_ARID : in std_logic_vector(5 downto 0);
     AXI_01_ARLEN : in std_logic_vector(3 downto 0);
     AXI_01_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_01_ARVALID : in std_ulogic;
     AXI_01_AWADDR : in std_logic_vector(36 downto 0);
     AXI_01_AWBURST : in std_logic_vector(1 downto 0);
     AXI_01_AWID : in std_logic_vector(5 downto 0);
     AXI_01_AWLEN : in std_logic_vector(3 downto 0);
     AXI_01_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_01_AWVALID : in std_ulogic;
     AXI_01_BREADY : in std_ulogic;
     AXI_01_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_01_RREADY : in std_ulogic;
     AXI_01_WDATA : in std_logic_vector(255 downto 0);
     AXI_01_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_01_WLAST : in std_ulogic;
     AXI_01_WSTRB : in std_logic_vector(31 downto 0);
     AXI_01_WVALID : in std_ulogic;
     AXI_02_ACLK : in std_ulogic;
     AXI_02_ARADDR : in std_logic_vector(36 downto 0);
     AXI_02_ARBURST : in std_logic_vector(1 downto 0);
     AXI_02_ARESET_N : in std_ulogic;
     AXI_02_ARID : in std_logic_vector(5 downto 0);
     AXI_02_ARLEN : in std_logic_vector(3 downto 0);
     AXI_02_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_02_ARVALID : in std_ulogic;
     AXI_02_AWADDR : in std_logic_vector(36 downto 0);
     AXI_02_AWBURST : in std_logic_vector(1 downto 0);
     AXI_02_AWID : in std_logic_vector(5 downto 0);
     AXI_02_AWLEN : in std_logic_vector(3 downto 0);
     AXI_02_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_02_AWVALID : in std_ulogic;
     AXI_02_BREADY : in std_ulogic;
     AXI_02_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_02_RREADY : in std_ulogic;
     AXI_02_WDATA : in std_logic_vector(255 downto 0);
     AXI_02_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_02_WLAST : in std_ulogic;
     AXI_02_WSTRB : in std_logic_vector(31 downto 0);
     AXI_02_WVALID : in std_ulogic;
     AXI_03_ACLK : in std_ulogic;
     AXI_03_ARADDR : in std_logic_vector(36 downto 0);
     AXI_03_ARBURST : in std_logic_vector(1 downto 0);
     AXI_03_ARESET_N : in std_ulogic;
     AXI_03_ARID : in std_logic_vector(5 downto 0);
     AXI_03_ARLEN : in std_logic_vector(3 downto 0);
     AXI_03_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_03_ARVALID : in std_ulogic;
     AXI_03_AWADDR : in std_logic_vector(36 downto 0);
     AXI_03_AWBURST : in std_logic_vector(1 downto 0);
     AXI_03_AWID : in std_logic_vector(5 downto 0);
     AXI_03_AWLEN : in std_logic_vector(3 downto 0);
     AXI_03_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_03_AWVALID : in std_ulogic;
     AXI_03_BREADY : in std_ulogic;
     AXI_03_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_03_RREADY : in std_ulogic;
     AXI_03_WDATA : in std_logic_vector(255 downto 0);
     AXI_03_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_03_WLAST : in std_ulogic;
     AXI_03_WSTRB : in std_logic_vector(31 downto 0);
     AXI_03_WVALID : in std_ulogic;
     AXI_04_ACLK : in std_ulogic;
     AXI_04_ARADDR : in std_logic_vector(36 downto 0);
     AXI_04_ARBURST : in std_logic_vector(1 downto 0);
     AXI_04_ARESET_N : in std_ulogic;
     AXI_04_ARID : in std_logic_vector(5 downto 0);
     AXI_04_ARLEN : in std_logic_vector(3 downto 0);
     AXI_04_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_04_ARVALID : in std_ulogic;
     AXI_04_AWADDR : in std_logic_vector(36 downto 0);
     AXI_04_AWBURST : in std_logic_vector(1 downto 0);
     AXI_04_AWID : in std_logic_vector(5 downto 0);
     AXI_04_AWLEN : in std_logic_vector(3 downto 0);
     AXI_04_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_04_AWVALID : in std_ulogic;
     AXI_04_BREADY : in std_ulogic;
     AXI_04_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_04_RREADY : in std_ulogic;
     AXI_04_WDATA : in std_logic_vector(255 downto 0);
     AXI_04_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_04_WLAST : in std_ulogic;
     AXI_04_WSTRB : in std_logic_vector(31 downto 0);
     AXI_04_WVALID : in std_ulogic;
     AXI_05_ACLK : in std_ulogic;
     AXI_05_ARADDR : in std_logic_vector(36 downto 0);
     AXI_05_ARBURST : in std_logic_vector(1 downto 0);
     AXI_05_ARESET_N : in std_ulogic;
     AXI_05_ARID : in std_logic_vector(5 downto 0);
     AXI_05_ARLEN : in std_logic_vector(3 downto 0);
     AXI_05_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_05_ARVALID : in std_ulogic;
     AXI_05_AWADDR : in std_logic_vector(36 downto 0);
     AXI_05_AWBURST : in std_logic_vector(1 downto 0);
     AXI_05_AWID : in std_logic_vector(5 downto 0);
     AXI_05_AWLEN : in std_logic_vector(3 downto 0);
     AXI_05_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_05_AWVALID : in std_ulogic;
     AXI_05_BREADY : in std_ulogic;
     AXI_05_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_05_RREADY : in std_ulogic;
     AXI_05_WDATA : in std_logic_vector(255 downto 0);
     AXI_05_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_05_WLAST : in std_ulogic;
     AXI_05_WSTRB : in std_logic_vector(31 downto 0);
     AXI_05_WVALID : in std_ulogic;
     AXI_06_ACLK : in std_ulogic;
     AXI_06_ARADDR : in std_logic_vector(36 downto 0);
     AXI_06_ARBURST : in std_logic_vector(1 downto 0);
     AXI_06_ARESET_N : in std_ulogic;
     AXI_06_ARID : in std_logic_vector(5 downto 0);
     AXI_06_ARLEN : in std_logic_vector(3 downto 0);
     AXI_06_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_06_ARVALID : in std_ulogic;
     AXI_06_AWADDR : in std_logic_vector(36 downto 0);
     AXI_06_AWBURST : in std_logic_vector(1 downto 0);
     AXI_06_AWID : in std_logic_vector(5 downto 0);
     AXI_06_AWLEN : in std_logic_vector(3 downto 0);
     AXI_06_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_06_AWVALID : in std_ulogic;
     AXI_06_BREADY : in std_ulogic;
     AXI_06_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_06_RREADY : in std_ulogic;
     AXI_06_WDATA : in std_logic_vector(255 downto 0);
     AXI_06_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_06_WLAST : in std_ulogic;
     AXI_06_WSTRB : in std_logic_vector(31 downto 0);
     AXI_06_WVALID : in std_ulogic;
     AXI_07_ACLK : in std_ulogic;
     AXI_07_ARADDR : in std_logic_vector(36 downto 0);
     AXI_07_ARBURST : in std_logic_vector(1 downto 0);
     AXI_07_ARESET_N : in std_ulogic;
     AXI_07_ARID : in std_logic_vector(5 downto 0);
     AXI_07_ARLEN : in std_logic_vector(3 downto 0);
     AXI_07_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_07_ARVALID : in std_ulogic;
     AXI_07_AWADDR : in std_logic_vector(36 downto 0);
     AXI_07_AWBURST : in std_logic_vector(1 downto 0);
     AXI_07_AWID : in std_logic_vector(5 downto 0);
     AXI_07_AWLEN : in std_logic_vector(3 downto 0);
     AXI_07_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_07_AWVALID : in std_ulogic;
     AXI_07_BREADY : in std_ulogic;
     AXI_07_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_07_RREADY : in std_ulogic;
     AXI_07_WDATA : in std_logic_vector(255 downto 0);
     AXI_07_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_07_WLAST : in std_ulogic;
     AXI_07_WSTRB : in std_logic_vector(31 downto 0);
     AXI_07_WVALID : in std_ulogic;
     AXI_08_ACLK : in std_ulogic;
     AXI_08_ARADDR : in std_logic_vector(36 downto 0);
     AXI_08_ARBURST : in std_logic_vector(1 downto 0);
     AXI_08_ARESET_N : in std_ulogic;
     AXI_08_ARID : in std_logic_vector(5 downto 0);
     AXI_08_ARLEN : in std_logic_vector(3 downto 0);
     AXI_08_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_08_ARVALID : in std_ulogic;
     AXI_08_AWADDR : in std_logic_vector(36 downto 0);
     AXI_08_AWBURST : in std_logic_vector(1 downto 0);
     AXI_08_AWID : in std_logic_vector(5 downto 0);
     AXI_08_AWLEN : in std_logic_vector(3 downto 0);
     AXI_08_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_08_AWVALID : in std_ulogic;
     AXI_08_BREADY : in std_ulogic;
     AXI_08_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_08_RREADY : in std_ulogic;
     AXI_08_WDATA : in std_logic_vector(255 downto 0);
     AXI_08_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_08_WLAST : in std_ulogic;
     AXI_08_WSTRB : in std_logic_vector(31 downto 0);
     AXI_08_WVALID : in std_ulogic;
     AXI_09_ACLK : in std_ulogic;
     AXI_09_ARADDR : in std_logic_vector(36 downto 0);
     AXI_09_ARBURST : in std_logic_vector(1 downto 0);
     AXI_09_ARESET_N : in std_ulogic;
     AXI_09_ARID : in std_logic_vector(5 downto 0);
     AXI_09_ARLEN : in std_logic_vector(3 downto 0);
     AXI_09_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_09_ARVALID : in std_ulogic;
     AXI_09_AWADDR : in std_logic_vector(36 downto 0);
     AXI_09_AWBURST : in std_logic_vector(1 downto 0);
     AXI_09_AWID : in std_logic_vector(5 downto 0);
     AXI_09_AWLEN : in std_logic_vector(3 downto 0);
     AXI_09_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_09_AWVALID : in std_ulogic;
     AXI_09_BREADY : in std_ulogic;
     AXI_09_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_09_RREADY : in std_ulogic;
     AXI_09_WDATA : in std_logic_vector(255 downto 0);
     AXI_09_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_09_WLAST : in std_ulogic;
     AXI_09_WSTRB : in std_logic_vector(31 downto 0);
     AXI_09_WVALID : in std_ulogic;
     AXI_10_ACLK : in std_ulogic;
     AXI_10_ARADDR : in std_logic_vector(36 downto 0);
     AXI_10_ARBURST : in std_logic_vector(1 downto 0);
     AXI_10_ARESET_N : in std_ulogic;
     AXI_10_ARID : in std_logic_vector(5 downto 0);
     AXI_10_ARLEN : in std_logic_vector(3 downto 0);
     AXI_10_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_10_ARVALID : in std_ulogic;
     AXI_10_AWADDR : in std_logic_vector(36 downto 0);
     AXI_10_AWBURST : in std_logic_vector(1 downto 0);
     AXI_10_AWID : in std_logic_vector(5 downto 0);
     AXI_10_AWLEN : in std_logic_vector(3 downto 0);
     AXI_10_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_10_AWVALID : in std_ulogic;
     AXI_10_BREADY : in std_ulogic;
     AXI_10_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_10_RREADY : in std_ulogic;
     AXI_10_WDATA : in std_logic_vector(255 downto 0);
     AXI_10_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_10_WLAST : in std_ulogic;
     AXI_10_WSTRB : in std_logic_vector(31 downto 0);
     AXI_10_WVALID : in std_ulogic;
     AXI_11_ACLK : in std_ulogic;
     AXI_11_ARADDR : in std_logic_vector(36 downto 0);
     AXI_11_ARBURST : in std_logic_vector(1 downto 0);
     AXI_11_ARESET_N : in std_ulogic;
     AXI_11_ARID : in std_logic_vector(5 downto 0);
     AXI_11_ARLEN : in std_logic_vector(3 downto 0);
     AXI_11_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_11_ARVALID : in std_ulogic;
     AXI_11_AWADDR : in std_logic_vector(36 downto 0);
     AXI_11_AWBURST : in std_logic_vector(1 downto 0);
     AXI_11_AWID : in std_logic_vector(5 downto 0);
     AXI_11_AWLEN : in std_logic_vector(3 downto 0);
     AXI_11_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_11_AWVALID : in std_ulogic;
     AXI_11_BREADY : in std_ulogic;
     AXI_11_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_11_RREADY : in std_ulogic;
     AXI_11_WDATA : in std_logic_vector(255 downto 0);
     AXI_11_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_11_WLAST : in std_ulogic;
     AXI_11_WSTRB : in std_logic_vector(31 downto 0);
     AXI_11_WVALID : in std_ulogic;
     AXI_12_ACLK : in std_ulogic;
     AXI_12_ARADDR : in std_logic_vector(36 downto 0);
     AXI_12_ARBURST : in std_logic_vector(1 downto 0);
     AXI_12_ARESET_N : in std_ulogic;
     AXI_12_ARID : in std_logic_vector(5 downto 0);
     AXI_12_ARLEN : in std_logic_vector(3 downto 0);
     AXI_12_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_12_ARVALID : in std_ulogic;
     AXI_12_AWADDR : in std_logic_vector(36 downto 0);
     AXI_12_AWBURST : in std_logic_vector(1 downto 0);
     AXI_12_AWID : in std_logic_vector(5 downto 0);
     AXI_12_AWLEN : in std_logic_vector(3 downto 0);
     AXI_12_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_12_AWVALID : in std_ulogic;
     AXI_12_BREADY : in std_ulogic;
     AXI_12_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_12_RREADY : in std_ulogic;
     AXI_12_WDATA : in std_logic_vector(255 downto 0);
     AXI_12_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_12_WLAST : in std_ulogic;
     AXI_12_WSTRB : in std_logic_vector(31 downto 0);
     AXI_12_WVALID : in std_ulogic;
     AXI_13_ACLK : in std_ulogic;
     AXI_13_ARADDR : in std_logic_vector(36 downto 0);
     AXI_13_ARBURST : in std_logic_vector(1 downto 0);
     AXI_13_ARESET_N : in std_ulogic;
     AXI_13_ARID : in std_logic_vector(5 downto 0);
     AXI_13_ARLEN : in std_logic_vector(3 downto 0);
     AXI_13_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_13_ARVALID : in std_ulogic;
     AXI_13_AWADDR : in std_logic_vector(36 downto 0);
     AXI_13_AWBURST : in std_logic_vector(1 downto 0);
     AXI_13_AWID : in std_logic_vector(5 downto 0);
     AXI_13_AWLEN : in std_logic_vector(3 downto 0);
     AXI_13_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_13_AWVALID : in std_ulogic;
     AXI_13_BREADY : in std_ulogic;
     AXI_13_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_13_RREADY : in std_ulogic;
     AXI_13_WDATA : in std_logic_vector(255 downto 0);
     AXI_13_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_13_WLAST : in std_ulogic;
     AXI_13_WSTRB : in std_logic_vector(31 downto 0);
     AXI_13_WVALID : in std_ulogic;
     AXI_14_ACLK : in std_ulogic;
     AXI_14_ARADDR : in std_logic_vector(36 downto 0);
     AXI_14_ARBURST : in std_logic_vector(1 downto 0);
     AXI_14_ARESET_N : in std_ulogic;
     AXI_14_ARID : in std_logic_vector(5 downto 0);
     AXI_14_ARLEN : in std_logic_vector(3 downto 0);
     AXI_14_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_14_ARVALID : in std_ulogic;
     AXI_14_AWADDR : in std_logic_vector(36 downto 0);
     AXI_14_AWBURST : in std_logic_vector(1 downto 0);
     AXI_14_AWID : in std_logic_vector(5 downto 0);
     AXI_14_AWLEN : in std_logic_vector(3 downto 0);
     AXI_14_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_14_AWVALID : in std_ulogic;
     AXI_14_BREADY : in std_ulogic;
     AXI_14_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_14_RREADY : in std_ulogic;
     AXI_14_WDATA : in std_logic_vector(255 downto 0);
     AXI_14_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_14_WLAST : in std_ulogic;
     AXI_14_WSTRB : in std_logic_vector(31 downto 0);
     AXI_14_WVALID : in std_ulogic;
     AXI_15_ACLK : in std_ulogic;
     AXI_15_ARADDR : in std_logic_vector(36 downto 0);
     AXI_15_ARBURST : in std_logic_vector(1 downto 0);
     AXI_15_ARESET_N : in std_ulogic;
     AXI_15_ARID : in std_logic_vector(5 downto 0);
     AXI_15_ARLEN : in std_logic_vector(3 downto 0);
     AXI_15_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_15_ARVALID : in std_ulogic;
     AXI_15_AWADDR : in std_logic_vector(36 downto 0);
     AXI_15_AWBURST : in std_logic_vector(1 downto 0);
     AXI_15_AWID : in std_logic_vector(5 downto 0);
     AXI_15_AWLEN : in std_logic_vector(3 downto 0);
     AXI_15_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_15_AWVALID : in std_ulogic;
     AXI_15_BREADY : in std_ulogic;
     AXI_15_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_15_RREADY : in std_ulogic;
     AXI_15_WDATA : in std_logic_vector(255 downto 0);
     AXI_15_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_15_WLAST : in std_ulogic;
     AXI_15_WSTRB : in std_logic_vector(31 downto 0);
     AXI_15_WVALID : in std_ulogic;
     AXI_16_ACLK : in std_ulogic;
     AXI_16_ARADDR : in std_logic_vector(36 downto 0);
     AXI_16_ARBURST : in std_logic_vector(1 downto 0);
     AXI_16_ARESET_N : in std_ulogic;
     AXI_16_ARID : in std_logic_vector(5 downto 0);
     AXI_16_ARLEN : in std_logic_vector(3 downto 0);
     AXI_16_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_16_ARVALID : in std_ulogic;
     AXI_16_AWADDR : in std_logic_vector(36 downto 0);
     AXI_16_AWBURST : in std_logic_vector(1 downto 0);
     AXI_16_AWID : in std_logic_vector(5 downto 0);
     AXI_16_AWLEN : in std_logic_vector(3 downto 0);
     AXI_16_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_16_AWVALID : in std_ulogic;
     AXI_16_BREADY : in std_ulogic;
     AXI_16_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_16_RREADY : in std_ulogic;
     AXI_16_WDATA : in std_logic_vector(255 downto 0);
     AXI_16_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_16_WLAST : in std_ulogic;
     AXI_16_WSTRB : in std_logic_vector(31 downto 0);
     AXI_16_WVALID : in std_ulogic;
     AXI_17_ACLK : in std_ulogic;
     AXI_17_ARADDR : in std_logic_vector(36 downto 0);
     AXI_17_ARBURST : in std_logic_vector(1 downto 0);
     AXI_17_ARESET_N : in std_ulogic;
     AXI_17_ARID : in std_logic_vector(5 downto 0);
     AXI_17_ARLEN : in std_logic_vector(3 downto 0);
     AXI_17_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_17_ARVALID : in std_ulogic;
     AXI_17_AWADDR : in std_logic_vector(36 downto 0);
     AXI_17_AWBURST : in std_logic_vector(1 downto 0);
     AXI_17_AWID : in std_logic_vector(5 downto 0);
     AXI_17_AWLEN : in std_logic_vector(3 downto 0);
     AXI_17_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_17_AWVALID : in std_ulogic;
     AXI_17_BREADY : in std_ulogic;
     AXI_17_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_17_RREADY : in std_ulogic;
     AXI_17_WDATA : in std_logic_vector(255 downto 0);
     AXI_17_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_17_WLAST : in std_ulogic;
     AXI_17_WSTRB : in std_logic_vector(31 downto 0);
     AXI_17_WVALID : in std_ulogic;
     AXI_18_ACLK : in std_ulogic;
     AXI_18_ARADDR : in std_logic_vector(36 downto 0);
     AXI_18_ARBURST : in std_logic_vector(1 downto 0);
     AXI_18_ARESET_N : in std_ulogic;
     AXI_18_ARID : in std_logic_vector(5 downto 0);
     AXI_18_ARLEN : in std_logic_vector(3 downto 0);
     AXI_18_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_18_ARVALID : in std_ulogic;
     AXI_18_AWADDR : in std_logic_vector(36 downto 0);
     AXI_18_AWBURST : in std_logic_vector(1 downto 0);
     AXI_18_AWID : in std_logic_vector(5 downto 0);
     AXI_18_AWLEN : in std_logic_vector(3 downto 0);
     AXI_18_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_18_AWVALID : in std_ulogic;
     AXI_18_BREADY : in std_ulogic;
     AXI_18_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_18_RREADY : in std_ulogic;
     AXI_18_WDATA : in std_logic_vector(255 downto 0);
     AXI_18_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_18_WLAST : in std_ulogic;
     AXI_18_WSTRB : in std_logic_vector(31 downto 0);
     AXI_18_WVALID : in std_ulogic;
     AXI_19_ACLK : in std_ulogic;
     AXI_19_ARADDR : in std_logic_vector(36 downto 0);
     AXI_19_ARBURST : in std_logic_vector(1 downto 0);
     AXI_19_ARESET_N : in std_ulogic;
     AXI_19_ARID : in std_logic_vector(5 downto 0);
     AXI_19_ARLEN : in std_logic_vector(3 downto 0);
     AXI_19_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_19_ARVALID : in std_ulogic;
     AXI_19_AWADDR : in std_logic_vector(36 downto 0);
     AXI_19_AWBURST : in std_logic_vector(1 downto 0);
     AXI_19_AWID : in std_logic_vector(5 downto 0);
     AXI_19_AWLEN : in std_logic_vector(3 downto 0);
     AXI_19_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_19_AWVALID : in std_ulogic;
     AXI_19_BREADY : in std_ulogic;
     AXI_19_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_19_RREADY : in std_ulogic;
     AXI_19_WDATA : in std_logic_vector(255 downto 0);
     AXI_19_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_19_WLAST : in std_ulogic;
     AXI_19_WSTRB : in std_logic_vector(31 downto 0);
     AXI_19_WVALID : in std_ulogic;
     AXI_20_ACLK : in std_ulogic;
     AXI_20_ARADDR : in std_logic_vector(36 downto 0);
     AXI_20_ARBURST : in std_logic_vector(1 downto 0);
     AXI_20_ARESET_N : in std_ulogic;
     AXI_20_ARID : in std_logic_vector(5 downto 0);
     AXI_20_ARLEN : in std_logic_vector(3 downto 0);
     AXI_20_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_20_ARVALID : in std_ulogic;
     AXI_20_AWADDR : in std_logic_vector(36 downto 0);
     AXI_20_AWBURST : in std_logic_vector(1 downto 0);
     AXI_20_AWID : in std_logic_vector(5 downto 0);
     AXI_20_AWLEN : in std_logic_vector(3 downto 0);
     AXI_20_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_20_AWVALID : in std_ulogic;
     AXI_20_BREADY : in std_ulogic;
     AXI_20_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_20_RREADY : in std_ulogic;
     AXI_20_WDATA : in std_logic_vector(255 downto 0);
     AXI_20_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_20_WLAST : in std_ulogic;
     AXI_20_WSTRB : in std_logic_vector(31 downto 0);
     AXI_20_WVALID : in std_ulogic;
     AXI_21_ACLK : in std_ulogic;
     AXI_21_ARADDR : in std_logic_vector(36 downto 0);
     AXI_21_ARBURST : in std_logic_vector(1 downto 0);
     AXI_21_ARESET_N : in std_ulogic;
     AXI_21_ARID : in std_logic_vector(5 downto 0);
     AXI_21_ARLEN : in std_logic_vector(3 downto 0);
     AXI_21_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_21_ARVALID : in std_ulogic;
     AXI_21_AWADDR : in std_logic_vector(36 downto 0);
     AXI_21_AWBURST : in std_logic_vector(1 downto 0);
     AXI_21_AWID : in std_logic_vector(5 downto 0);
     AXI_21_AWLEN : in std_logic_vector(3 downto 0);
     AXI_21_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_21_AWVALID : in std_ulogic;
     AXI_21_BREADY : in std_ulogic;
     AXI_21_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_21_RREADY : in std_ulogic;
     AXI_21_WDATA : in std_logic_vector(255 downto 0);
     AXI_21_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_21_WLAST : in std_ulogic;
     AXI_21_WSTRB : in std_logic_vector(31 downto 0);
     AXI_21_WVALID : in std_ulogic;
     AXI_22_ACLK : in std_ulogic;
     AXI_22_ARADDR : in std_logic_vector(36 downto 0);
     AXI_22_ARBURST : in std_logic_vector(1 downto 0);
     AXI_22_ARESET_N : in std_ulogic;
     AXI_22_ARID : in std_logic_vector(5 downto 0);
     AXI_22_ARLEN : in std_logic_vector(3 downto 0);
     AXI_22_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_22_ARVALID : in std_ulogic;
     AXI_22_AWADDR : in std_logic_vector(36 downto 0);
     AXI_22_AWBURST : in std_logic_vector(1 downto 0);
     AXI_22_AWID : in std_logic_vector(5 downto 0);
     AXI_22_AWLEN : in std_logic_vector(3 downto 0);
     AXI_22_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_22_AWVALID : in std_ulogic;
     AXI_22_BREADY : in std_ulogic;
     AXI_22_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_22_RREADY : in std_ulogic;
     AXI_22_WDATA : in std_logic_vector(255 downto 0);
     AXI_22_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_22_WLAST : in std_ulogic;
     AXI_22_WSTRB : in std_logic_vector(31 downto 0);
     AXI_22_WVALID : in std_ulogic;
     AXI_23_ACLK : in std_ulogic;
     AXI_23_ARADDR : in std_logic_vector(36 downto 0);
     AXI_23_ARBURST : in std_logic_vector(1 downto 0);
     AXI_23_ARESET_N : in std_ulogic;
     AXI_23_ARID : in std_logic_vector(5 downto 0);
     AXI_23_ARLEN : in std_logic_vector(3 downto 0);
     AXI_23_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_23_ARVALID : in std_ulogic;
     AXI_23_AWADDR : in std_logic_vector(36 downto 0);
     AXI_23_AWBURST : in std_logic_vector(1 downto 0);
     AXI_23_AWID : in std_logic_vector(5 downto 0);
     AXI_23_AWLEN : in std_logic_vector(3 downto 0);
     AXI_23_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_23_AWVALID : in std_ulogic;
     AXI_23_BREADY : in std_ulogic;
     AXI_23_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_23_RREADY : in std_ulogic;
     AXI_23_WDATA : in std_logic_vector(255 downto 0);
     AXI_23_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_23_WLAST : in std_ulogic;
     AXI_23_WSTRB : in std_logic_vector(31 downto 0);
     AXI_23_WVALID : in std_ulogic;
     AXI_24_ACLK : in std_ulogic;
     AXI_24_ARADDR : in std_logic_vector(36 downto 0);
     AXI_24_ARBURST : in std_logic_vector(1 downto 0);
     AXI_24_ARESET_N : in std_ulogic;
     AXI_24_ARID : in std_logic_vector(5 downto 0);
     AXI_24_ARLEN : in std_logic_vector(3 downto 0);
     AXI_24_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_24_ARVALID : in std_ulogic;
     AXI_24_AWADDR : in std_logic_vector(36 downto 0);
     AXI_24_AWBURST : in std_logic_vector(1 downto 0);
     AXI_24_AWID : in std_logic_vector(5 downto 0);
     AXI_24_AWLEN : in std_logic_vector(3 downto 0);
     AXI_24_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_24_AWVALID : in std_ulogic;
     AXI_24_BREADY : in std_ulogic;
     AXI_24_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_24_RREADY : in std_ulogic;
     AXI_24_WDATA : in std_logic_vector(255 downto 0);
     AXI_24_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_24_WLAST : in std_ulogic;
     AXI_24_WSTRB : in std_logic_vector(31 downto 0);
     AXI_24_WVALID : in std_ulogic;
     AXI_25_ACLK : in std_ulogic;
     AXI_25_ARADDR : in std_logic_vector(36 downto 0);
     AXI_25_ARBURST : in std_logic_vector(1 downto 0);
     AXI_25_ARESET_N : in std_ulogic;
     AXI_25_ARID : in std_logic_vector(5 downto 0);
     AXI_25_ARLEN : in std_logic_vector(3 downto 0);
     AXI_25_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_25_ARVALID : in std_ulogic;
     AXI_25_AWADDR : in std_logic_vector(36 downto 0);
     AXI_25_AWBURST : in std_logic_vector(1 downto 0);
     AXI_25_AWID : in std_logic_vector(5 downto 0);
     AXI_25_AWLEN : in std_logic_vector(3 downto 0);
     AXI_25_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_25_AWVALID : in std_ulogic;
     AXI_25_BREADY : in std_ulogic;
     AXI_25_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_25_RREADY : in std_ulogic;
     AXI_25_WDATA : in std_logic_vector(255 downto 0);
     AXI_25_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_25_WLAST : in std_ulogic;
     AXI_25_WSTRB : in std_logic_vector(31 downto 0);
     AXI_25_WVALID : in std_ulogic;
     AXI_26_ACLK : in std_ulogic;
     AXI_26_ARADDR : in std_logic_vector(36 downto 0);
     AXI_26_ARBURST : in std_logic_vector(1 downto 0);
     AXI_26_ARESET_N : in std_ulogic;
     AXI_26_ARID : in std_logic_vector(5 downto 0);
     AXI_26_ARLEN : in std_logic_vector(3 downto 0);
     AXI_26_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_26_ARVALID : in std_ulogic;
     AXI_26_AWADDR : in std_logic_vector(36 downto 0);
     AXI_26_AWBURST : in std_logic_vector(1 downto 0);
     AXI_26_AWID : in std_logic_vector(5 downto 0);
     AXI_26_AWLEN : in std_logic_vector(3 downto 0);
     AXI_26_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_26_AWVALID : in std_ulogic;
     AXI_26_BREADY : in std_ulogic;
     AXI_26_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_26_RREADY : in std_ulogic;
     AXI_26_WDATA : in std_logic_vector(255 downto 0);
     AXI_26_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_26_WLAST : in std_ulogic;
     AXI_26_WSTRB : in std_logic_vector(31 downto 0);
     AXI_26_WVALID : in std_ulogic;
     AXI_27_ACLK : in std_ulogic;
     AXI_27_ARADDR : in std_logic_vector(36 downto 0);
     AXI_27_ARBURST : in std_logic_vector(1 downto 0);
     AXI_27_ARESET_N : in std_ulogic;
     AXI_27_ARID : in std_logic_vector(5 downto 0);
     AXI_27_ARLEN : in std_logic_vector(3 downto 0);
     AXI_27_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_27_ARVALID : in std_ulogic;
     AXI_27_AWADDR : in std_logic_vector(36 downto 0);
     AXI_27_AWBURST : in std_logic_vector(1 downto 0);
     AXI_27_AWID : in std_logic_vector(5 downto 0);
     AXI_27_AWLEN : in std_logic_vector(3 downto 0);
     AXI_27_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_27_AWVALID : in std_ulogic;
     AXI_27_BREADY : in std_ulogic;
     AXI_27_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_27_RREADY : in std_ulogic;
     AXI_27_WDATA : in std_logic_vector(255 downto 0);
     AXI_27_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_27_WLAST : in std_ulogic;
     AXI_27_WSTRB : in std_logic_vector(31 downto 0);
     AXI_27_WVALID : in std_ulogic;
     AXI_28_ACLK : in std_ulogic;
     AXI_28_ARADDR : in std_logic_vector(36 downto 0);
     AXI_28_ARBURST : in std_logic_vector(1 downto 0);
     AXI_28_ARESET_N : in std_ulogic;
     AXI_28_ARID : in std_logic_vector(5 downto 0);
     AXI_28_ARLEN : in std_logic_vector(3 downto 0);
     AXI_28_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_28_ARVALID : in std_ulogic;
     AXI_28_AWADDR : in std_logic_vector(36 downto 0);
     AXI_28_AWBURST : in std_logic_vector(1 downto 0);
     AXI_28_AWID : in std_logic_vector(5 downto 0);
     AXI_28_AWLEN : in std_logic_vector(3 downto 0);
     AXI_28_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_28_AWVALID : in std_ulogic;
     AXI_28_BREADY : in std_ulogic;
     AXI_28_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_28_RREADY : in std_ulogic;
     AXI_28_WDATA : in std_logic_vector(255 downto 0);
     AXI_28_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_28_WLAST : in std_ulogic;
     AXI_28_WSTRB : in std_logic_vector(31 downto 0);
     AXI_28_WVALID : in std_ulogic;
     AXI_29_ACLK : in std_ulogic;
     AXI_29_ARADDR : in std_logic_vector(36 downto 0);
     AXI_29_ARBURST : in std_logic_vector(1 downto 0);
     AXI_29_ARESET_N : in std_ulogic;
     AXI_29_ARID : in std_logic_vector(5 downto 0);
     AXI_29_ARLEN : in std_logic_vector(3 downto 0);
     AXI_29_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_29_ARVALID : in std_ulogic;
     AXI_29_AWADDR : in std_logic_vector(36 downto 0);
     AXI_29_AWBURST : in std_logic_vector(1 downto 0);
     AXI_29_AWID : in std_logic_vector(5 downto 0);
     AXI_29_AWLEN : in std_logic_vector(3 downto 0);
     AXI_29_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_29_AWVALID : in std_ulogic;
     AXI_29_BREADY : in std_ulogic;
     AXI_29_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_29_RREADY : in std_ulogic;
     AXI_29_WDATA : in std_logic_vector(255 downto 0);
     AXI_29_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_29_WLAST : in std_ulogic;
     AXI_29_WSTRB : in std_logic_vector(31 downto 0);
     AXI_29_WVALID : in std_ulogic;
     AXI_30_ACLK : in std_ulogic;
     AXI_30_ARADDR : in std_logic_vector(36 downto 0);
     AXI_30_ARBURST : in std_logic_vector(1 downto 0);
     AXI_30_ARESET_N : in std_ulogic;
     AXI_30_ARID : in std_logic_vector(5 downto 0);
     AXI_30_ARLEN : in std_logic_vector(3 downto 0);
     AXI_30_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_30_ARVALID : in std_ulogic;
     AXI_30_AWADDR : in std_logic_vector(36 downto 0);
     AXI_30_AWBURST : in std_logic_vector(1 downto 0);
     AXI_30_AWID : in std_logic_vector(5 downto 0);
     AXI_30_AWLEN : in std_logic_vector(3 downto 0);
     AXI_30_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_30_AWVALID : in std_ulogic;
     AXI_30_BREADY : in std_ulogic;
     AXI_30_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_30_RREADY : in std_ulogic;
     AXI_30_WDATA : in std_logic_vector(255 downto 0);
     AXI_30_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_30_WLAST : in std_ulogic;
     AXI_30_WSTRB : in std_logic_vector(31 downto 0);
     AXI_30_WVALID : in std_ulogic;
     AXI_31_ACLK : in std_ulogic;
     AXI_31_ARADDR : in std_logic_vector(36 downto 0);
     AXI_31_ARBURST : in std_logic_vector(1 downto 0);
     AXI_31_ARESET_N : in std_ulogic;
     AXI_31_ARID : in std_logic_vector(5 downto 0);
     AXI_31_ARLEN : in std_logic_vector(3 downto 0);
     AXI_31_ARSIZE : in std_logic_vector(2 downto 0);
     AXI_31_ARVALID : in std_ulogic;
     AXI_31_AWADDR : in std_logic_vector(36 downto 0);
     AXI_31_AWBURST : in std_logic_vector(1 downto 0);
     AXI_31_AWID : in std_logic_vector(5 downto 0);
     AXI_31_AWLEN : in std_logic_vector(3 downto 0);
     AXI_31_AWSIZE : in std_logic_vector(2 downto 0);
     AXI_31_AWVALID : in std_ulogic;
     AXI_31_BREADY : in std_ulogic;
     AXI_31_DFI_LP_PWR_X_REQ : in std_ulogic;
     AXI_31_RREADY : in std_ulogic;
     AXI_31_WDATA : in std_logic_vector(255 downto 0);
     AXI_31_WDATA_PARITY : in std_logic_vector(31 downto 0);
     AXI_31_WLAST : in std_ulogic;
     AXI_31_WSTRB : in std_logic_vector(31 downto 0);
     AXI_31_WVALID : in std_ulogic;
     BSCAN_DRCK_0 : in std_ulogic;
     BSCAN_DRCK_1 : in std_ulogic;
     BSCAN_TCK_0 : in std_ulogic;
     BSCAN_TCK_1 : in std_ulogic;
     HBM_REF_CLK_0 : in std_ulogic;
     HBM_REF_CLK_1 : in std_ulogic;
     MBIST_EN_00 : in std_ulogic;
     MBIST_EN_01 : in std_ulogic;
     MBIST_EN_02 : in std_ulogic;
     MBIST_EN_03 : in std_ulogic;
     MBIST_EN_04 : in std_ulogic;
     MBIST_EN_05 : in std_ulogic;
     MBIST_EN_06 : in std_ulogic;
     MBIST_EN_07 : in std_ulogic;
     MBIST_EN_08 : in std_ulogic;
     MBIST_EN_09 : in std_ulogic;
     MBIST_EN_10 : in std_ulogic;
     MBIST_EN_11 : in std_ulogic;
     MBIST_EN_12 : in std_ulogic;
     MBIST_EN_13 : in std_ulogic;
     MBIST_EN_14 : in std_ulogic;
     MBIST_EN_15 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  HBM_TWO_STACK_INTF : component is "PRIMITIVE";

----- component HPIO_VREF -----
component HPIO_VREF
  generic (
     VREF_CNTR : string := "OFF"
  );
  port (
     VREF : out std_ulogic;
     FABRIC_VREF_TUNE : in std_logic_vector(6 downto 0)
  );
end component;
attribute BOX_TYPE of
  HPIO_VREF : component is "PRIMITIVE";

----- component HSADC -----
component HSADC
  generic (
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     XPA_CFG0 : integer := 0;
     XPA_CFG1 : integer := 0;
     XPA_NUM_ADCS : string := "0";
     XPA_NUM_DDCS : integer := 0;
     XPA_PLL_USED : string := "No";
     XPA_SAMPLE_RATE_MSPS : integer := 0
  );
  port (
     CLK_ADC : out std_ulogic;
     DATA_ADC0 : out std_logic_vector(127 downto 0);
     DATA_ADC1 : out std_logic_vector(127 downto 0);
     DATA_ADC2 : out std_logic_vector(127 downto 0);
     DATA_ADC3 : out std_logic_vector(127 downto 0);
     DOUT : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     PLL_DMON_OUT : out std_ulogic;
     PLL_REFCLK_OUT : out std_ulogic;
     STATUS_ADC0 : out std_logic_vector(15 downto 0);
     STATUS_ADC1 : out std_logic_vector(15 downto 0);
     STATUS_ADC2 : out std_logic_vector(15 downto 0);
     STATUS_ADC3 : out std_logic_vector(15 downto 0);
     STATUS_COMMON : out std_logic_vector(15 downto 0);
     SYSREF_OUT_NORTH : out std_ulogic;
     SYSREF_OUT_SOUTH : out std_ulogic;
     ADC_CLK_N : in std_ulogic;
     ADC_CLK_P : in std_ulogic;
     CLK_FIFO_LM : in std_ulogic;
     CONTROL_ADC0 : in std_logic_vector(15 downto 0);
     CONTROL_ADC1 : in std_logic_vector(15 downto 0);
     CONTROL_ADC2 : in std_logic_vector(15 downto 0);
     CONTROL_ADC3 : in std_logic_vector(15 downto 0);
     CONTROL_COMMON : in std_logic_vector(15 downto 0);
     DADDR : in std_logic_vector(11 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     FABRIC_CLK : in std_ulogic;
     PLL_MONCLK : in std_ulogic;
     PLL_REFCLK_IN : in std_ulogic;
     SYSREF_IN_NORTH : in std_ulogic;
     SYSREF_IN_SOUTH : in std_ulogic;
     SYSREF_N : in std_ulogic;
     SYSREF_P : in std_ulogic;
     VIN0_N : in std_ulogic;
     VIN0_P : in std_ulogic;
     VIN1_N : in std_ulogic;
     VIN1_P : in std_ulogic;
     VIN2_N : in std_ulogic;
     VIN2_P : in std_ulogic;
     VIN3_N : in std_ulogic;
     VIN3_P : in std_ulogic;
     VIN_I01_N : in std_ulogic;
     VIN_I01_P : in std_ulogic;
     VIN_I23_N : in std_ulogic;
     VIN_I23_P : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  HSADC : component is "PRIMITIVE";

----- component HSDAC -----
component HSDAC
  generic (
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     XPA_CFG0 : integer := 0;
     XPA_CFG1 : integer := 0;
     XPA_NUM_DACS : integer := 0;
     XPA_NUM_DUCS : integer := 0;
     XPA_PLL_USED : string := "No";
     XPA_SAMPLE_RATE_MSPS : integer := 0
  );
  port (
     CLK_DAC : out std_ulogic;
     DOUT : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     PLL_DMON_OUT : out std_ulogic;
     PLL_REFCLK_OUT : out std_ulogic;
     STATUS_COMMON : out std_logic_vector(15 downto 0);
     STATUS_DAC0 : out std_logic_vector(15 downto 0);
     STATUS_DAC1 : out std_logic_vector(15 downto 0);
     STATUS_DAC2 : out std_logic_vector(15 downto 0);
     STATUS_DAC3 : out std_logic_vector(15 downto 0);
     SYSREF_OUT_NORTH : out std_ulogic;
     SYSREF_OUT_SOUTH : out std_ulogic;
     VOUT0_N : out std_ulogic;
     VOUT0_P : out std_ulogic;
     VOUT1_N : out std_ulogic;
     VOUT1_P : out std_ulogic;
     VOUT2_N : out std_ulogic;
     VOUT2_P : out std_ulogic;
     VOUT3_N : out std_ulogic;
     VOUT3_P : out std_ulogic;
     CLK_FIFO_LM : in std_ulogic;
     CONTROL_COMMON : in std_logic_vector(15 downto 0);
     CONTROL_DAC0 : in std_logic_vector(15 downto 0);
     CONTROL_DAC1 : in std_logic_vector(15 downto 0);
     CONTROL_DAC2 : in std_logic_vector(15 downto 0);
     CONTROL_DAC3 : in std_logic_vector(15 downto 0);
     DAC_CLK_N : in std_ulogic;
     DAC_CLK_P : in std_ulogic;
     DADDR : in std_logic_vector(11 downto 0);
     DATA_DAC0 : in std_logic_vector(255 downto 0);
     DATA_DAC1 : in std_logic_vector(255 downto 0);
     DATA_DAC2 : in std_logic_vector(255 downto 0);
     DATA_DAC3 : in std_logic_vector(255 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     FABRIC_CLK : in std_ulogic;
     PLL_MONCLK : in std_ulogic;
     PLL_REFCLK_IN : in std_ulogic;
     SYSREF_IN_NORTH : in std_ulogic;
     SYSREF_IN_SOUTH : in std_ulogic;
     SYSREF_N : in std_ulogic;
     SYSREF_P : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  HSDAC : component is "PRIMITIVE";

----- component IBUF -----
component IBUF
  generic (
     CAPACITANCE : string := "DONT_CARE";
     IBUF_DELAY_VALUE : string := "0";
     IBUF_LOW_PWR : boolean := TRUE;
     IFD_DELAY_VALUE : string := "AUTO";
     IOSTANDARD : string := "DEFAULT"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF : component is "PRIMITIVE";

----- component IBUFCTRL -----
component IBUFCTRL
  generic (
     ISTANDARD : string := "UNUSED";
     USE_IBUFDISABLE : string := "FALSE"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     INTERMDISABLE : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFCTRL : component is "PRIMITIVE";

----- component IBUFDS -----
component IBUFDS
  generic (
     CAPACITANCE : string := "DONT_CARE";
     DIFF_TERM : boolean := FALSE;
     DQS_BIAS : string := "FALSE";
     IBUF_DELAY_VALUE : string := "0";
     IBUF_LOW_PWR : boolean := TRUE;
     IFD_DELAY_VALUE : string := "AUTO";
     IOSTANDARD : string := "DEFAULT"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS : component is "PRIMITIVE";

----- component IBUFDSE3 -----
component IBUFDSE3
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_INPUT_BUFFER_OFFSET : integer := 0;
     USE_IBUFDISABLE : string := "FALSE"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     OSC : in std_logic_vector(3 downto 0);
     OSC_EN : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  IBUFDSE3 : component is "PRIMITIVE";

----- component IBUFDS_BLVDS_25 -----
component IBUFDS_BLVDS_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_BLVDS_25 : component is "PRIMITIVE";

----- component IBUFDS_DIFF_OUT -----
component IBUFDS_DIFF_OUT
  generic (
     DIFF_TERM : boolean := FALSE;
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : boolean := TRUE;
     IOSTANDARD : string := "DEFAULT"
  );
  port (
     O : out STD_ULOGIC;
     OB : out STD_ULOGIC;
     I : in STD_ULOGIC;
     IB : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  IBUFDS_DIFF_OUT : component is "PRIMITIVE";

----- component IBUFDS_DIFF_OUT_IBUFDISABLE -----
component IBUFDS_DIFF_OUT_IBUFDISABLE
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out STD_ULOGIC;
     OB : out STD_ULOGIC;
     I : in STD_ULOGIC;
     IB : in STD_ULOGIC;
     IBUFDISABLE : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  IBUFDS_DIFF_OUT_IBUFDISABLE : component is "PRIMITIVE";

----- component IBUFDS_DIFF_OUT_INTERMDISABLE -----
component IBUFDS_DIFF_OUT_INTERMDISABLE
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out STD_ULOGIC;
     OB : out STD_ULOGIC;
     I : in STD_ULOGIC;
     IB : in STD_ULOGIC;
     IBUFDISABLE : in STD_ULOGIC;
     INTERMDISABLE : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  IBUFDS_DIFF_OUT_INTERMDISABLE : component is "PRIMITIVE";

----- component IBUFDS_DPHY -----
component IBUFDS_DPHY
  generic (
     DIFF_TERM : boolean := TRUE;
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "ULTRASCALE_PLUS"
  );
  port (
     HSRX_O : out std_ulogic;
     LPRX_O_N : out std_ulogic;
     LPRX_O_P : out std_ulogic;
     HSRX_DISABLE : in std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic;
     LPRX_DISABLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_DPHY : component is "PRIMITIVE";

----- component IBUFDS_GTE2 -----
component IBUFDS_GTE2
  generic (
     CLKCM_CFG : boolean := TRUE;
     CLKRCV_TRST : boolean := TRUE;
     CLKSWING_CFG : bit_vector := "11"
  );
  port (
     O : out std_ulogic;
     ODIV2 : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_GTE2 : component is "PRIMITIVE";

----- component IBUFDS_GTE3 -----
component IBUFDS_GTE3
  generic (
     REFCLK_EN_TX_PATH : bit := '0';
     REFCLK_HROW_CK_SEL : std_logic_vector (1 downto 0) := "00";
     REFCLK_ICNTL_RX : std_logic_vector (1 downto 0) := "00"
  );
  port (
     O : out std_ulogic;
     ODIV2 : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_GTE3 : component is "PRIMITIVE";

----- component IBUFDS_GTE4 -----
component IBUFDS_GTE4
  generic (
     REFCLK_EN_TX_PATH : bit := '0';
     REFCLK_HROW_CK_SEL : std_logic_vector (1 downto 0) := "00";
     REFCLK_ICNTL_RX : std_logic_vector (1 downto 0) := "00"
  );
  port (
     O : out std_ulogic;
     ODIV2 : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_GTE4 : component is "PRIMITIVE";

----- component IBUFDS_GTM -----
component IBUFDS_GTM
  generic (
     REFCLK_EN_TX_PATH : bit := '0';
     REFCLK_HROW_CK_SEL : integer := 0;
     REFCLK_ICNTL_RX : integer := 0
  );
  port (
     O : out std_ulogic;
     ODIV2 : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_GTM : component is "PRIMITIVE";

----- component IBUFDS_GTXE1 -----
component IBUFDS_GTXE1
  generic (
     CLKCM_CFG : boolean := TRUE;
     CLKRCV_TRST : boolean := TRUE;
     REFCLKOUT_DLY : bit_vector := b"0000000000"
  );
  port (
     O : out std_ulogic;
     ODIV2 : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_GTXE1 : component is "PRIMITIVE";

----- component IBUFDS_IBUFDISABLE -----
component IBUFDS_IBUFDISABLE
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic;
     IBUFDISABLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_IBUFDISABLE : component is "PRIMITIVE";

----- component IBUFDS_IBUFDISABLE_INT -----
component IBUFDS_IBUFDISABLE_INT
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic;
     IBUFDISABLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_IBUFDISABLE_INT : component is "PRIMITIVE";

----- component IBUFDS_INTERMDISABLE -----
component IBUFDS_INTERMDISABLE
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     INTERMDISABLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_INTERMDISABLE : component is "PRIMITIVE";

----- component IBUFDS_INTERMDISABLE_INT -----
component IBUFDS_INTERMDISABLE_INT
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     INTERMDISABLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_INTERMDISABLE_INT : component is "PRIMITIVE";

----- component IBUFDS_LDT_25 -----
component IBUFDS_LDT_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LDT_25 : component is "PRIMITIVE";

----- component IBUFDS_LVDSEXT_25 -----
component IBUFDS_LVDSEXT_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVDSEXT_25 : component is "PRIMITIVE";

----- component IBUFDS_LVDSEXT_25_DCI -----
component IBUFDS_LVDSEXT_25_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVDSEXT_25_DCI : component is "PRIMITIVE";

----- component IBUFDS_LVDSEXT_33 -----
component IBUFDS_LVDSEXT_33
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVDSEXT_33 : component is "PRIMITIVE";

----- component IBUFDS_LVDSEXT_33_DCI -----
component IBUFDS_LVDSEXT_33_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVDSEXT_33_DCI : component is "PRIMITIVE";

----- component IBUFDS_LVDS_25 -----
component IBUFDS_LVDS_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVDS_25 : component is "PRIMITIVE";

----- component IBUFDS_LVDS_25_DCI -----
component IBUFDS_LVDS_25_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVDS_25_DCI : component is "PRIMITIVE";

----- component IBUFDS_LVDS_33 -----
component IBUFDS_LVDS_33
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVDS_33 : component is "PRIMITIVE";

----- component IBUFDS_LVDS_33_DCI -----
component IBUFDS_LVDS_33_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVDS_33_DCI : component is "PRIMITIVE";

----- component IBUFDS_LVPECL_25 -----
component IBUFDS_LVPECL_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVPECL_25 : component is "PRIMITIVE";

----- component IBUFDS_LVPECL_33 -----
component IBUFDS_LVPECL_33
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_LVPECL_33 : component is "PRIMITIVE";

----- component IBUFDS_ULVDS_25 -----
component IBUFDS_ULVDS_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFDS_ULVDS_25 : component is "PRIMITIVE";

----- component IBUFE3 -----
component IBUFE3
  generic (
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_INPUT_BUFFER_OFFSET : integer := 0;
     USE_IBUFDISABLE : string := "FALSE"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     OSC : in std_logic_vector(3 downto 0);
     OSC_EN : in std_ulogic;
     VREF : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFE3 : component is "PRIMITIVE";

----- component IBUFG -----
component IBUFG
  generic (
     CAPACITANCE : string := "DONT_CARE";
     IBUF_DELAY_VALUE : string := "0";
     IBUF_LOW_PWR : boolean := TRUE;
     IOSTANDARD : string := "DEFAULT"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG : component is "PRIMITIVE";

----- component IBUFGDS -----
component IBUFGDS
  generic (
     CAPACITANCE : string := "DONT_CARE";
     DIFF_TERM : boolean := FALSE;
     IBUF_DELAY_VALUE : string := "0";
     IBUF_LOW_PWR : boolean := TRUE;
     IOSTANDARD : string := "DEFAULT"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS : component is "PRIMITIVE";

----- component IBUFGDS_BLVDS_25 -----
component IBUFGDS_BLVDS_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_BLVDS_25 : component is "PRIMITIVE";

----- component IBUFGDS_DIFF_OUT -----
component IBUFGDS_DIFF_OUT
  generic (
     DIFF_TERM : boolean := FALSE;
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : boolean := TRUE;
     IOSTANDARD : string := "DEFAULT"
  );
  port (
     O : out STD_ULOGIC;
     OB : out STD_ULOGIC;
     I : in STD_ULOGIC;
     IB : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_DIFF_OUT : component is "PRIMITIVE";

----- component IBUFGDS_LDT_25 -----
component IBUFGDS_LDT_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LDT_25 : component is "PRIMITIVE";

----- component IBUFGDS_LVDSEXT_25 -----
component IBUFGDS_LVDSEXT_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVDSEXT_25 : component is "PRIMITIVE";

----- component IBUFGDS_LVDSEXT_25_DCI -----
component IBUFGDS_LVDSEXT_25_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVDSEXT_25_DCI : component is "PRIMITIVE";

----- component IBUFGDS_LVDSEXT_33 -----
component IBUFGDS_LVDSEXT_33
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVDSEXT_33 : component is "PRIMITIVE";

----- component IBUFGDS_LVDSEXT_33_DCI -----
component IBUFGDS_LVDSEXT_33_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVDSEXT_33_DCI : component is "PRIMITIVE";

----- component IBUFGDS_LVDS_25 -----
component IBUFGDS_LVDS_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVDS_25 : component is "PRIMITIVE";

----- component IBUFGDS_LVDS_25_DCI -----
component IBUFGDS_LVDS_25_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVDS_25_DCI : component is "PRIMITIVE";

----- component IBUFGDS_LVDS_33 -----
component IBUFGDS_LVDS_33
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVDS_33 : component is "PRIMITIVE";

----- component IBUFGDS_LVDS_33_DCI -----
component IBUFGDS_LVDS_33_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVDS_33_DCI : component is "PRIMITIVE";

----- component IBUFGDS_LVPECL_25 -----
component IBUFGDS_LVPECL_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVPECL_25 : component is "PRIMITIVE";

----- component IBUFGDS_LVPECL_33 -----
component IBUFGDS_LVPECL_33
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_LVPECL_33 : component is "PRIMITIVE";

----- component IBUFGDS_ULVDS_25 -----
component IBUFGDS_ULVDS_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFGDS_ULVDS_25 : component is "PRIMITIVE";

----- component IBUFG_AGP -----
component IBUFG_AGP
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_AGP : component is "PRIMITIVE";

----- component IBUFG_CTT -----
component IBUFG_CTT
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_CTT : component is "PRIMITIVE";

----- component IBUFG_GTL -----
component IBUFG_GTL
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_GTL : component is "PRIMITIVE";

----- component IBUFG_GTLP -----
component IBUFG_GTLP
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_GTLP : component is "PRIMITIVE";

----- component IBUFG_GTLP_DCI -----
component IBUFG_GTLP_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_GTLP_DCI : component is "PRIMITIVE";

----- component IBUFG_GTL_DCI -----
component IBUFG_GTL_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_GTL_DCI : component is "PRIMITIVE";

----- component IBUFG_HSTL_I -----
component IBUFG_HSTL_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_I : component is "PRIMITIVE";

----- component IBUFG_HSTL_II -----
component IBUFG_HSTL_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_II : component is "PRIMITIVE";

----- component IBUFG_HSTL_III -----
component IBUFG_HSTL_III
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_III : component is "PRIMITIVE";

----- component IBUFG_HSTL_III_18 -----
component IBUFG_HSTL_III_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_III_18 : component is "PRIMITIVE";

----- component IBUFG_HSTL_III_DCI -----
component IBUFG_HSTL_III_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_III_DCI : component is "PRIMITIVE";

----- component IBUFG_HSTL_III_DCI_18 -----
component IBUFG_HSTL_III_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_III_DCI_18 : component is "PRIMITIVE";

----- component IBUFG_HSTL_II_18 -----
component IBUFG_HSTL_II_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_II_18 : component is "PRIMITIVE";

----- component IBUFG_HSTL_II_DCI -----
component IBUFG_HSTL_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_II_DCI : component is "PRIMITIVE";

----- component IBUFG_HSTL_II_DCI_18 -----
component IBUFG_HSTL_II_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_II_DCI_18 : component is "PRIMITIVE";

----- component IBUFG_HSTL_IV -----
component IBUFG_HSTL_IV
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_IV : component is "PRIMITIVE";

----- component IBUFG_HSTL_IV_18 -----
component IBUFG_HSTL_IV_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_IV_18 : component is "PRIMITIVE";

----- component IBUFG_HSTL_IV_DCI -----
component IBUFG_HSTL_IV_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_IV_DCI : component is "PRIMITIVE";

----- component IBUFG_HSTL_IV_DCI_18 -----
component IBUFG_HSTL_IV_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_IV_DCI_18 : component is "PRIMITIVE";

----- component IBUFG_HSTL_I_18 -----
component IBUFG_HSTL_I_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_I_18 : component is "PRIMITIVE";

----- component IBUFG_HSTL_I_DCI -----
component IBUFG_HSTL_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_I_DCI : component is "PRIMITIVE";

----- component IBUFG_HSTL_I_DCI_18 -----
component IBUFG_HSTL_I_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_HSTL_I_DCI_18 : component is "PRIMITIVE";

----- component IBUFG_LVCMOS12 -----
component IBUFG_LVCMOS12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVCMOS12 : component is "PRIMITIVE";

----- component IBUFG_LVCMOS15 -----
component IBUFG_LVCMOS15
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVCMOS15 : component is "PRIMITIVE";

----- component IBUFG_LVCMOS18 -----
component IBUFG_LVCMOS18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVCMOS18 : component is "PRIMITIVE";

----- component IBUFG_LVCMOS2 -----
component IBUFG_LVCMOS2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVCMOS2 : component is "PRIMITIVE";

----- component IBUFG_LVCMOS25 -----
component IBUFG_LVCMOS25
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVCMOS25 : component is "PRIMITIVE";

----- component IBUFG_LVCMOS33 -----
component IBUFG_LVCMOS33
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVCMOS33 : component is "PRIMITIVE";

----- component IBUFG_LVDCI_15 -----
component IBUFG_LVDCI_15
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVDCI_15 : component is "PRIMITIVE";

----- component IBUFG_LVDCI_18 -----
component IBUFG_LVDCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVDCI_18 : component is "PRIMITIVE";

----- component IBUFG_LVDCI_25 -----
component IBUFG_LVDCI_25
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVDCI_25 : component is "PRIMITIVE";

----- component IBUFG_LVDCI_33 -----
component IBUFG_LVDCI_33
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVDCI_33 : component is "PRIMITIVE";

----- component IBUFG_LVDCI_DV2_15 -----
component IBUFG_LVDCI_DV2_15
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVDCI_DV2_15 : component is "PRIMITIVE";

----- component IBUFG_LVDCI_DV2_18 -----
component IBUFG_LVDCI_DV2_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVDCI_DV2_18 : component is "PRIMITIVE";

----- component IBUFG_LVDCI_DV2_25 -----
component IBUFG_LVDCI_DV2_25
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVDCI_DV2_25 : component is "PRIMITIVE";

----- component IBUFG_LVDCI_DV2_33 -----
component IBUFG_LVDCI_DV2_33
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVDCI_DV2_33 : component is "PRIMITIVE";

----- component IBUFG_LVDS -----
component IBUFG_LVDS
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVDS : component is "PRIMITIVE";

----- component IBUFG_LVPECL -----
component IBUFG_LVPECL
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVPECL : component is "PRIMITIVE";

----- component IBUFG_LVTTL -----
component IBUFG_LVTTL
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_LVTTL : component is "PRIMITIVE";

----- component IBUFG_PCI33_3 -----
component IBUFG_PCI33_3
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_PCI33_3 : component is "PRIMITIVE";

----- component IBUFG_PCI33_5 -----
component IBUFG_PCI33_5
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_PCI33_5 : component is "PRIMITIVE";

----- component IBUFG_PCI66_3 -----
component IBUFG_PCI66_3
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_PCI66_3 : component is "PRIMITIVE";

----- component IBUFG_PCIX -----
component IBUFG_PCIX
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_PCIX : component is "PRIMITIVE";

----- component IBUFG_PCIX66_3 -----
component IBUFG_PCIX66_3
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_PCIX66_3 : component is "PRIMITIVE";

----- component IBUFG_SSTL18_I -----
component IBUFG_SSTL18_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL18_I : component is "PRIMITIVE";

----- component IBUFG_SSTL18_II -----
component IBUFG_SSTL18_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL18_II : component is "PRIMITIVE";

----- component IBUFG_SSTL18_II_DCI -----
component IBUFG_SSTL18_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL18_II_DCI : component is "PRIMITIVE";

----- component IBUFG_SSTL18_I_DCI -----
component IBUFG_SSTL18_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL18_I_DCI : component is "PRIMITIVE";

----- component IBUFG_SSTL2_I -----
component IBUFG_SSTL2_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL2_I : component is "PRIMITIVE";

----- component IBUFG_SSTL2_II -----
component IBUFG_SSTL2_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL2_II : component is "PRIMITIVE";

----- component IBUFG_SSTL2_II_DCI -----
component IBUFG_SSTL2_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL2_II_DCI : component is "PRIMITIVE";

----- component IBUFG_SSTL2_I_DCI -----
component IBUFG_SSTL2_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL2_I_DCI : component is "PRIMITIVE";

----- component IBUFG_SSTL3_I -----
component IBUFG_SSTL3_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL3_I : component is "PRIMITIVE";

----- component IBUFG_SSTL3_II -----
component IBUFG_SSTL3_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL3_II : component is "PRIMITIVE";

----- component IBUFG_SSTL3_II_DCI -----
component IBUFG_SSTL3_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL3_II_DCI : component is "PRIMITIVE";

----- component IBUFG_SSTL3_I_DCI -----
component IBUFG_SSTL3_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUFG_SSTL3_I_DCI : component is "PRIMITIVE";

----- component IBUF_AGP -----
component IBUF_AGP
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_AGP : component is "PRIMITIVE";

----- component IBUF_ANALOG -----
component IBUF_ANALOG
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_ANALOG : component is "PRIMITIVE";

----- component IBUF_CTT -----
component IBUF_CTT
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_CTT : component is "PRIMITIVE";

----- component IBUF_GTL -----
component IBUF_GTL
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_GTL : component is "PRIMITIVE";

----- component IBUF_GTLP -----
component IBUF_GTLP
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_GTLP : component is "PRIMITIVE";

----- component IBUF_GTLP_DCI -----
component IBUF_GTLP_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_GTLP_DCI : component is "PRIMITIVE";

----- component IBUF_GTL_DCI -----
component IBUF_GTL_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_GTL_DCI : component is "PRIMITIVE";

----- component IBUF_HSTL_I -----
component IBUF_HSTL_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_I : component is "PRIMITIVE";

----- component IBUF_HSTL_II -----
component IBUF_HSTL_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_II : component is "PRIMITIVE";

----- component IBUF_HSTL_III -----
component IBUF_HSTL_III
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_III : component is "PRIMITIVE";

----- component IBUF_HSTL_III_18 -----
component IBUF_HSTL_III_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_III_18 : component is "PRIMITIVE";

----- component IBUF_HSTL_III_DCI -----
component IBUF_HSTL_III_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_III_DCI : component is "PRIMITIVE";

----- component IBUF_HSTL_III_DCI_18 -----
component IBUF_HSTL_III_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_III_DCI_18 : component is "PRIMITIVE";

----- component IBUF_HSTL_II_18 -----
component IBUF_HSTL_II_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_II_18 : component is "PRIMITIVE";

----- component IBUF_HSTL_II_DCI -----
component IBUF_HSTL_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_II_DCI : component is "PRIMITIVE";

----- component IBUF_HSTL_II_DCI_18 -----
component IBUF_HSTL_II_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_II_DCI_18 : component is "PRIMITIVE";

----- component IBUF_HSTL_IV -----
component IBUF_HSTL_IV
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_IV : component is "PRIMITIVE";

----- component IBUF_HSTL_IV_18 -----
component IBUF_HSTL_IV_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_IV_18 : component is "PRIMITIVE";

----- component IBUF_HSTL_IV_DCI -----
component IBUF_HSTL_IV_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_IV_DCI : component is "PRIMITIVE";

----- component IBUF_HSTL_IV_DCI_18 -----
component IBUF_HSTL_IV_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_IV_DCI_18 : component is "PRIMITIVE";

----- component IBUF_HSTL_I_18 -----
component IBUF_HSTL_I_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_I_18 : component is "PRIMITIVE";

----- component IBUF_HSTL_I_DCI -----
component IBUF_HSTL_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_I_DCI : component is "PRIMITIVE";

----- component IBUF_HSTL_I_DCI_18 -----
component IBUF_HSTL_I_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_HSTL_I_DCI_18 : component is "PRIMITIVE";

----- component IBUF_IBUFDISABLE -----
component IBUF_IBUFDISABLE
  generic (
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_IBUFDISABLE : component is "PRIMITIVE";

----- component IBUF_INTERMDISABLE -----
component IBUF_INTERMDISABLE
  generic (
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     INTERMDISABLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_INTERMDISABLE : component is "PRIMITIVE";

----- component IBUF_LVCMOS12 -----
component IBUF_LVCMOS12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVCMOS12 : component is "PRIMITIVE";

----- component IBUF_LVCMOS15 -----
component IBUF_LVCMOS15
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVCMOS15 : component is "PRIMITIVE";

----- component IBUF_LVCMOS18 -----
component IBUF_LVCMOS18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVCMOS18 : component is "PRIMITIVE";

----- component IBUF_LVCMOS2 -----
component IBUF_LVCMOS2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVCMOS2 : component is "PRIMITIVE";

----- component IBUF_LVCMOS25 -----
component IBUF_LVCMOS25
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVCMOS25 : component is "PRIMITIVE";

----- component IBUF_LVCMOS33 -----
component IBUF_LVCMOS33
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVCMOS33 : component is "PRIMITIVE";

----- component IBUF_LVDCI_15 -----
component IBUF_LVDCI_15
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVDCI_15 : component is "PRIMITIVE";

----- component IBUF_LVDCI_18 -----
component IBUF_LVDCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVDCI_18 : component is "PRIMITIVE";

----- component IBUF_LVDCI_25 -----
component IBUF_LVDCI_25
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVDCI_25 : component is "PRIMITIVE";

----- component IBUF_LVDCI_33 -----
component IBUF_LVDCI_33
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVDCI_33 : component is "PRIMITIVE";

----- component IBUF_LVDCI_DV2_15 -----
component IBUF_LVDCI_DV2_15
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVDCI_DV2_15 : component is "PRIMITIVE";

----- component IBUF_LVDCI_DV2_18 -----
component IBUF_LVDCI_DV2_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVDCI_DV2_18 : component is "PRIMITIVE";

----- component IBUF_LVDCI_DV2_25 -----
component IBUF_LVDCI_DV2_25
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVDCI_DV2_25 : component is "PRIMITIVE";

----- component IBUF_LVDCI_DV2_33 -----
component IBUF_LVDCI_DV2_33
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVDCI_DV2_33 : component is "PRIMITIVE";

----- component IBUF_LVDS -----
component IBUF_LVDS
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVDS : component is "PRIMITIVE";

----- component IBUF_LVPECL -----
component IBUF_LVPECL
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVPECL : component is "PRIMITIVE";

----- component IBUF_LVTTL -----
component IBUF_LVTTL
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_LVTTL : component is "PRIMITIVE";

----- component IBUF_PCI33_3 -----
component IBUF_PCI33_3
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_PCI33_3 : component is "PRIMITIVE";

----- component IBUF_PCI33_5 -----
component IBUF_PCI33_5
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_PCI33_5 : component is "PRIMITIVE";

----- component IBUF_PCI66_3 -----
component IBUF_PCI66_3
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_PCI66_3 : component is "PRIMITIVE";

----- component IBUF_PCIX -----
component IBUF_PCIX
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_PCIX : component is "PRIMITIVE";

----- component IBUF_PCIX66_3 -----
component IBUF_PCIX66_3
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_PCIX66_3 : component is "PRIMITIVE";

----- component IBUF_SSTL18_I -----
component IBUF_SSTL18_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL18_I : component is "PRIMITIVE";

----- component IBUF_SSTL18_II -----
component IBUF_SSTL18_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL18_II : component is "PRIMITIVE";

----- component IBUF_SSTL18_II_DCI -----
component IBUF_SSTL18_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL18_II_DCI : component is "PRIMITIVE";

----- component IBUF_SSTL18_I_DCI -----
component IBUF_SSTL18_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL18_I_DCI : component is "PRIMITIVE";

----- component IBUF_SSTL2_I -----
component IBUF_SSTL2_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL2_I : component is "PRIMITIVE";

----- component IBUF_SSTL2_II -----
component IBUF_SSTL2_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL2_II : component is "PRIMITIVE";

----- component IBUF_SSTL2_II_DCI -----
component IBUF_SSTL2_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL2_II_DCI : component is "PRIMITIVE";

----- component IBUF_SSTL2_I_DCI -----
component IBUF_SSTL2_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL2_I_DCI : component is "PRIMITIVE";

----- component IBUF_SSTL3_I -----
component IBUF_SSTL3_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL3_I : component is "PRIMITIVE";

----- component IBUF_SSTL3_II -----
component IBUF_SSTL3_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL3_II : component is "PRIMITIVE";

----- component IBUF_SSTL3_II_DCI -----
component IBUF_SSTL3_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL3_II_DCI : component is "PRIMITIVE";

----- component IBUF_SSTL3_I_DCI -----
component IBUF_SSTL3_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IBUF_SSTL3_I_DCI : component is "PRIMITIVE";

----- component ICAPE2 -----
component ICAPE2
  generic (
     DEVICE_ID : bit_vector := X"03651093";
     ICAP_WIDTH : string := "X32";
     SIM_CFG_FILE_NAME : string := "NONE"
  );
  port (
     O : out std_logic_vector(31 downto 0);
     CLK : in std_ulogic;
     CSIB : in std_ulogic;
     I : in std_logic_vector(31 downto 0);
     RDWRB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ICAPE2 : component is "PRIMITIVE";

----- component ICAPE3 -----
component ICAPE3
  generic (
     DEVICE_ID : bit_vector := X"03628093";
     ICAP_AUTO_SWITCH : string := "DISABLE";
     SIM_CFG_FILE_NAME : string := "NONE"
  );
  port (
     AVAIL : out std_ulogic := '0';
     O : out std_logic_vector(31 downto 0);
     PRDONE : out std_ulogic;
     PRERROR : out std_ulogic;
     CLK : in std_ulogic;
     CSIB : in std_ulogic;
     I : in std_logic_vector(31 downto 0);
     RDWRB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ICAPE3 : component is "PRIMITIVE";

----- component ICAP_SPARTAN3A -----
component ICAP_SPARTAN3A
  port (
     BUSY : out std_ulogic;
     O : out std_logic_vector(7 downto 0);
     CE : in std_ulogic;
     CLK : in std_ulogic;
     I : in std_logic_vector(7 downto 0);
     WRITE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ICAP_SPARTAN3A : component is "PRIMITIVE";

----- component ICAP_SPARTAN6 -----
component ICAP_SPARTAN6
  generic (
     DEVICE_ID : bit_vector := X"04000093";
     SIM_CFG_FILE_NAME : string := "NONE"
  );
  port (
     BUSY : out std_ulogic := '1';
     O : out std_logic_vector(15 downto 0);
     CE : in std_ulogic;
     CLK : in std_ulogic;
     I : in std_logic_vector(15 downto 0);
     WRITE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ICAP_SPARTAN6 : component is "PRIMITIVE";

----- component ICAP_VIRTEX4 -----
component ICAP_VIRTEX4
  generic (
     ICAP_WIDTH : string := "X8"
  );
  port (
     BUSY : out std_ulogic;
     O : out std_logic_vector(31 downto 0);
     CE : in std_ulogic;
     CLK : in std_ulogic;
     I : in std_logic_vector(31 downto 0);
     WRITE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ICAP_VIRTEX4 : component is "PRIMITIVE";

----- component ICAP_VIRTEX5 -----
component ICAP_VIRTEX5
  generic (
     ICAP_WIDTH : string := "X8"
  );
  port (
     BUSY : out std_ulogic;
     O : out std_logic_vector(31 downto 0);
     CE : in std_ulogic;
     CLK : in std_ulogic;
     I : in std_logic_vector(31 downto 0);
     WRITE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ICAP_VIRTEX5 : component is "PRIMITIVE";

----- component ICAP_VIRTEX6 -----
component ICAP_VIRTEX6
  generic (
     DEVICE_ID : bit_vector := X"04244093";
     ICAP_WIDTH : string := "X8";
     SIM_CFG_FILE_NAME : string := "NONE"
  );
  port (
     BUSY : out std_ulogic := '1';
     O : out std_logic_vector(31 downto 0);
     CLK : in std_ulogic;
     CSB : in std_ulogic;
     I : in std_logic_vector(31 downto 0);
     RDWRB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ICAP_VIRTEX6 : component is "PRIMITIVE";

----- component IDDR -----
component IDDR
  generic (
     DDR_CLK_EDGE : string := "OPPOSITE_EDGE";
     INIT_Q1 : bit := '0';
     INIT_Q2 : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     SRTYPE : string := "SYNC"
  );
  port (
     Q1 : out std_ulogic;
     Q2 : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic := 'L';
     S : in std_ulogic := 'L'
  );
end component;
attribute BOX_TYPE of
  IDDR : component is "PRIMITIVE";

----- component IDDR2 -----
component IDDR2
  generic (
     DDR_ALIGNMENT : string := "NONE";
     INIT_Q0 : bit := '0';
     INIT_Q1 : bit := '0';
     SRTYPE : string := "SYNC"
  );
  port (
     Q0 : out std_ulogic;
     Q1 : out std_ulogic;
     C0 : in std_ulogic;
     C1 : in std_ulogic;
     CE : in std_ulogic := 'H';
     D : in std_ulogic;
     R : in std_ulogic := 'L';
     S : in std_ulogic := 'L'
  );
end component;
attribute BOX_TYPE of
  IDDR2 : component is "PRIMITIVE";

----- component IDDRE1 -----
component IDDRE1
  generic (
     DDR_CLK_EDGE : string := "OPPOSITE_EDGE";
     IS_CB_INVERTED : bit := '0';
     IS_C_INVERTED : bit := '0'
  );
  port (
     Q1 : out std_ulogic;
     Q2 : out std_ulogic;
     C : in std_ulogic;
     CB : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IDDRE1 : component is "PRIMITIVE";

----- component IDDR_2CLK -----
component IDDR_2CLK
  generic (
     DDR_CLK_EDGE : string := "OPPOSITE_EDGE";
     INIT_Q1 : bit := '0';
     INIT_Q2 : bit := '0';
     IS_CB_INVERTED : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     SRTYPE : string := "SYNC"
  );
  port (
     Q1 : out std_ulogic;
     Q2 : out std_ulogic;
     C : in std_ulogic;
     CB : in std_ulogic;
     CE : in std_ulogic;
     D : in std_ulogic;
     R : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IDDR_2CLK : component is "PRIMITIVE";

----- component IDELAY -----
component IDELAY
  generic (
     IOBDELAY_TYPE : string := "DEFAULT";
     IOBDELAY_VALUE : integer := 0
  );
  port (
     O : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     I : in std_ulogic;
     INC : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IDELAY : component is "PRIMITIVE";

----- component IDELAYCTRL -----
component IDELAYCTRL
  generic (
     SIM_DEVICE : string := "7SERIES"
  );
  port (
     RDY : out std_ulogic;
     REFCLK : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IDELAYCTRL : component is "PRIMITIVE";

----- component IDELAYE2 -----
component IDELAYE2
  generic (
     CINVCTRL_SEL : string := "FALSE";
     DELAY_SRC : string := "IDATAIN";
     HIGH_PERFORMANCE_MODE : string := "FALSE";
     IDELAY_TYPE : string := "FIXED";
     IDELAY_VALUE : integer := 0;
     IS_C_INVERTED : bit := '0';
     IS_DATAIN_INVERTED : bit := '0';
     IS_IDATAIN_INVERTED : bit := '0';
     PIPE_SEL : string := "FALSE";
     REFCLK_FREQUENCY : real := 200.0;
     SIGNAL_PATTERN : string := "DATA"
  );
  port (
     CNTVALUEOUT : out std_logic_vector(4 downto 0);
     DATAOUT : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     CINVCTRL : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(4 downto 0);
     DATAIN : in std_ulogic;
     IDATAIN : in std_ulogic;
     INC : in std_ulogic;
     LD : in std_ulogic;
     LDPIPEEN : in std_ulogic;
     REGRST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IDELAYE2 : component is "PRIMITIVE";

----- component IDELAYE2_FINEDELAY -----
component IDELAYE2_FINEDELAY
  generic (
     CINVCTRL_SEL : string := "FALSE";
     DELAY_SRC : string := "IDATAIN";
     FINEDELAY : string := "BYPASS";
     HIGH_PERFORMANCE_MODE : string := "FALSE";
     IDELAY_TYPE : string := "FIXED";
     IDELAY_VALUE : integer := 0;
     IS_C_INVERTED : bit := '0';
     IS_DATAIN_INVERTED : bit := '0';
     IS_IDATAIN_INVERTED : bit := '0';
     PIPE_SEL : string := "FALSE";
     REFCLK_FREQUENCY : real := 200.0;
     SIGNAL_PATTERN : string := "DATA"
  );
  port (
     CNTVALUEOUT : out std_logic_vector(4 downto 0);
     DATAOUT : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     CINVCTRL : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(4 downto 0);
     DATAIN : in std_ulogic;
     IDATAIN : in std_ulogic;
     IFDLY : in std_logic_vector(2 downto 0);
     INC : in std_ulogic;
     LD : in std_ulogic;
     LDPIPEEN : in std_ulogic;
     REGRST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IDELAYE2_FINEDELAY : component is "PRIMITIVE";

----- component IDELAYE3 -----
component IDELAYE3
  generic (
     CASCADE : string := "NONE";
     DELAY_FORMAT : string := "TIME";
     DELAY_SRC : string := "IDATAIN";
     DELAY_TYPE : string := "FIXED";
     DELAY_VALUE : integer := 0;
     IS_CLK_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     LOOPBACK : string := "FALSE";
     REFCLK_FREQUENCY : real := 300.0;
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_VERSION : real := 2.0;
     UPDATE_MODE : string := "ASYNC"
  );
  port (
     CASC_OUT : out std_ulogic;
     CNTVALUEOUT : out std_logic_vector(8 downto 0);
     DATAOUT : out std_ulogic;
     CASC_IN : in std_ulogic;
     CASC_RETURN : in std_ulogic;
     CE : in std_ulogic;
     CLK : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(8 downto 0);
     DATAIN : in std_ulogic;
     EN_VTC : in std_ulogic;
     IDATAIN : in std_ulogic;
     INC : in std_ulogic;
     LOAD : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IDELAYE3 : component is "PRIMITIVE";

----- component ILKN -----
component ILKN
  generic (
     BYPASS : string := "FALSE";
     CTL_RX_BURSTMAX : std_logic_vector(1 downto 0) := "11";
     CTL_RX_CHAN_EXT : std_logic_vector(1 downto 0) := "00";
     CTL_RX_LAST_LANE : std_logic_vector(3 downto 0) := X"B";
     CTL_RX_MFRAMELEN_MINUS1 : std_logic_vector(15 downto 0) := X"07FF";
     CTL_RX_PACKET_MODE : string := "TRUE";
     CTL_RX_RETRANS_MULT : std_logic_vector(2 downto 0) := "000";
     CTL_RX_RETRANS_RETRY : std_logic_vector(3 downto 0) := X"2";
     CTL_RX_RETRANS_TIMER1 : std_logic_vector(15 downto 0) := X"0000";
     CTL_RX_RETRANS_TIMER2 : std_logic_vector(15 downto 0) := X"0008";
     CTL_RX_RETRANS_WDOG : std_logic_vector(11 downto 0) := X"000";
     CTL_RX_RETRANS_WRAP_TIMER : std_logic_vector(7 downto 0) := X"00";
     CTL_TEST_MODE_PIN_CHAR : string := "FALSE";
     CTL_TX_BURSTMAX : std_logic_vector(1 downto 0) := "11";
     CTL_TX_BURSTSHORT : std_logic_vector(2 downto 0) := "001";
     CTL_TX_CHAN_EXT : std_logic_vector(1 downto 0) := "00";
     CTL_TX_DISABLE_SKIPWORD : string := "TRUE";
     CTL_TX_FC_CALLEN : std_logic_vector(6 downto 0) := "000" & X"0";
     CTL_TX_LAST_LANE : std_logic_vector(3 downto 0) := X"B";
     CTL_TX_MFRAMELEN_MINUS1 : std_logic_vector(15 downto 0) := X"07FF";
     CTL_TX_RETRANS_DEPTH : std_logic_vector(13 downto 0) := "00" & X"800";
     CTL_TX_RETRANS_MULT : std_logic_vector(2 downto 0) := "000";
     CTL_TX_RETRANS_RAM_BANKS : std_logic_vector(1 downto 0) := "11";
     MODE : string := "TRUE";
     SIM_VERSION : string := "2.0";
     TEST_MODE_PIN_CHAR : string := "FALSE"
  );
  port (
     DRP_DO : out std_logic_vector(15 downto 0);
     DRP_RDY : out std_ulogic;
     RX_BYPASS_DATAOUT00 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT01 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT02 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT03 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT04 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT05 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT06 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT07 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT08 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT09 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT10 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT11 : out std_logic_vector(65 downto 0);
     RX_BYPASS_ENAOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_AVAILOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_BADLYFRAMEDOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_OVERFLOWOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_SYNCEDOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_SYNCWORDOUT : out std_logic_vector(11 downto 0);
     RX_CHANOUT0 : out std_logic_vector(10 downto 0);
     RX_CHANOUT1 : out std_logic_vector(10 downto 0);
     RX_CHANOUT2 : out std_logic_vector(10 downto 0);
     RX_CHANOUT3 : out std_logic_vector(10 downto 0);
     RX_DATAOUT0 : out std_logic_vector(127 downto 0);
     RX_DATAOUT1 : out std_logic_vector(127 downto 0);
     RX_DATAOUT2 : out std_logic_vector(127 downto 0);
     RX_DATAOUT3 : out std_logic_vector(127 downto 0);
     RX_ENAOUT0 : out std_ulogic;
     RX_ENAOUT1 : out std_ulogic;
     RX_ENAOUT2 : out std_ulogic;
     RX_ENAOUT3 : out std_ulogic;
     RX_EOPOUT0 : out std_ulogic;
     RX_EOPOUT1 : out std_ulogic;
     RX_EOPOUT2 : out std_ulogic;
     RX_EOPOUT3 : out std_ulogic;
     RX_ERROUT0 : out std_ulogic;
     RX_ERROUT1 : out std_ulogic;
     RX_ERROUT2 : out std_ulogic;
     RX_ERROUT3 : out std_ulogic;
     RX_MTYOUT0 : out std_logic_vector(3 downto 0);
     RX_MTYOUT1 : out std_logic_vector(3 downto 0);
     RX_MTYOUT2 : out std_logic_vector(3 downto 0);
     RX_MTYOUT3 : out std_logic_vector(3 downto 0);
     RX_OVFOUT : out std_ulogic;
     RX_SOPOUT0 : out std_ulogic;
     RX_SOPOUT1 : out std_ulogic;
     RX_SOPOUT2 : out std_ulogic;
     RX_SOPOUT3 : out std_ulogic;
     STAT_RX_ALIGNED : out std_ulogic;
     STAT_RX_ALIGNED_ERR : out std_ulogic;
     STAT_RX_BAD_TYPE_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_BURSTMAX_ERR : out std_ulogic;
     STAT_RX_BURST_ERR : out std_ulogic;
     STAT_RX_CRC24_ERR : out std_ulogic;
     STAT_RX_CRC32_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_CRC32_VALID : out std_logic_vector(11 downto 0);
     STAT_RX_DESCRAM_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_DIAGWORD_INTFSTAT : out std_logic_vector(11 downto 0);
     STAT_RX_DIAGWORD_LANESTAT : out std_logic_vector(11 downto 0);
     STAT_RX_FC_STAT : out std_logic_vector(255 downto 0);
     STAT_RX_FRAMING_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_MEOP_ERR : out std_ulogic;
     STAT_RX_MF_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_MF_LEN_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_MF_REPEAT_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_MISALIGNED : out std_ulogic;
     STAT_RX_MSOP_ERR : out std_ulogic;
     STAT_RX_MUBITS : out std_logic_vector(7 downto 0);
     STAT_RX_MUBITS_UPDATED : out std_ulogic;
     STAT_RX_OVERFLOW_ERR : out std_ulogic;
     STAT_RX_RETRANS_CRC24_ERR : out std_ulogic;
     STAT_RX_RETRANS_DISC : out std_ulogic;
     STAT_RX_RETRANS_LATENCY : out std_logic_vector(15 downto 0);
     STAT_RX_RETRANS_REQ : out std_ulogic;
     STAT_RX_RETRANS_RETRY_ERR : out std_ulogic;
     STAT_RX_RETRANS_SEQ : out std_logic_vector(7 downto 0);
     STAT_RX_RETRANS_SEQ_UPDATED : out std_ulogic;
     STAT_RX_RETRANS_STATE : out std_logic_vector(2 downto 0);
     STAT_RX_RETRANS_SUBSEQ : out std_logic_vector(4 downto 0);
     STAT_RX_RETRANS_WDOG_ERR : out std_ulogic;
     STAT_RX_RETRANS_WRAP_ERR : out std_ulogic;
     STAT_RX_SYNCED : out std_logic_vector(11 downto 0);
     STAT_RX_SYNCED_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_WORD_SYNC : out std_logic_vector(11 downto 0);
     STAT_TX_BURST_ERR : out std_ulogic;
     STAT_TX_ERRINJ_BITERR_DONE : out std_ulogic;
     STAT_TX_OVERFLOW_ERR : out std_ulogic;
     STAT_TX_RETRANS_BURST_ERR : out std_ulogic;
     STAT_TX_RETRANS_BUSY : out std_ulogic;
     STAT_TX_RETRANS_RAM_PERROUT : out std_ulogic;
     STAT_TX_RETRANS_RAM_RADDR : out std_logic_vector(8 downto 0);
     STAT_TX_RETRANS_RAM_RD_B0 : out std_ulogic;
     STAT_TX_RETRANS_RAM_RD_B1 : out std_ulogic;
     STAT_TX_RETRANS_RAM_RD_B2 : out std_ulogic;
     STAT_TX_RETRANS_RAM_RD_B3 : out std_ulogic;
     STAT_TX_RETRANS_RAM_RSEL : out std_logic_vector(1 downto 0);
     STAT_TX_RETRANS_RAM_WADDR : out std_logic_vector(8 downto 0);
     STAT_TX_RETRANS_RAM_WDATA : out std_logic_vector(643 downto 0);
     STAT_TX_RETRANS_RAM_WE_B0 : out std_ulogic;
     STAT_TX_RETRANS_RAM_WE_B1 : out std_ulogic;
     STAT_TX_RETRANS_RAM_WE_B2 : out std_ulogic;
     STAT_TX_RETRANS_RAM_WE_B3 : out std_ulogic;
     STAT_TX_UNDERFLOW_ERR : out std_ulogic;
     TX_OVFOUT : out std_ulogic;
     TX_RDYOUT : out std_ulogic;
     TX_SERDES_DATA00 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA01 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA02 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA03 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA04 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA05 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA06 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA07 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA08 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA09 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA10 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA11 : out std_logic_vector(63 downto 0);
     CORE_CLK : in std_ulogic;
     CTL_RX_FORCE_RESYNC : in std_ulogic;
     CTL_RX_RETRANS_ACK : in std_ulogic;
     CTL_RX_RETRANS_ENABLE : in std_ulogic;
     CTL_RX_RETRANS_ERRIN : in std_ulogic;
     CTL_RX_RETRANS_FORCE_REQ : in std_ulogic;
     CTL_RX_RETRANS_RESET : in std_ulogic;
     CTL_RX_RETRANS_RESET_MODE : in std_ulogic;
     CTL_TX_DIAGWORD_INTFSTAT : in std_ulogic;
     CTL_TX_DIAGWORD_LANESTAT : in std_logic_vector(11 downto 0);
     CTL_TX_ENABLE : in std_ulogic;
     CTL_TX_ERRINJ_BITERR_GO : in std_ulogic;
     CTL_TX_ERRINJ_BITERR_LANE : in std_logic_vector(3 downto 0);
     CTL_TX_FC_STAT : in std_logic_vector(255 downto 0);
     CTL_TX_MUBITS : in std_logic_vector(7 downto 0);
     CTL_TX_RETRANS_ENABLE : in std_ulogic;
     CTL_TX_RETRANS_RAM_PERRIN : in std_ulogic;
     CTL_TX_RETRANS_RAM_RDATA : in std_logic_vector(643 downto 0);
     CTL_TX_RETRANS_REQ : in std_ulogic;
     CTL_TX_RETRANS_REQ_VALID : in std_ulogic;
     CTL_TX_RLIM_DELTA : in std_logic_vector(11 downto 0);
     CTL_TX_RLIM_ENABLE : in std_ulogic;
     CTL_TX_RLIM_INTV : in std_logic_vector(7 downto 0);
     CTL_TX_RLIM_MAX : in std_logic_vector(11 downto 0);
     DRP_ADDR : in std_logic_vector(9 downto 0);
     DRP_CLK : in std_ulogic;
     DRP_DI : in std_logic_vector(15 downto 0);
     DRP_EN : in std_ulogic;
     DRP_WE : in std_ulogic;
     LBUS_CLK : in std_ulogic;
     RX_BYPASS_FORCE_REALIGNIN : in std_ulogic;
     RX_BYPASS_RDIN : in std_ulogic;
     RX_RESET : in std_ulogic;
     RX_SERDES_CLK : in std_logic_vector(11 downto 0);
     RX_SERDES_DATA00 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA01 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA02 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA03 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA04 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA05 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA06 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA07 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA08 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA09 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA10 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA11 : in std_logic_vector(63 downto 0);
     RX_SERDES_RESET : in std_logic_vector(11 downto 0);
     TX_BCTLIN0 : in std_ulogic;
     TX_BCTLIN1 : in std_ulogic;
     TX_BCTLIN2 : in std_ulogic;
     TX_BCTLIN3 : in std_ulogic;
     TX_BYPASS_CTRLIN : in std_logic_vector(11 downto 0);
     TX_BYPASS_DATAIN00 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN01 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN02 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN03 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN04 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN05 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN06 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN07 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN08 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN09 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN10 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN11 : in std_logic_vector(63 downto 0);
     TX_BYPASS_ENAIN : in std_ulogic;
     TX_BYPASS_GEARBOX_SEQIN : in std_logic_vector(7 downto 0);
     TX_BYPASS_MFRAMER_STATEIN : in std_logic_vector(3 downto 0);
     TX_CHANIN0 : in std_logic_vector(10 downto 0);
     TX_CHANIN1 : in std_logic_vector(10 downto 0);
     TX_CHANIN2 : in std_logic_vector(10 downto 0);
     TX_CHANIN3 : in std_logic_vector(10 downto 0);
     TX_DATAIN0 : in std_logic_vector(127 downto 0);
     TX_DATAIN1 : in std_logic_vector(127 downto 0);
     TX_DATAIN2 : in std_logic_vector(127 downto 0);
     TX_DATAIN3 : in std_logic_vector(127 downto 0);
     TX_ENAIN0 : in std_ulogic;
     TX_ENAIN1 : in std_ulogic;
     TX_ENAIN2 : in std_ulogic;
     TX_ENAIN3 : in std_ulogic;
     TX_EOPIN0 : in std_ulogic;
     TX_EOPIN1 : in std_ulogic;
     TX_EOPIN2 : in std_ulogic;
     TX_EOPIN3 : in std_ulogic;
     TX_ERRIN0 : in std_ulogic;
     TX_ERRIN1 : in std_ulogic;
     TX_ERRIN2 : in std_ulogic;
     TX_ERRIN3 : in std_ulogic;
     TX_MTYIN0 : in std_logic_vector(3 downto 0);
     TX_MTYIN1 : in std_logic_vector(3 downto 0);
     TX_MTYIN2 : in std_logic_vector(3 downto 0);
     TX_MTYIN3 : in std_logic_vector(3 downto 0);
     TX_RESET : in std_ulogic;
     TX_SERDES_REFCLK : in std_ulogic;
     TX_SERDES_REFCLK_RESET : in std_ulogic;
     TX_SOPIN0 : in std_ulogic;
     TX_SOPIN1 : in std_ulogic;
     TX_SOPIN2 : in std_ulogic;
     TX_SOPIN3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ILKN : component is "PRIMITIVE";

----- component ILKNE4 -----
component ILKNE4
  generic (
     BYPASS : string := "FALSE";
     CTL_RX_BURSTMAX : std_logic_vector(1 downto 0) := "11";
     CTL_RX_CHAN_EXT : std_logic_vector(1 downto 0) := "00";
     CTL_RX_LAST_LANE : std_logic_vector(3 downto 0) := X"B";
     CTL_RX_MFRAMELEN_MINUS1 : std_logic_vector(15 downto 0) := X"07FF";
     CTL_RX_PACKET_MODE : string := "FALSE";
     CTL_RX_RETRANS_MULT : std_logic_vector(2 downto 0) := "000";
     CTL_RX_RETRANS_RETRY : std_logic_vector(3 downto 0) := X"2";
     CTL_RX_RETRANS_TIMER1 : std_logic_vector(15 downto 0) := X"0009";
     CTL_RX_RETRANS_TIMER2 : std_logic_vector(15 downto 0) := X"0000";
     CTL_RX_RETRANS_WDOG : std_logic_vector(11 downto 0) := X"000";
     CTL_RX_RETRANS_WRAP_TIMER : std_logic_vector(7 downto 0) := X"00";
     CTL_TEST_MODE_PIN_CHAR : string := "FALSE";
     CTL_TX_BURSTMAX : std_logic_vector(1 downto 0) := "11";
     CTL_TX_BURSTSHORT : std_logic_vector(2 downto 0) := "001";
     CTL_TX_CHAN_EXT : std_logic_vector(1 downto 0) := "00";
     CTL_TX_DISABLE_SKIPWORD : string := "FALSE";
     CTL_TX_FC_CALLEN : std_logic_vector(3 downto 0) := X"F";
     CTL_TX_LAST_LANE : std_logic_vector(3 downto 0) := X"B";
     CTL_TX_MFRAMELEN_MINUS1 : std_logic_vector(15 downto 0) := X"07FF";
     CTL_TX_RETRANS_DEPTH : std_logic_vector(13 downto 0) := "00" & X"800";
     CTL_TX_RETRANS_MULT : std_logic_vector(2 downto 0) := "000";
     CTL_TX_RETRANS_RAM_BANKS : std_logic_vector(1 downto 0) := "11";
     MODE : string := "TRUE";
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     TEST_MODE_PIN_CHAR : string := "FALSE"
  );
  port (
     DRP_DO : out std_logic_vector(15 downto 0);
     DRP_RDY : out std_ulogic;
     RX_BYPASS_DATAOUT00 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT01 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT02 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT03 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT04 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT05 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT06 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT07 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT08 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT09 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT10 : out std_logic_vector(65 downto 0);
     RX_BYPASS_DATAOUT11 : out std_logic_vector(65 downto 0);
     RX_BYPASS_ENAOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_AVAILOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_BADLYFRAMEDOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_OVERFLOWOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_SYNCEDOUT : out std_logic_vector(11 downto 0);
     RX_BYPASS_IS_SYNCWORDOUT : out std_logic_vector(11 downto 0);
     RX_CHANOUT0 : out std_logic_vector(10 downto 0);
     RX_CHANOUT1 : out std_logic_vector(10 downto 0);
     RX_CHANOUT2 : out std_logic_vector(10 downto 0);
     RX_CHANOUT3 : out std_logic_vector(10 downto 0);
     RX_DATAOUT0 : out std_logic_vector(127 downto 0);
     RX_DATAOUT1 : out std_logic_vector(127 downto 0);
     RX_DATAOUT2 : out std_logic_vector(127 downto 0);
     RX_DATAOUT3 : out std_logic_vector(127 downto 0);
     RX_ENAOUT0 : out std_ulogic;
     RX_ENAOUT1 : out std_ulogic;
     RX_ENAOUT2 : out std_ulogic;
     RX_ENAOUT3 : out std_ulogic;
     RX_EOPOUT0 : out std_ulogic;
     RX_EOPOUT1 : out std_ulogic;
     RX_EOPOUT2 : out std_ulogic;
     RX_EOPOUT3 : out std_ulogic;
     RX_ERROUT0 : out std_ulogic;
     RX_ERROUT1 : out std_ulogic;
     RX_ERROUT2 : out std_ulogic;
     RX_ERROUT3 : out std_ulogic;
     RX_MTYOUT0 : out std_logic_vector(3 downto 0);
     RX_MTYOUT1 : out std_logic_vector(3 downto 0);
     RX_MTYOUT2 : out std_logic_vector(3 downto 0);
     RX_MTYOUT3 : out std_logic_vector(3 downto 0);
     RX_OVFOUT : out std_ulogic;
     RX_SOPOUT0 : out std_ulogic;
     RX_SOPOUT1 : out std_ulogic;
     RX_SOPOUT2 : out std_ulogic;
     RX_SOPOUT3 : out std_ulogic;
     STAT_RX_ALIGNED : out std_ulogic;
     STAT_RX_ALIGNED_ERR : out std_ulogic;
     STAT_RX_BAD_TYPE_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_BURSTMAX_ERR : out std_ulogic;
     STAT_RX_BURST_ERR : out std_ulogic;
     STAT_RX_CRC24_ERR : out std_ulogic;
     STAT_RX_CRC32_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_CRC32_VALID : out std_logic_vector(11 downto 0);
     STAT_RX_DESCRAM_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_DIAGWORD_INTFSTAT : out std_logic_vector(11 downto 0);
     STAT_RX_DIAGWORD_LANESTAT : out std_logic_vector(11 downto 0);
     STAT_RX_FC_STAT : out std_logic_vector(255 downto 0);
     STAT_RX_FRAMING_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_MEOP_ERR : out std_ulogic;
     STAT_RX_MF_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_MF_LEN_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_MF_REPEAT_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_MISALIGNED : out std_ulogic;
     STAT_RX_MSOP_ERR : out std_ulogic;
     STAT_RX_MUBITS : out std_logic_vector(7 downto 0);
     STAT_RX_MUBITS_UPDATED : out std_ulogic;
     STAT_RX_OVERFLOW_ERR : out std_ulogic;
     STAT_RX_RETRANS_CRC24_ERR : out std_ulogic;
     STAT_RX_RETRANS_DISC : out std_ulogic;
     STAT_RX_RETRANS_LATENCY : out std_logic_vector(15 downto 0);
     STAT_RX_RETRANS_REQ : out std_ulogic;
     STAT_RX_RETRANS_RETRY_ERR : out std_ulogic;
     STAT_RX_RETRANS_SEQ : out std_logic_vector(7 downto 0);
     STAT_RX_RETRANS_SEQ_UPDATED : out std_ulogic;
     STAT_RX_RETRANS_STATE : out std_logic_vector(2 downto 0);
     STAT_RX_RETRANS_SUBSEQ : out std_logic_vector(4 downto 0);
     STAT_RX_RETRANS_WDOG_ERR : out std_ulogic;
     STAT_RX_RETRANS_WRAP_ERR : out std_ulogic;
     STAT_RX_SYNCED : out std_logic_vector(11 downto 0);
     STAT_RX_SYNCED_ERR : out std_logic_vector(11 downto 0);
     STAT_RX_WORD_SYNC : out std_logic_vector(11 downto 0);
     STAT_TX_BURST_ERR : out std_ulogic;
     STAT_TX_ERRINJ_BITERR_DONE : out std_ulogic;
     STAT_TX_OVERFLOW_ERR : out std_ulogic;
     STAT_TX_RETRANS_BURST_ERR : out std_ulogic;
     STAT_TX_RETRANS_BUSY : out std_ulogic;
     STAT_TX_RETRANS_RAM_PERROUT : out std_ulogic;
     STAT_TX_RETRANS_RAM_RADDR : out std_logic_vector(8 downto 0);
     STAT_TX_RETRANS_RAM_RD_B0 : out std_ulogic;
     STAT_TX_RETRANS_RAM_RD_B1 : out std_ulogic;
     STAT_TX_RETRANS_RAM_RD_B2 : out std_ulogic;
     STAT_TX_RETRANS_RAM_RD_B3 : out std_ulogic;
     STAT_TX_RETRANS_RAM_RSEL : out std_logic_vector(1 downto 0);
     STAT_TX_RETRANS_RAM_WADDR : out std_logic_vector(8 downto 0);
     STAT_TX_RETRANS_RAM_WDATA : out std_logic_vector(643 downto 0);
     STAT_TX_RETRANS_RAM_WE_B0 : out std_ulogic;
     STAT_TX_RETRANS_RAM_WE_B1 : out std_ulogic;
     STAT_TX_RETRANS_RAM_WE_B2 : out std_ulogic;
     STAT_TX_RETRANS_RAM_WE_B3 : out std_ulogic;
     STAT_TX_UNDERFLOW_ERR : out std_ulogic;
     TX_OVFOUT : out std_ulogic;
     TX_RDYOUT : out std_ulogic;
     TX_SERDES_DATA00 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA01 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA02 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA03 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA04 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA05 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA06 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA07 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA08 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA09 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA10 : out std_logic_vector(63 downto 0);
     TX_SERDES_DATA11 : out std_logic_vector(63 downto 0);
     CORE_CLK : in std_ulogic;
     CTL_RX_FORCE_RESYNC : in std_ulogic;
     CTL_RX_RETRANS_ACK : in std_ulogic;
     CTL_RX_RETRANS_ENABLE : in std_ulogic;
     CTL_RX_RETRANS_ERRIN : in std_ulogic;
     CTL_RX_RETRANS_FORCE_REQ : in std_ulogic;
     CTL_RX_RETRANS_RESET : in std_ulogic;
     CTL_RX_RETRANS_RESET_MODE : in std_ulogic;
     CTL_TX_DIAGWORD_INTFSTAT : in std_ulogic;
     CTL_TX_DIAGWORD_LANESTAT : in std_logic_vector(11 downto 0);
     CTL_TX_ENABLE : in std_ulogic;
     CTL_TX_ERRINJ_BITERR_GO : in std_ulogic;
     CTL_TX_ERRINJ_BITERR_LANE : in std_logic_vector(3 downto 0);
     CTL_TX_FC_STAT : in std_logic_vector(255 downto 0);
     CTL_TX_MUBITS : in std_logic_vector(7 downto 0);
     CTL_TX_RETRANS_ENABLE : in std_ulogic;
     CTL_TX_RETRANS_RAM_PERRIN : in std_ulogic;
     CTL_TX_RETRANS_RAM_RDATA : in std_logic_vector(643 downto 0);
     CTL_TX_RETRANS_REQ : in std_ulogic;
     CTL_TX_RETRANS_REQ_VALID : in std_ulogic;
     CTL_TX_RLIM_DELTA : in std_logic_vector(11 downto 0);
     CTL_TX_RLIM_ENABLE : in std_ulogic;
     CTL_TX_RLIM_INTV : in std_logic_vector(7 downto 0);
     CTL_TX_RLIM_MAX : in std_logic_vector(11 downto 0);
     DRP_ADDR : in std_logic_vector(9 downto 0);
     DRP_CLK : in std_ulogic;
     DRP_DI : in std_logic_vector(15 downto 0);
     DRP_EN : in std_ulogic;
     DRP_WE : in std_ulogic;
     LBUS_CLK : in std_ulogic;
     RX_BYPASS_FORCE_REALIGNIN : in std_ulogic;
     RX_BYPASS_RDIN : in std_ulogic;
     RX_RESET : in std_ulogic;
     RX_SERDES_CLK : in std_logic_vector(11 downto 0);
     RX_SERDES_DATA00 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA01 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA02 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA03 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA04 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA05 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA06 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA07 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA08 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA09 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA10 : in std_logic_vector(63 downto 0);
     RX_SERDES_DATA11 : in std_logic_vector(63 downto 0);
     RX_SERDES_RESET : in std_logic_vector(11 downto 0);
     TX_BCTLIN0 : in std_ulogic;
     TX_BCTLIN1 : in std_ulogic;
     TX_BCTLIN2 : in std_ulogic;
     TX_BCTLIN3 : in std_ulogic;
     TX_BYPASS_CTRLIN : in std_logic_vector(11 downto 0);
     TX_BYPASS_DATAIN00 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN01 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN02 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN03 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN04 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN05 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN06 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN07 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN08 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN09 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN10 : in std_logic_vector(63 downto 0);
     TX_BYPASS_DATAIN11 : in std_logic_vector(63 downto 0);
     TX_BYPASS_ENAIN : in std_ulogic;
     TX_BYPASS_GEARBOX_SEQIN : in std_logic_vector(7 downto 0);
     TX_BYPASS_MFRAMER_STATEIN : in std_logic_vector(3 downto 0);
     TX_CHANIN0 : in std_logic_vector(10 downto 0);
     TX_CHANIN1 : in std_logic_vector(10 downto 0);
     TX_CHANIN2 : in std_logic_vector(10 downto 0);
     TX_CHANIN3 : in std_logic_vector(10 downto 0);
     TX_DATAIN0 : in std_logic_vector(127 downto 0);
     TX_DATAIN1 : in std_logic_vector(127 downto 0);
     TX_DATAIN2 : in std_logic_vector(127 downto 0);
     TX_DATAIN3 : in std_logic_vector(127 downto 0);
     TX_ENAIN0 : in std_ulogic;
     TX_ENAIN1 : in std_ulogic;
     TX_ENAIN2 : in std_ulogic;
     TX_ENAIN3 : in std_ulogic;
     TX_EOPIN0 : in std_ulogic;
     TX_EOPIN1 : in std_ulogic;
     TX_EOPIN2 : in std_ulogic;
     TX_EOPIN3 : in std_ulogic;
     TX_ERRIN0 : in std_ulogic;
     TX_ERRIN1 : in std_ulogic;
     TX_ERRIN2 : in std_ulogic;
     TX_ERRIN3 : in std_ulogic;
     TX_MTYIN0 : in std_logic_vector(3 downto 0);
     TX_MTYIN1 : in std_logic_vector(3 downto 0);
     TX_MTYIN2 : in std_logic_vector(3 downto 0);
     TX_MTYIN3 : in std_logic_vector(3 downto 0);
     TX_RESET : in std_ulogic;
     TX_SERDES_REFCLK : in std_ulogic;
     TX_SERDES_REFCLK_RESET : in std_ulogic;
     TX_SOPIN0 : in std_ulogic;
     TX_SOPIN1 : in std_ulogic;
     TX_SOPIN2 : in std_ulogic;
     TX_SOPIN3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ILKNE4 : component is "PRIMITIVE";

----- component INBUF -----
component INBUF
  generic (
     IBUF_LOW_PWR : string := "TRUE";
     ISTANDARD : string := "UNUSED";
     SIM_INPUT_BUFFER_OFFSET : integer := 0
  );
  port (
     O : out std_ulogic;
     OSC : in std_logic_vector(3 downto 0);
     OSC_EN : in std_ulogic;
     PAD : in std_ulogic;
     VREF : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  INBUF : component is "PRIMITIVE";

----- component INV -----
component INV
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  INV : component is "PRIMITIVE";

----- component IN_FIFO -----
component IN_FIFO
  generic (
     ALMOST_EMPTY_VALUE : integer := 1;
     ALMOST_FULL_VALUE : integer := 1;
     ARRAY_MODE : string := "ARRAY_MODE_4_X_8";
     SYNCHRONOUS_MODE : string := "FALSE"
  );
  port (
     ALMOSTEMPTY : out std_ulogic;
     ALMOSTFULL : out std_ulogic;
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     Q0 : out std_logic_vector(7 downto 0);
     Q1 : out std_logic_vector(7 downto 0);
     Q2 : out std_logic_vector(7 downto 0);
     Q3 : out std_logic_vector(7 downto 0);
     Q4 : out std_logic_vector(7 downto 0);
     Q5 : out std_logic_vector(7 downto 0);
     Q6 : out std_logic_vector(7 downto 0);
     Q7 : out std_logic_vector(7 downto 0);
     Q8 : out std_logic_vector(7 downto 0);
     Q9 : out std_logic_vector(7 downto 0);
     D0 : in std_logic_vector(3 downto 0);
     D1 : in std_logic_vector(3 downto 0);
     D2 : in std_logic_vector(3 downto 0);
     D3 : in std_logic_vector(3 downto 0);
     D4 : in std_logic_vector(3 downto 0);
     D5 : in std_logic_vector(7 downto 0);
     D6 : in std_logic_vector(7 downto 0);
     D7 : in std_logic_vector(3 downto 0);
     D8 : in std_logic_vector(3 downto 0);
     D9 : in std_logic_vector(3 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     RESET : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IN_FIFO : component is "PRIMITIVE";

----- component IOBUF -----
component IOBUF
  generic (
     DRIVE : integer := 12;
     IBUF_LOW_PWR : boolean := TRUE;
     IOSTANDARD : string := "DEFAULT";
     SLEW : string := "SLOW"
  );
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF : component is "PRIMITIVE";

----- component IOBUFDS -----
component IOBUFDS
  generic (
     DIFF_TERM : boolean := FALSE;
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : boolean := TRUE;
     IOSTANDARD : string := "DEFAULT";
     SLEW : string := "SLOW"
  );
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     IOB : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUFDS : component is "PRIMITIVE";

----- component IOBUFDSE3 -----
component IOBUFDSE3
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_INPUT_BUFFER_OFFSET : integer := 0;
     USE_IBUFDISABLE : string := "FALSE"
  );
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     IOB : inout std_ulogic;
     DCITERMDISABLE : in std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     OSC : in std_logic_vector(3 downto 0);
     OSC_EN : in std_logic_vector(1 downto 0);
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUFDSE3 : component is "PRIMITIVE";

----- component IOBUFDS_BLVDS_25 -----
component IOBUFDS_BLVDS_25
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     IOB : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUFDS_BLVDS_25 : component is "PRIMITIVE";

----- component IOBUFDS_DCIEN -----
component IOBUFDS_DCIEN
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     SLEW : string := "SLOW";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     IOB : inout std_ulogic;
     DCITERMDISABLE : in std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUFDS_DCIEN : component is "PRIMITIVE";

----- component IOBUFDS_DIFF_OUT -----
component IOBUFDS_DIFF_OUT
  generic (
     DIFF_TERM : boolean := FALSE;
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : boolean := TRUE;
     IOSTANDARD : string := "DEFAULT"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     IO : inout std_ulogic;
     IOB : inout std_ulogic;
     I : in std_ulogic;
     TM : in std_ulogic;
     TS : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUFDS_DIFF_OUT : component is "PRIMITIVE";

----- component IOBUFDS_DIFF_OUT_DCIEN -----
component IOBUFDS_DIFF_OUT_DCIEN
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     IO : inout std_ulogic;
     IOB : inout std_ulogic;
     DCITERMDISABLE : in std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     TM : in std_ulogic;
     TS : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUFDS_DIFF_OUT_DCIEN : component is "PRIMITIVE";

----- component IOBUFDS_DIFF_OUT_INTERMDISABLE -----
component IOBUFDS_DIFF_OUT_INTERMDISABLE
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     IO : inout std_ulogic;
     IOB : inout std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     INTERMDISABLE : in std_ulogic;
     TM : in std_ulogic;
     TS : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUFDS_DIFF_OUT_INTERMDISABLE : component is "PRIMITIVE";

----- component IOBUFDS_INTERMDISABLE -----
component IOBUFDS_INTERMDISABLE
  generic (
     DIFF_TERM : string := "FALSE";
     DQS_BIAS : string := "FALSE";
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     SLEW : string := "SLOW";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     IOB : inout std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     INTERMDISABLE : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUFDS_INTERMDISABLE : component is "PRIMITIVE";

----- component IOBUFE3 -----
component IOBUFE3
  generic (
     DRIVE : integer := 12;
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_INPUT_BUFFER_OFFSET : integer := 0;
     USE_IBUFDISABLE : string := "FALSE"
  );
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     DCITERMDISABLE : in std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     OSC : in std_logic_vector(3 downto 0);
     OSC_EN : in std_ulogic;
     T : in std_ulogic;
     VREF : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUFE3 : component is "PRIMITIVE";

----- component IOBUF_AGP -----
component IOBUF_AGP
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_AGP : component is "PRIMITIVE";

----- component IOBUF_ANALOG -----
component IOBUF_ANALOG
  generic (
     DRIVE : integer := 12;
     IBUF_LOW_PWR : boolean := TRUE;
     IOSTANDARD : string := "DEFAULT";
     SLEW : string := "SLOW"
  );
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_ANALOG : component is "PRIMITIVE";

----- component IOBUF_CTT -----
component IOBUF_CTT
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_CTT : component is "PRIMITIVE";

----- component IOBUF_DCIEN -----
component IOBUF_DCIEN
  generic (
     DRIVE : integer := 12;
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     SLEW : string := "SLOW";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     DCITERMDISABLE : in std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_DCIEN : component is "PRIMITIVE";

----- component IOBUF_F_12 -----
component IOBUF_F_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_F_12 : component is "PRIMITIVE";

----- component IOBUF_F_16 -----
component IOBUF_F_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_F_16 : component is "PRIMITIVE";

----- component IOBUF_F_2 -----
component IOBUF_F_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_F_2 : component is "PRIMITIVE";

----- component IOBUF_F_24 -----
component IOBUF_F_24
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_F_24 : component is "PRIMITIVE";

----- component IOBUF_F_4 -----
component IOBUF_F_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_F_4 : component is "PRIMITIVE";

----- component IOBUF_F_6 -----
component IOBUF_F_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_F_6 : component is "PRIMITIVE";

----- component IOBUF_F_8 -----
component IOBUF_F_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_F_8 : component is "PRIMITIVE";

----- component IOBUF_GTL -----
component IOBUF_GTL
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_GTL : component is "PRIMITIVE";

----- component IOBUF_GTLP -----
component IOBUF_GTLP
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_GTLP : component is "PRIMITIVE";

----- component IOBUF_GTLP_DCI -----
component IOBUF_GTLP_DCI
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_GTLP_DCI : component is "PRIMITIVE";

----- component IOBUF_GTL_DCI -----
component IOBUF_GTL_DCI
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_GTL_DCI : component is "PRIMITIVE";

----- component IOBUF_HSTL_I -----
component IOBUF_HSTL_I
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_I : component is "PRIMITIVE";

----- component IOBUF_HSTL_II -----
component IOBUF_HSTL_II
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_II : component is "PRIMITIVE";

----- component IOBUF_HSTL_III -----
component IOBUF_HSTL_III
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_III : component is "PRIMITIVE";

----- component IOBUF_HSTL_III_18 -----
component IOBUF_HSTL_III_18
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_III_18 : component is "PRIMITIVE";

----- component IOBUF_HSTL_II_18 -----
component IOBUF_HSTL_II_18
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_II_18 : component is "PRIMITIVE";

----- component IOBUF_HSTL_II_DCI -----
component IOBUF_HSTL_II_DCI
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_II_DCI : component is "PRIMITIVE";

----- component IOBUF_HSTL_II_DCI_18 -----
component IOBUF_HSTL_II_DCI_18
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_II_DCI_18 : component is "PRIMITIVE";

----- component IOBUF_HSTL_IV -----
component IOBUF_HSTL_IV
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_IV : component is "PRIMITIVE";

----- component IOBUF_HSTL_IV_18 -----
component IOBUF_HSTL_IV_18
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_IV_18 : component is "PRIMITIVE";

----- component IOBUF_HSTL_IV_DCI -----
component IOBUF_HSTL_IV_DCI
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_IV_DCI : component is "PRIMITIVE";

----- component IOBUF_HSTL_IV_DCI_18 -----
component IOBUF_HSTL_IV_DCI_18
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_IV_DCI_18 : component is "PRIMITIVE";

----- component IOBUF_HSTL_I_18 -----
component IOBUF_HSTL_I_18
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_HSTL_I_18 : component is "PRIMITIVE";

----- component IOBUF_INTERMDISABLE -----
component IOBUF_INTERMDISABLE
  generic (
     DRIVE : integer := 12;
     IBUF_LOW_PWR : string := "TRUE";
     IOSTANDARD : string := "DEFAULT";
     SIM_DEVICE : string := "7SERIES";
     SLEW : string := "SLOW";
     USE_IBUFDISABLE : string := "TRUE"
  );
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     IBUFDISABLE : in std_ulogic;
     INTERMDISABLE : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_INTERMDISABLE : component is "PRIMITIVE";

----- component IOBUF_LVCMOS12 -----
component IOBUF_LVCMOS12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS12 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS12_F_2 -----
component IOBUF_LVCMOS12_F_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS12_F_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS12_F_4 -----
component IOBUF_LVCMOS12_F_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS12_F_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS12_F_6 -----
component IOBUF_LVCMOS12_F_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS12_F_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS12_F_8 -----
component IOBUF_LVCMOS12_F_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS12_F_8 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS12_S_2 -----
component IOBUF_LVCMOS12_S_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS12_S_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS12_S_4 -----
component IOBUF_LVCMOS12_S_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS12_S_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS12_S_6 -----
component IOBUF_LVCMOS12_S_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS12_S_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS12_S_8 -----
component IOBUF_LVCMOS12_S_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS12_S_8 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15 -----
component IOBUF_LVCMOS15
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_F_12 -----
component IOBUF_LVCMOS15_F_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_F_12 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_F_16 -----
component IOBUF_LVCMOS15_F_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_F_16 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_F_2 -----
component IOBUF_LVCMOS15_F_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_F_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_F_4 -----
component IOBUF_LVCMOS15_F_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_F_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_F_6 -----
component IOBUF_LVCMOS15_F_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_F_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_F_8 -----
component IOBUF_LVCMOS15_F_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_F_8 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_S_12 -----
component IOBUF_LVCMOS15_S_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_S_12 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_S_16 -----
component IOBUF_LVCMOS15_S_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_S_16 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_S_2 -----
component IOBUF_LVCMOS15_S_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_S_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_S_4 -----
component IOBUF_LVCMOS15_S_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_S_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_S_6 -----
component IOBUF_LVCMOS15_S_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_S_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS15_S_8 -----
component IOBUF_LVCMOS15_S_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS15_S_8 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18 -----
component IOBUF_LVCMOS18
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_F_12 -----
component IOBUF_LVCMOS18_F_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_F_12 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_F_16 -----
component IOBUF_LVCMOS18_F_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_F_16 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_F_2 -----
component IOBUF_LVCMOS18_F_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_F_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_F_4 -----
component IOBUF_LVCMOS18_F_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_F_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_F_6 -----
component IOBUF_LVCMOS18_F_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_F_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_F_8 -----
component IOBUF_LVCMOS18_F_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_F_8 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_S_12 -----
component IOBUF_LVCMOS18_S_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_S_12 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_S_16 -----
component IOBUF_LVCMOS18_S_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_S_16 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_S_2 -----
component IOBUF_LVCMOS18_S_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_S_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_S_4 -----
component IOBUF_LVCMOS18_S_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_S_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_S_6 -----
component IOBUF_LVCMOS18_S_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_S_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS18_S_8 -----
component IOBUF_LVCMOS18_S_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS18_S_8 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS2 -----
component IOBUF_LVCMOS2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25 -----
component IOBUF_LVCMOS25
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_F_12 -----
component IOBUF_LVCMOS25_F_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_F_12 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_F_16 -----
component IOBUF_LVCMOS25_F_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_F_16 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_F_2 -----
component IOBUF_LVCMOS25_F_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_F_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_F_24 -----
component IOBUF_LVCMOS25_F_24
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_F_24 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_F_4 -----
component IOBUF_LVCMOS25_F_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_F_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_F_6 -----
component IOBUF_LVCMOS25_F_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_F_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_F_8 -----
component IOBUF_LVCMOS25_F_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_F_8 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_S_12 -----
component IOBUF_LVCMOS25_S_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_S_12 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_S_16 -----
component IOBUF_LVCMOS25_S_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_S_16 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_S_2 -----
component IOBUF_LVCMOS25_S_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_S_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_S_24 -----
component IOBUF_LVCMOS25_S_24
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_S_24 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_S_4 -----
component IOBUF_LVCMOS25_S_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_S_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_S_6 -----
component IOBUF_LVCMOS25_S_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_S_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS25_S_8 -----
component IOBUF_LVCMOS25_S_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS25_S_8 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33 -----
component IOBUF_LVCMOS33
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_F_12 -----
component IOBUF_LVCMOS33_F_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_F_12 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_F_16 -----
component IOBUF_LVCMOS33_F_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_F_16 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_F_2 -----
component IOBUF_LVCMOS33_F_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_F_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_F_24 -----
component IOBUF_LVCMOS33_F_24
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_F_24 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_F_4 -----
component IOBUF_LVCMOS33_F_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_F_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_F_6 -----
component IOBUF_LVCMOS33_F_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_F_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_F_8 -----
component IOBUF_LVCMOS33_F_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_F_8 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_S_12 -----
component IOBUF_LVCMOS33_S_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_S_12 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_S_16 -----
component IOBUF_LVCMOS33_S_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_S_16 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_S_2 -----
component IOBUF_LVCMOS33_S_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_S_2 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_S_24 -----
component IOBUF_LVCMOS33_S_24
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_S_24 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_S_4 -----
component IOBUF_LVCMOS33_S_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_S_4 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_S_6 -----
component IOBUF_LVCMOS33_S_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_S_6 : component is "PRIMITIVE";

----- component IOBUF_LVCMOS33_S_8 -----
component IOBUF_LVCMOS33_S_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVCMOS33_S_8 : component is "PRIMITIVE";

----- component IOBUF_LVDCI_15 -----
component IOBUF_LVDCI_15
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVDCI_15 : component is "PRIMITIVE";

----- component IOBUF_LVDCI_18 -----
component IOBUF_LVDCI_18
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVDCI_18 : component is "PRIMITIVE";

----- component IOBUF_LVDCI_25 -----
component IOBUF_LVDCI_25
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVDCI_25 : component is "PRIMITIVE";

----- component IOBUF_LVDCI_33 -----
component IOBUF_LVDCI_33
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVDCI_33 : component is "PRIMITIVE";

----- component IOBUF_LVDCI_DV2_15 -----
component IOBUF_LVDCI_DV2_15
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVDCI_DV2_15 : component is "PRIMITIVE";

----- component IOBUF_LVDCI_DV2_18 -----
component IOBUF_LVDCI_DV2_18
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVDCI_DV2_18 : component is "PRIMITIVE";

----- component IOBUF_LVDCI_DV2_25 -----
component IOBUF_LVDCI_DV2_25
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVDCI_DV2_25 : component is "PRIMITIVE";

----- component IOBUF_LVDCI_DV2_33 -----
component IOBUF_LVDCI_DV2_33
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVDCI_DV2_33 : component is "PRIMITIVE";

----- component IOBUF_LVDS -----
component IOBUF_LVDS
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVDS : component is "PRIMITIVE";

----- component IOBUF_LVPECL -----
component IOBUF_LVPECL
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVPECL : component is "PRIMITIVE";

----- component IOBUF_LVTTL -----
component IOBUF_LVTTL
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL : component is "PRIMITIVE";

----- component IOBUF_LVTTL_F_12 -----
component IOBUF_LVTTL_F_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_F_12 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_F_16 -----
component IOBUF_LVTTL_F_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_F_16 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_F_2 -----
component IOBUF_LVTTL_F_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_F_2 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_F_24 -----
component IOBUF_LVTTL_F_24
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_F_24 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_F_4 -----
component IOBUF_LVTTL_F_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_F_4 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_F_6 -----
component IOBUF_LVTTL_F_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_F_6 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_F_8 -----
component IOBUF_LVTTL_F_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_F_8 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_S_12 -----
component IOBUF_LVTTL_S_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_S_12 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_S_16 -----
component IOBUF_LVTTL_S_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_S_16 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_S_2 -----
component IOBUF_LVTTL_S_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_S_2 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_S_24 -----
component IOBUF_LVTTL_S_24
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_S_24 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_S_4 -----
component IOBUF_LVTTL_S_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_S_4 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_S_6 -----
component IOBUF_LVTTL_S_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_S_6 : component is "PRIMITIVE";

----- component IOBUF_LVTTL_S_8 -----
component IOBUF_LVTTL_S_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_LVTTL_S_8 : component is "PRIMITIVE";

----- component IOBUF_PCI33_3 -----
component IOBUF_PCI33_3
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_PCI33_3 : component is "PRIMITIVE";

----- component IOBUF_PCI33_5 -----
component IOBUF_PCI33_5
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_PCI33_5 : component is "PRIMITIVE";

----- component IOBUF_PCI66_3 -----
component IOBUF_PCI66_3
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_PCI66_3 : component is "PRIMITIVE";

----- component IOBUF_PCIX -----
component IOBUF_PCIX
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_PCIX : component is "PRIMITIVE";

----- component IOBUF_PCIX66_3 -----
component IOBUF_PCIX66_3
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_PCIX66_3 : component is "PRIMITIVE";

----- component IOBUF_SSTL18_I -----
component IOBUF_SSTL18_I
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_SSTL18_I : component is "PRIMITIVE";

----- component IOBUF_SSTL18_II -----
component IOBUF_SSTL18_II
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_SSTL18_II : component is "PRIMITIVE";

----- component IOBUF_SSTL18_II_DCI -----
component IOBUF_SSTL18_II_DCI
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_SSTL18_II_DCI : component is "PRIMITIVE";

----- component IOBUF_SSTL2_I -----
component IOBUF_SSTL2_I
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_SSTL2_I : component is "PRIMITIVE";

----- component IOBUF_SSTL2_II -----
component IOBUF_SSTL2_II
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_SSTL2_II : component is "PRIMITIVE";

----- component IOBUF_SSTL2_II_DCI -----
component IOBUF_SSTL2_II_DCI
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_SSTL2_II_DCI : component is "PRIMITIVE";

----- component IOBUF_SSTL3_I -----
component IOBUF_SSTL3_I
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_SSTL3_I : component is "PRIMITIVE";

----- component IOBUF_SSTL3_II -----
component IOBUF_SSTL3_II
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_SSTL3_II : component is "PRIMITIVE";

----- component IOBUF_SSTL3_II_DCI -----
component IOBUF_SSTL3_II_DCI
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_SSTL3_II_DCI : component is "PRIMITIVE";

----- component IOBUF_S_12 -----
component IOBUF_S_12
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_S_12 : component is "PRIMITIVE";

----- component IOBUF_S_16 -----
component IOBUF_S_16
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_S_16 : component is "PRIMITIVE";

----- component IOBUF_S_2 -----
component IOBUF_S_2
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_S_2 : component is "PRIMITIVE";

----- component IOBUF_S_24 -----
component IOBUF_S_24
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_S_24 : component is "PRIMITIVE";

----- component IOBUF_S_4 -----
component IOBUF_S_4
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_S_4 : component is "PRIMITIVE";

----- component IOBUF_S_6 -----
component IOBUF_S_6
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_S_6 : component is "PRIMITIVE";

----- component IOBUF_S_8 -----
component IOBUF_S_8
  port (
     O : out std_ulogic;
     IO : inout std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IOBUF_S_8 : component is "PRIMITIVE";

----- component IODELAY -----
component IODELAY
  generic (
     DELAY_SRC : string := "I";
     HIGH_PERFORMANCE_MODE : boolean := true;
     IDELAY_TYPE : string := "DEFAULT";
     IDELAY_VALUE : integer := 0;
     ODELAY_VALUE : integer := 0;
     REFCLK_FREQUENCY : real := 200.0;
     SIGNAL_PATTERN : string := "DATA"
  );
  port (
     DATAOUT : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     DATAIN : in std_ulogic;
     IDATAIN : in std_ulogic;
     INC : in std_ulogic;
     ODATAIN : in std_ulogic;
     RST : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IODELAY : component is "PRIMITIVE";

----- component IODELAY2 -----
component IODELAY2
  generic (
     COUNTER_WRAPAROUND : string := "WRAPAROUND";
     DATA_RATE : string := "SDR";
     DELAY_SRC : string := "IO";
     IDELAY2_VALUE : integer := 0;
     IDELAY_MODE : string := "NORMAL";
     IDELAY_TYPE : string := "DEFAULT";
     IDELAY_VALUE : integer := 0;
     ODELAY_VALUE : integer := 0;
     SERDES_MODE : string := "NONE";
     SIM_TAPDELAY_VALUE : integer := 75
  );
  port (
     BUSY : out std_ulogic;
     DATAOUT : out std_ulogic;
     DATAOUT2 : out std_ulogic;
     DOUT : out std_ulogic;
     TOUT : out std_ulogic;
     CAL : in std_ulogic;
     CE : in std_ulogic;
     CLK : in std_ulogic;
     IDATAIN : in std_ulogic;
     INC : in std_ulogic;
     IOCLK0 : in std_ulogic;
     IOCLK1 : in std_ulogic;
     ODATAIN : in std_ulogic;
     RST : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IODELAY2 : component is "PRIMITIVE";

----- component IODELAYE1 -----
component IODELAYE1
  generic (
     CINVCTRL_SEL : boolean := FALSE;
     DELAY_SRC : string := "I";
     HIGH_PERFORMANCE_MODE : boolean := FALSE;
     IDELAY_TYPE : string := "DEFAULT";
     IDELAY_VALUE : integer := 0;
     ODELAY_TYPE : string := "FIXED";
     ODELAY_VALUE : integer := 0;
     REFCLK_FREQUENCY : real := 200.0;
     SIGNAL_PATTERN : string := "DATA"
  );
  port (
     CNTVALUEOUT : out std_logic_vector(4 downto 0);
     DATAOUT : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     CINVCTRL : in std_ulogic;
     CLKIN : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(4 downto 0);
     DATAIN : in std_ulogic;
     IDATAIN : in std_ulogic;
     INC : in std_ulogic;
     ODATAIN : in std_ulogic;
     RST : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  IODELAYE1 : component is "PRIMITIVE";

----- component ISERDES -----
component ISERDES
  generic (
     BITSLIP_ENABLE : boolean := false;
     DATA_RATE : string := "DDR";
     DATA_WIDTH : integer := 4;
     INIT_Q1 : bit := '0';
     INIT_Q2 : bit := '0';
     INIT_Q3 : bit := '0';
     INIT_Q4 : bit := '0';
     INTERFACE_TYPE : string := "MEMORY";
     IOBDELAY : string := "NONE";
     IOBDELAY_TYPE : string := "DEFAULT";
     IOBDELAY_VALUE : integer := 0;
     NUM_CE : integer := 2;
     SERDES_MODE : string := "MASTER";
     SRVAL_Q1 : bit := '0';
     SRVAL_Q2 : bit := '0';
     SRVAL_Q3 : bit := '0';
     SRVAL_Q4 : bit := '0'
  );
  port (
     O : out std_ulogic;
     Q1 : out std_ulogic;
     Q2 : out std_ulogic;
     Q3 : out std_ulogic;
     Q4 : out std_ulogic;
     Q5 : out std_ulogic;
     Q6 : out std_ulogic;
     SHIFTOUT1 : out std_ulogic;
     SHIFTOUT2 : out std_ulogic;
     BITSLIP : in std_ulogic;
     CE1 : in std_ulogic;
     CE2 : in std_ulogic;
     CLK : in std_ulogic;
     CLKDIV : in std_ulogic;
     D : in std_ulogic;
     DLYCE : in std_ulogic;
     DLYINC : in std_ulogic;
     DLYRST : in std_ulogic;
     OCLK : in std_ulogic;
     REV : in std_ulogic;
     SHIFTIN1 : in std_ulogic;
     SHIFTIN2 : in std_ulogic;
     SR : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ISERDES : component is "PRIMITIVE";

----- component ISERDESE1 -----
component ISERDESE1
  generic (
     DATA_RATE : string := "DDR";
     DATA_WIDTH : integer := 4;
     DYN_CLKDIV_INV_EN : boolean := FALSE;
     DYN_CLK_INV_EN : boolean := FALSE;
     INIT_Q1 : bit := '0';
     INIT_Q2 : bit := '0';
     INIT_Q3 : bit := '0';
     INIT_Q4 : bit := '0';
     INTERFACE_TYPE : string := "MEMORY";
     IOBDELAY : string := "NONE";
     NUM_CE : integer := 2;
     OFB_USED : boolean := FALSE;
     SERDES_MODE : string := "MASTER";
     SRVAL_Q1 : bit := '0';
     SRVAL_Q2 : bit := '0';
     SRVAL_Q3 : bit := '0';
     SRVAL_Q4 : bit := '0'
  );
  port (
     O : out std_ulogic;
     Q1 : out std_ulogic;
     Q2 : out std_ulogic;
     Q3 : out std_ulogic;
     Q4 : out std_ulogic;
     Q5 : out std_ulogic;
     Q6 : out std_ulogic;
     SHIFTOUT1 : out std_ulogic;
     SHIFTOUT2 : out std_ulogic;
     BITSLIP : in std_ulogic;
     CE1 : in std_ulogic;
     CE2 : in std_ulogic;
     CLK : in std_ulogic;
     CLKB : in std_ulogic;
     CLKDIV : in std_ulogic;
     D : in std_ulogic;
     DDLY : in std_ulogic;
     DYNCLKDIVSEL : in std_ulogic;
     DYNCLKSEL : in std_ulogic;
     OCLK : in std_ulogic;
     OFB : in std_ulogic;
     RST : in std_ulogic;
     SHIFTIN1 : in std_ulogic;
     SHIFTIN2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ISERDESE1 : component is "PRIMITIVE";

----- component ISERDESE2 -----
component ISERDESE2
  generic (
     DATA_RATE : string := "DDR";
     DATA_WIDTH : integer := 4;
     DYN_CLKDIV_INV_EN : string := "FALSE";
     DYN_CLK_INV_EN : string := "FALSE";
     INIT_Q1 : bit := '0';
     INIT_Q2 : bit := '0';
     INIT_Q3 : bit := '0';
     INIT_Q4 : bit := '0';
     INTERFACE_TYPE : string := "MEMORY";
     IOBDELAY : string := "NONE";
     IS_CLKB_INVERTED : bit := '0';
     IS_CLKDIVP_INVERTED : bit := '0';
     IS_CLKDIV_INVERTED : bit := '0';
     IS_CLK_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_OCLKB_INVERTED : bit := '0';
     IS_OCLK_INVERTED : bit := '0';
     NUM_CE : integer := 2;
     OFB_USED : string := "FALSE";
     SERDES_MODE : string := "MASTER";
     SRVAL_Q1 : bit := '0';
     SRVAL_Q2 : bit := '0';
     SRVAL_Q3 : bit := '0';
     SRVAL_Q4 : bit := '0'
  );
  port (
     O : out std_ulogic;
     Q1 : out std_ulogic;
     Q2 : out std_ulogic;
     Q3 : out std_ulogic;
     Q4 : out std_ulogic;
     Q5 : out std_ulogic;
     Q6 : out std_ulogic;
     Q7 : out std_ulogic;
     Q8 : out std_ulogic;
     SHIFTOUT1 : out std_ulogic;
     SHIFTOUT2 : out std_ulogic;
     BITSLIP : in std_ulogic;
     CE1 : in std_ulogic;
     CE2 : in std_ulogic;
     CLK : in std_ulogic;
     CLKB : in std_ulogic;
     CLKDIV : in std_ulogic;
     CLKDIVP : in std_ulogic;
     D : in std_ulogic;
     DDLY : in std_ulogic;
     DYNCLKDIVSEL : in std_ulogic;
     DYNCLKSEL : in std_ulogic;
     OCLK : in std_ulogic;
     OCLKB : in std_ulogic;
     OFB : in std_ulogic;
     RST : in std_ulogic;
     SHIFTIN1 : in std_ulogic;
     SHIFTIN2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ISERDESE2 : component is "PRIMITIVE";

----- component ISERDESE3 -----
component ISERDESE3
  generic (
     DATA_WIDTH : integer := 8;
     DDR_CLK_EDGE : string := "OPPOSITE_EDGE";
     FIFO_ENABLE : string := "FALSE";
     FIFO_SYNC_MODE : string := "FALSE";
     IDDR_MODE : string := "FALSE";
     IS_CLK_B_INVERTED : bit := '0';
     IS_CLK_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_VERSION : real := 2.0
  );
  port (
     FIFO_EMPTY : out std_ulogic;
     INTERNAL_DIVCLK : out std_ulogic;
     Q : out std_logic_vector(7 downto 0);
     CLK : in std_ulogic;
     CLKDIV : in std_ulogic;
     CLK_B : in std_ulogic;
     D : in std_ulogic;
     FIFO_RD_CLK : in std_ulogic;
     FIFO_RD_EN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ISERDESE3 : component is "PRIMITIVE";

----- component ISERDES_NODELAY -----
component ISERDES_NODELAY
  generic (
     BITSLIP_ENABLE : boolean := false;
     DATA_RATE : string := "DDR";
     DATA_WIDTH : integer := 4;
     INIT_Q1 : bit := '0';
     INIT_Q2 : bit := '0';
     INIT_Q3 : bit := '0';
     INIT_Q4 : bit := '0';
     INTERFACE_TYPE : string := "MEMORY";
     NUM_CE : integer := 2;
     SERDES_MODE : string := "MASTER"
  );
  port (
     Q1 : out std_ulogic;
     Q2 : out std_ulogic;
     Q3 : out std_ulogic;
     Q4 : out std_ulogic;
     Q5 : out std_ulogic;
     Q6 : out std_ulogic;
     SHIFTOUT1 : out std_ulogic;
     SHIFTOUT2 : out std_ulogic;
     BITSLIP : in std_ulogic;
     CE1 : in std_ulogic;
     CE2 : in std_ulogic;
     CLK : in std_ulogic;
     CLKB : in std_ulogic;
     CLKDIV : in std_ulogic;
     D : in std_ulogic;
     OCLK : in std_ulogic;
     RST : in std_ulogic;
     SHIFTIN1 : in std_ulogic;
     SHIFTIN2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ISERDES_NODELAY : component is "PRIMITIVE";

----- component JTAG_SIME2 -----
component JTAG_SIME2
  generic (
     PART_NAME : string := "7K325T"
  );
  port (
     TDO : out std_ulogic;
     TCK : in std_ulogic;
     TDI : in std_ulogic;
     TMS : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  JTAG_SIME2 : component is "PRIMITIVE";

----- component KEEPER -----
component KEEPER
  port (
     O : inout std_ulogic := 'W'
  );
end component;
attribute BOX_TYPE of
  KEEPER : component is "PRIMITIVE";

----- component KEY_CLEAR -----
component KEY_CLEAR
  port (
     KEYCLEARB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  KEY_CLEAR : component is "PRIMITIVE";

----- component LD -----
component LD
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LD : component is "PRIMITIVE";

----- component LDC -----
component LDC
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDC : component is "PRIMITIVE";

----- component LDCE -----
component LDCE
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_G_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     GE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDCE : component is "PRIMITIVE";

----- component LDCE_1 -----
component LDCE_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     GE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDCE_1 : component is "PRIMITIVE";

----- component LDCP -----
component LDCP
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_G_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDCP : component is "PRIMITIVE";

----- component LDCPE -----
component LDCPE
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_GE_INVERTED : bit := '0';
     IS_G_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     GE : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDCPE : component is "PRIMITIVE";

----- component LDCPE_1 -----
component LDCPE_1
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_GE_INVERTED : bit := '0';
     IS_G_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     GE : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDCPE_1 : component is "PRIMITIVE";

----- component LDCP_1 -----
component LDCP_1
  generic (
     INIT : bit := '0';
     IS_CLR_INVERTED : bit := '0';
     IS_D_INVERTED : bit := '0';
     IS_G_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDCP_1 : component is "PRIMITIVE";

----- component LDC_1 -----
component LDC_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     CLR : in std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDC_1 : component is "PRIMITIVE";

----- component LDE -----
component LDE
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     GE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDE : component is "PRIMITIVE";

----- component LDE_1 -----
component LDE_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     GE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDE_1 : component is "PRIMITIVE";

----- component LDP -----
component LDP
  generic (
     INIT : bit := '1'
  );
  port (
     Q : out std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDP : component is "PRIMITIVE";

----- component LDPE -----
component LDPE
  generic (
     INIT : bit := '1';
     IS_G_INVERTED : bit := '0';
     IS_PRE_INVERTED : bit := '0'
  );
  port (
     Q : out std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     GE : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDPE : component is "PRIMITIVE";

----- component LDPE_1 -----
component LDPE_1
  generic (
     INIT : bit := '1'
  );
  port (
     Q : out std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     GE : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDPE_1 : component is "PRIMITIVE";

----- component LDP_1 -----
component LDP_1
  generic (
     INIT : bit := '1'
  );
  port (
     Q : out std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic;
     PRE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LDP_1 : component is "PRIMITIVE";

----- component LD_1 -----
component LD_1
  generic (
     INIT : bit := '0'
  );
  port (
     Q : out std_ulogic;
     D : in std_ulogic;
     G : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LD_1 : component is "PRIMITIVE";

----- component LUT1 -----
component LUT1
  generic (
     INIT : bit_vector := X"0"
  );
  port (
     O : out std_ulogic;
     I0 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT1 : component is "PRIMITIVE";

----- component LUT1_D -----
component LUT1_D
  generic (
     INIT : bit_vector := X"0"
  );
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT1_D : component is "PRIMITIVE";

----- component LUT1_L -----
component LUT1_L
  generic (
     INIT : bit_vector := X"0"
  );
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT1_L : component is "PRIMITIVE";

----- component LUT2 -----
component LUT2
  generic (
     INIT : bit_vector := X"0"
  );
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT2 : component is "PRIMITIVE";

----- component LUT2_D -----
component LUT2_D
  generic (
     INIT : bit_vector := X"0"
  );
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT2_D : component is "PRIMITIVE";

----- component LUT2_L -----
component LUT2_L
  generic (
     INIT : bit_vector := X"0"
  );
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT2_L : component is "PRIMITIVE";

----- component LUT3 -----
component LUT3
  generic (
     INIT : bit_vector := X"00"
  );
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT3 : component is "PRIMITIVE";

----- component LUT3_D -----
component LUT3_D
  generic (
     INIT : bit_vector := X"00"
  );
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT3_D : component is "PRIMITIVE";

----- component LUT3_L -----
component LUT3_L
  generic (
     INIT : bit_vector := X"00"
  );
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT3_L : component is "PRIMITIVE";

----- component LUT4 -----
component LUT4
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT4 : component is "PRIMITIVE";

----- component LUT4_D -----
component LUT4_D
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT4_D : component is "PRIMITIVE";

----- component LUT4_L -----
component LUT4_L
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT4_L : component is "PRIMITIVE";

----- component LUT5 -----
component LUT5
  generic (
     INIT : bit_vector := X"00000000"
  );
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT5 : component is "PRIMITIVE";

----- component LUT5_D -----
component LUT5_D
  generic (
     INIT : bit_vector := X"00000000"
  );
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT5_D : component is "PRIMITIVE";

----- component LUT5_L -----
component LUT5_L
  generic (
     INIT : bit_vector := X"00000000"
  );
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT5_L : component is "PRIMITIVE";

----- component LUT6 -----
component LUT6
  generic (
     INIT : bit_vector := X"0000000000000000"
  );
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic;
     I5 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT6 : component is "PRIMITIVE";

----- component LUT6_2 -----
component LUT6_2
  generic (
     INIT : bit_vector := X"0000000000000000"
  );
  port (
     O5 : out std_ulogic;
     O6 : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic;
     I5 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT6_2 : component is "PRIMITIVE";

----- component LUT6_D -----
component LUT6_D
  generic (
     INIT : bit_vector := X"0000000000000000"
  );
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic;
     I5 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT6_D : component is "PRIMITIVE";

----- component LUT6_L -----
component LUT6_L
  generic (
     INIT : bit_vector := X"0000000000000000"
  );
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic;
     I5 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  LUT6_L : component is "PRIMITIVE";

----- component MASTER_JTAG -----
component MASTER_JTAG
  port (
     TDO : out std_ulogic;
     TCK : in std_ulogic;
     TDI : in std_ulogic;
     TMS : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MASTER_JTAG : component is "PRIMITIVE";

----- component MMCME2_ADV -----
component MMCME2_ADV
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT_F : real := 5.000;
     CLKFBOUT_PHASE : real := 0.000;
     CLKFBOUT_USE_FINE_PS : boolean := FALSE;
     CLKIN1_PERIOD : real := 0.000;
     CLKIN2_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE_F : real := 1.000;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT0_USE_FINE_PS : boolean := FALSE;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUT1_USE_FINE_PS : boolean := FALSE;
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.500;
     CLKOUT2_PHASE : real := 0.000;
     CLKOUT2_USE_FINE_PS : boolean := FALSE;
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.500;
     CLKOUT3_PHASE : real := 0.000;
     CLKOUT3_USE_FINE_PS : boolean := FALSE;
     CLKOUT4_CASCADE : boolean := FALSE;
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.500;
     CLKOUT4_PHASE : real := 0.000;
     CLKOUT4_USE_FINE_PS : boolean := FALSE;
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.500;
     CLKOUT5_PHASE : real := 0.000;
     CLKOUT5_USE_FINE_PS : boolean := FALSE;
     CLKOUT6_DIVIDE : integer := 1;
     CLKOUT6_DUTY_CYCLE : real := 0.500;
     CLKOUT6_PHASE : real := 0.000;
     CLKOUT6_USE_FINE_PS : boolean := FALSE;
     COMPENSATION : string := "ZHOLD";
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKINSEL_INVERTED : bit := '0';
     IS_PSEN_INVERTED : bit := '0';
     IS_PSINCDEC_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER1 : real := 0.0;
     REF_JITTER2 : real := 0.0;
     SS_EN : string := "FALSE";
     SS_MODE : string := "CENTER_HIGH";
     SS_MOD_PERIOD : integer := 10000;
     STARTUP_WAIT : boolean := FALSE
  );
  port (
     CLKFBOUT : out std_ulogic := '0';
     CLKFBOUTB : out std_ulogic := '0';
     CLKFBSTOPPED : out std_ulogic := '0';
     CLKINSTOPPED : out std_ulogic := '0';
     CLKOUT0 : out std_ulogic := '0';
     CLKOUT0B : out std_ulogic := '0';
     CLKOUT1 : out std_ulogic := '0';
     CLKOUT1B : out std_ulogic := '0';
     CLKOUT2 : out std_ulogic := '0';
     CLKOUT2B : out std_ulogic := '0';
     CLKOUT3 : out std_ulogic := '0';
     CLKOUT3B : out std_ulogic := '0';
     CLKOUT4 : out std_ulogic := '0';
     CLKOUT5 : out std_ulogic := '0';
     CLKOUT6 : out std_ulogic := '0';
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic := '0';
     LOCKED : out std_ulogic := '0';
     PSDONE : out std_ulogic := '0';
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     CLKIN2 : in std_ulogic;
     CLKINSEL : in std_ulogic;
     DADDR : in std_logic_vector(6 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     PSCLK : in std_ulogic;
     PSEN : in std_ulogic;
     PSINCDEC : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MMCME2_ADV : component is "PRIMITIVE";

----- component MMCME2_BASE -----
component MMCME2_BASE
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT_F : real := 5.000;
     CLKFBOUT_PHASE : real := 0.000;
     CLKIN1_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE_F : real := 1.000;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.500;
     CLKOUT2_PHASE : real := 0.000;
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.500;
     CLKOUT3_PHASE : real := 0.000;
     CLKOUT4_CASCADE : boolean := FALSE;
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.500;
     CLKOUT4_PHASE : real := 0.000;
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.500;
     CLKOUT5_PHASE : real := 0.000;
     CLKOUT6_DIVIDE : integer := 1;
     CLKOUT6_DUTY_CYCLE : real := 0.500;
     CLKOUT6_PHASE : real := 0.000;
     DIVCLK_DIVIDE : integer := 1;
     REF_JITTER1 : real := 0.010;
     STARTUP_WAIT : boolean := FALSE
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKFBOUTB : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUT2 : out std_ulogic;
     CLKOUT2B : out std_ulogic;
     CLKOUT3 : out std_ulogic;
     CLKOUT3B : out std_ulogic;
     CLKOUT4 : out std_ulogic;
     CLKOUT5 : out std_ulogic;
     CLKOUT6 : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MMCME2_BASE : component is "PRIMITIVE";

----- component MMCME3_ADV -----
component MMCME3_ADV
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT_F : real := 5.000;
     CLKFBOUT_PHASE : real := 0.000;
     CLKFBOUT_USE_FINE_PS : string := "FALSE";
     CLKIN1_PERIOD : real := 0.000;
     CLKIN2_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE_F : real := 1.000;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT0_USE_FINE_PS : string := "FALSE";
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUT1_USE_FINE_PS : string := "FALSE";
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.500;
     CLKOUT2_PHASE : real := 0.000;
     CLKOUT2_USE_FINE_PS : string := "FALSE";
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.500;
     CLKOUT3_PHASE : real := 0.000;
     CLKOUT3_USE_FINE_PS : string := "FALSE";
     CLKOUT4_CASCADE : string := "FALSE";
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.500;
     CLKOUT4_PHASE : real := 0.000;
     CLKOUT4_USE_FINE_PS : string := "FALSE";
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.500;
     CLKOUT5_PHASE : real := 0.000;
     CLKOUT5_USE_FINE_PS : string := "FALSE";
     CLKOUT6_DIVIDE : integer := 1;
     CLKOUT6_DUTY_CYCLE : real := 0.500;
     CLKOUT6_PHASE : real := 0.000;
     CLKOUT6_USE_FINE_PS : string := "FALSE";
     COMPENSATION : string := "AUTO";
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKFBIN_INVERTED : bit := '0';
     IS_CLKIN1_INVERTED : bit := '0';
     IS_CLKIN2_INVERTED : bit := '0';
     IS_CLKINSEL_INVERTED : bit := '0';
     IS_PSEN_INVERTED : bit := '0';
     IS_PSINCDEC_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER1 : real := 0.010;
     REF_JITTER2 : real := 0.010;
     SS_EN : string := "FALSE";
     SS_MODE : string := "CENTER_HIGH";
     SS_MOD_PERIOD : integer := 10000;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CDDCDONE : out std_ulogic;
     CLKFBOUT : out std_ulogic;
     CLKFBOUTB : out std_ulogic;
     CLKFBSTOPPED : out std_ulogic;
     CLKINSTOPPED : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUT2 : out std_ulogic;
     CLKOUT2B : out std_ulogic;
     CLKOUT3 : out std_ulogic;
     CLKOUT3B : out std_ulogic;
     CLKOUT4 : out std_ulogic;
     CLKOUT5 : out std_ulogic;
     CLKOUT6 : out std_ulogic;
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     LOCKED : out std_ulogic;
     PSDONE : out std_ulogic;
     CDDCREQ : in std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     CLKIN2 : in std_ulogic;
     CLKINSEL : in std_ulogic;
     DADDR : in std_logic_vector(6 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     PSCLK : in std_ulogic;
     PSEN : in std_ulogic;
     PSINCDEC : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MMCME3_ADV : component is "PRIMITIVE";

----- component MMCME3_BASE -----
component MMCME3_BASE
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT_F : real := 5.000;
     CLKFBOUT_PHASE : real := 0.000;
     CLKIN1_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE_F : real := 1.000;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.500;
     CLKOUT2_PHASE : real := 0.000;
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.500;
     CLKOUT3_PHASE : real := 0.000;
     CLKOUT4_CASCADE : string := "FALSE";
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.500;
     CLKOUT4_PHASE : real := 0.000;
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.500;
     CLKOUT5_PHASE : real := 0.000;
     CLKOUT6_DIVIDE : integer := 1;
     CLKOUT6_DUTY_CYCLE : real := 0.500;
     CLKOUT6_PHASE : real := 0.000;
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKFBIN_INVERTED : bit := '0';
     IS_CLKIN1_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER1 : real := 0.010;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKFBOUTB : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUT2 : out std_ulogic;
     CLKOUT2B : out std_ulogic;
     CLKOUT3 : out std_ulogic;
     CLKOUT3B : out std_ulogic;
     CLKOUT4 : out std_ulogic;
     CLKOUT5 : out std_ulogic;
     CLKOUT6 : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MMCME3_BASE : component is "PRIMITIVE";

----- component MMCME4_ADV -----
component MMCME4_ADV
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT_F : real := 5.000;
     CLKFBOUT_PHASE : real := 0.000;
     CLKFBOUT_USE_FINE_PS : string := "FALSE";
     CLKIN1_PERIOD : real := 0.000;
     CLKIN2_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE_F : real := 1.000;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT0_USE_FINE_PS : string := "FALSE";
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUT1_USE_FINE_PS : string := "FALSE";
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.500;
     CLKOUT2_PHASE : real := 0.000;
     CLKOUT2_USE_FINE_PS : string := "FALSE";
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.500;
     CLKOUT3_PHASE : real := 0.000;
     CLKOUT3_USE_FINE_PS : string := "FALSE";
     CLKOUT4_CASCADE : string := "FALSE";
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.500;
     CLKOUT4_PHASE : real := 0.000;
     CLKOUT4_USE_FINE_PS : string := "FALSE";
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.500;
     CLKOUT5_PHASE : real := 0.000;
     CLKOUT5_USE_FINE_PS : string := "FALSE";
     CLKOUT6_DIVIDE : integer := 1;
     CLKOUT6_DUTY_CYCLE : real := 0.500;
     CLKOUT6_PHASE : real := 0.000;
     CLKOUT6_USE_FINE_PS : string := "FALSE";
     COMPENSATION : string := "AUTO";
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKFBIN_INVERTED : bit := '0';
     IS_CLKIN1_INVERTED : bit := '0';
     IS_CLKIN2_INVERTED : bit := '0';
     IS_CLKINSEL_INVERTED : bit := '0';
     IS_PSEN_INVERTED : bit := '0';
     IS_PSINCDEC_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER1 : real := 0.010;
     REF_JITTER2 : real := 0.010;
     SS_EN : string := "FALSE";
     SS_MODE : string := "CENTER_HIGH";
     SS_MOD_PERIOD : integer := 10000;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CDDCDONE : out std_ulogic;
     CLKFBOUT : out std_ulogic;
     CLKFBOUTB : out std_ulogic;
     CLKFBSTOPPED : out std_ulogic;
     CLKINSTOPPED : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUT2 : out std_ulogic;
     CLKOUT2B : out std_ulogic;
     CLKOUT3 : out std_ulogic;
     CLKOUT3B : out std_ulogic;
     CLKOUT4 : out std_ulogic;
     CLKOUT5 : out std_ulogic;
     CLKOUT6 : out std_ulogic;
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     LOCKED : out std_ulogic;
     PSDONE : out std_ulogic;
     CDDCREQ : in std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     CLKIN2 : in std_ulogic;
     CLKINSEL : in std_ulogic;
     DADDR : in std_logic_vector(6 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     PSCLK : in std_ulogic;
     PSEN : in std_ulogic;
     PSINCDEC : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MMCME4_ADV : component is "PRIMITIVE";

----- component MMCME4_BASE -----
component MMCME4_BASE
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT_F : real := 5.000;
     CLKFBOUT_PHASE : real := 0.000;
     CLKIN1_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE_F : real := 1.000;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.500;
     CLKOUT2_PHASE : real := 0.000;
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.500;
     CLKOUT3_PHASE : real := 0.000;
     CLKOUT4_CASCADE : string := "FALSE";
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.500;
     CLKOUT4_PHASE : real := 0.000;
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.500;
     CLKOUT5_PHASE : real := 0.000;
     CLKOUT6_DIVIDE : integer := 1;
     CLKOUT6_DUTY_CYCLE : real := 0.500;
     CLKOUT6_PHASE : real := 0.000;
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKFBIN_INVERTED : bit := '0';
     IS_CLKIN1_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER1 : real := 0.010;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKFBOUTB : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUT2 : out std_ulogic;
     CLKOUT2B : out std_ulogic;
     CLKOUT3 : out std_ulogic;
     CLKOUT3B : out std_ulogic;
     CLKOUT4 : out std_ulogic;
     CLKOUT5 : out std_ulogic;
     CLKOUT6 : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MMCME4_BASE : component is "PRIMITIVE";

----- component MMCM_ADV -----
component MMCM_ADV
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT_F : real := 5.000;
     CLKFBOUT_PHASE : real := 0.000;
     CLKFBOUT_USE_FINE_PS : boolean := FALSE;
     CLKIN1_PERIOD : real := 0.000;
     CLKIN2_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE_F : real := 1.000;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT0_USE_FINE_PS : boolean := FALSE;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUT1_USE_FINE_PS : boolean := FALSE;
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.500;
     CLKOUT2_PHASE : real := 0.000;
     CLKOUT2_USE_FINE_PS : boolean := FALSE;
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.500;
     CLKOUT3_PHASE : real := 0.000;
     CLKOUT3_USE_FINE_PS : boolean := FALSE;
     CLKOUT4_CASCADE : boolean := FALSE;
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.500;
     CLKOUT4_PHASE : real := 0.000;
     CLKOUT4_USE_FINE_PS : boolean := FALSE;
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.500;
     CLKOUT5_PHASE : real := 0.000;
     CLKOUT5_USE_FINE_PS : boolean := FALSE;
     CLKOUT6_DIVIDE : integer := 1;
     CLKOUT6_DUTY_CYCLE : real := 0.500;
     CLKOUT6_PHASE : real := 0.000;
     CLKOUT6_USE_FINE_PS : boolean := FALSE;
     CLOCK_HOLD : boolean := FALSE;
     COMPENSATION : string := "ZHOLD";
     DIVCLK_DIVIDE : integer := 1;
     IS_PSINCDEC_INVERTED : bit := '0';
     REF_JITTER1 : real := 0.0;
     REF_JITTER2 : real := 0.0;
     STARTUP_WAIT : boolean := FALSE
  );
  port (
     CLKFBOUT : out std_ulogic := '0';
     CLKFBOUTB : out std_ulogic := '0';
     CLKFBSTOPPED : out std_ulogic := '0';
     CLKINSTOPPED : out std_ulogic := '0';
     CLKOUT0 : out std_ulogic := '0';
     CLKOUT0B : out std_ulogic := '0';
     CLKOUT1 : out std_ulogic := '0';
     CLKOUT1B : out std_ulogic := '0';
     CLKOUT2 : out std_ulogic := '0';
     CLKOUT2B : out std_ulogic := '0';
     CLKOUT3 : out std_ulogic := '0';
     CLKOUT3B : out std_ulogic := '0';
     CLKOUT4 : out std_ulogic := '0';
     CLKOUT5 : out std_ulogic := '0';
     CLKOUT6 : out std_ulogic := '0';
     DO : out std_logic_vector (15 downto 0);
     DRDY : out std_ulogic := '0';
     LOCKED : out std_ulogic := '0';
     PSDONE : out std_ulogic := '0';
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     CLKIN2 : in std_ulogic;
     CLKINSEL : in std_ulogic;
     DADDR : in std_logic_vector(6 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     PSCLK : in std_ulogic;
     PSEN : in std_ulogic;
     PSINCDEC : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MMCM_ADV : component is "PRIMITIVE";

----- component MMCM_BASE -----
component MMCM_BASE
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT_F : real := 5.000;
     CLKFBOUT_PHASE : real := 0.000;
     CLKIN1_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE_F : real := 1.000;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.500;
     CLKOUT2_PHASE : real := 0.000;
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.500;
     CLKOUT3_PHASE : real := 0.000;
     CLKOUT4_CASCADE : boolean := FALSE;
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.500;
     CLKOUT4_PHASE : real := 0.000;
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.500;
     CLKOUT5_PHASE : real := 0.000;
     CLKOUT6_DIVIDE : integer := 1;
     CLKOUT6_DUTY_CYCLE : real := 0.500;
     CLKOUT6_PHASE : real := 0.000;
     CLOCK_HOLD : boolean := FALSE;
     DIVCLK_DIVIDE : integer := 1;
     REF_JITTER1 : real := 0.010;
     STARTUP_WAIT : boolean := FALSE
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKFBOUTB : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUT2 : out std_ulogic;
     CLKOUT2B : out std_ulogic;
     CLKOUT3 : out std_ulogic;
     CLKOUT3B : out std_ulogic;
     CLKOUT4 : out std_ulogic;
     CLKOUT5 : out std_ulogic;
     CLKOUT6 : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MMCM_BASE : component is "PRIMITIVE";

----- component MULT18X18 -----
component MULT18X18
  port (
     P : out std_logic_vector (35 downto 0);
     A : in std_logic_vector (17 downto 0);
     B : in std_logic_vector (17 downto 0)
  );
end component;
attribute BOX_TYPE of
  MULT18X18 : component is "PRIMITIVE";

----- component MULT18X18S -----
component MULT18X18S
  port (
     P : out std_logic_vector (35 downto 0);
     A : in std_logic_vector (17 downto 0);
     B : in std_logic_vector (17 downto 0);
     C : in std_ulogic;
     CE : in std_ulogic;
     R : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MULT18X18S : component is "PRIMITIVE";

----- component MULT18X18SIO -----
component MULT18X18SIO
  generic (
     AREG : integer := 1;
     BREG : integer := 1;
     B_INPUT : string := "DIRECT";
     PREG : integer := 1
  );
  port (
     BCOUT : out std_logic_vector (17 downto 0);
     P : out std_logic_vector (35 downto 0);
     A : in std_logic_vector (17 downto 0);
     B : in std_logic_vector (17 downto 0);
     BCIN : in std_logic_vector (17 downto 0);
     CEA : in std_ulogic;
     CEB : in std_ulogic;
     CEP : in std_ulogic;
     CLK : in std_ulogic;
     RSTA : in std_ulogic;
     RSTB : in std_ulogic;
     RSTP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MULT18X18SIO : component is "PRIMITIVE";

----- component MULT_AND -----
component MULT_AND
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MULT_AND : component is "PRIMITIVE";

----- component MUXCY -----
component MUXCY
  port (
     O : out std_ulogic;
     CI : in std_ulogic;
     DI : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXCY : component is "PRIMITIVE";

----- component MUXCY_D -----
component MUXCY_D
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     CI : in std_ulogic;
     DI : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXCY_D : component is "PRIMITIVE";

----- component MUXCY_L -----
component MUXCY_L
  port (
     LO : out std_ulogic;
     CI : in std_ulogic;
     DI : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXCY_L : component is "PRIMITIVE";

----- component MUXF5 -----
component MUXF5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF5 : component is "PRIMITIVE";

----- component MUXF5_D -----
component MUXF5_D
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF5_D : component is "PRIMITIVE";

----- component MUXF5_L -----
component MUXF5_L
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF5_L : component is "PRIMITIVE";

----- component MUXF6 -----
component MUXF6
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF6 : component is "PRIMITIVE";

----- component MUXF6_D -----
component MUXF6_D
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF6_D : component is "PRIMITIVE";

----- component MUXF6_L -----
component MUXF6_L
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF6_L : component is "PRIMITIVE";

----- component MUXF7 -----
component MUXF7
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF7 : component is "PRIMITIVE";

----- component MUXF7_D -----
component MUXF7_D
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF7_D : component is "PRIMITIVE";

----- component MUXF7_L -----
component MUXF7_L
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF7_L : component is "PRIMITIVE";

----- component MUXF8 -----
component MUXF8
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF8 : component is "PRIMITIVE";

----- component MUXF8_D -----
component MUXF8_D
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF8_D : component is "PRIMITIVE";

----- component MUXF8_L -----
component MUXF8_L
  port (
     LO : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF8_L : component is "PRIMITIVE";

----- component MUXF9 -----
component MUXF9
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     S : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  MUXF9 : component is "PRIMITIVE";

----- component NAND2 -----
component NAND2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND2 : component is "PRIMITIVE";

----- component NAND2B1 -----
component NAND2B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND2B1 : component is "PRIMITIVE";

----- component NAND2B2 -----
component NAND2B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND2B2 : component is "PRIMITIVE";

----- component NAND3 -----
component NAND3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND3 : component is "PRIMITIVE";

----- component NAND3B1 -----
component NAND3B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND3B1 : component is "PRIMITIVE";

----- component NAND3B2 -----
component NAND3B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND3B2 : component is "PRIMITIVE";

----- component NAND3B3 -----
component NAND3B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND3B3 : component is "PRIMITIVE";

----- component NAND4 -----
component NAND4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND4 : component is "PRIMITIVE";

----- component NAND4B1 -----
component NAND4B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND4B1 : component is "PRIMITIVE";

----- component NAND4B2 -----
component NAND4B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND4B2 : component is "PRIMITIVE";

----- component NAND4B3 -----
component NAND4B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND4B3 : component is "PRIMITIVE";

----- component NAND4B4 -----
component NAND4B4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND4B4 : component is "PRIMITIVE";

----- component NAND5 -----
component NAND5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND5 : component is "PRIMITIVE";

----- component NAND5B1 -----
component NAND5B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND5B1 : component is "PRIMITIVE";

----- component NAND5B2 -----
component NAND5B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND5B2 : component is "PRIMITIVE";

----- component NAND5B3 -----
component NAND5B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND5B3 : component is "PRIMITIVE";

----- component NAND5B4 -----
component NAND5B4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND5B4 : component is "PRIMITIVE";

----- component NAND5B5 -----
component NAND5B5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NAND5B5 : component is "PRIMITIVE";

----- component NOR2 -----
component NOR2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR2 : component is "PRIMITIVE";

----- component NOR2B1 -----
component NOR2B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR2B1 : component is "PRIMITIVE";

----- component NOR2B2 -----
component NOR2B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR2B2 : component is "PRIMITIVE";

----- component NOR3 -----
component NOR3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR3 : component is "PRIMITIVE";

----- component NOR3B1 -----
component NOR3B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR3B1 : component is "PRIMITIVE";

----- component NOR3B2 -----
component NOR3B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR3B2 : component is "PRIMITIVE";

----- component NOR3B3 -----
component NOR3B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR3B3 : component is "PRIMITIVE";

----- component NOR4 -----
component NOR4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR4 : component is "PRIMITIVE";

----- component NOR4B1 -----
component NOR4B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR4B1 : component is "PRIMITIVE";

----- component NOR4B2 -----
component NOR4B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR4B2 : component is "PRIMITIVE";

----- component NOR4B3 -----
component NOR4B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR4B3 : component is "PRIMITIVE";

----- component NOR4B4 -----
component NOR4B4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR4B4 : component is "PRIMITIVE";

----- component NOR5 -----
component NOR5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR5 : component is "PRIMITIVE";

----- component NOR5B1 -----
component NOR5B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR5B1 : component is "PRIMITIVE";

----- component NOR5B2 -----
component NOR5B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR5B2 : component is "PRIMITIVE";

----- component NOR5B3 -----
component NOR5B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR5B3 : component is "PRIMITIVE";

----- component NOR5B4 -----
component NOR5B4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR5B4 : component is "PRIMITIVE";

----- component NOR5B5 -----
component NOR5B5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  NOR5B5 : component is "PRIMITIVE";

----- component OBUF -----
component OBUF
  generic (
     CAPACITANCE : string := "DONT_CARE";
     DRIVE : integer := 12;
     IOSTANDARD : string := "DEFAULT";
     SLEW : string := "SLOW"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF : component is "PRIMITIVE";

----- component OBUFDS -----
component OBUFDS
  generic (
     CAPACITANCE : string := "DONT_CARE";
     IOSTANDARD : string := "DEFAULT";
     SLEW : string := "SLOW"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS : component is "PRIMITIVE";

----- component OBUFDS_BLVDS_25 -----
component OBUFDS_BLVDS_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_BLVDS_25 : component is "PRIMITIVE";

----- component OBUFDS_DPHY -----
component OBUFDS_DPHY
  generic (
     IOSTANDARD : string := "DEFAULT"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     HSTX_I : in std_ulogic;
     HSTX_T : in std_ulogic;
     LPTX_I_N : in std_ulogic;
     LPTX_I_P : in std_ulogic;
     LPTX_T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_DPHY : component is "PRIMITIVE";

----- component OBUFDS_GTE3 -----
component OBUFDS_GTE3
  generic (
     REFCLK_EN_TX_PATH : bit := '0';
     REFCLK_ICNTL_TX : std_logic_vector (4 downto 0) := "00000"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_GTE3 : component is "PRIMITIVE";

----- component OBUFDS_GTE3_ADV -----
component OBUFDS_GTE3_ADV
  generic (
     REFCLK_EN_TX_PATH : bit := '0';
     REFCLK_ICNTL_TX : std_logic_vector(4 downto 0) := "00000"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_logic_vector(3 downto 0);
     RXRECCLK_SEL : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  OBUFDS_GTE3_ADV : component is "PRIMITIVE";

----- component OBUFDS_GTE4 -----
component OBUFDS_GTE4
  generic (
     REFCLK_EN_TX_PATH : bit := '0';
     REFCLK_ICNTL_TX : std_logic_vector(4 downto 0) := "00000"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_GTE4 : component is "PRIMITIVE";

----- component OBUFDS_GTE4_ADV -----
component OBUFDS_GTE4_ADV
  generic (
     REFCLK_EN_TX_PATH : bit := '0';
     REFCLK_ICNTL_TX : std_logic_vector(4 downto 0) := "00000"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_logic_vector(3 downto 0);
     RXRECCLK_SEL : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  OBUFDS_GTE4_ADV : component is "PRIMITIVE";

----- component OBUFDS_GTM -----
component OBUFDS_GTM
  generic (
     REFCLK_EN_TX_PATH : bit := '0';
     REFCLK_ICNTL_TX : integer := 0
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_GTM : component is "PRIMITIVE";

----- component OBUFDS_GTM_ADV -----
component OBUFDS_GTM_ADV
  generic (
     REFCLK_EN_TX_PATH : bit := '0';
     REFCLK_ICNTL_TX : integer := 0;
     RXRECCLK_SEL : std_logic_vector(1 downto 0) := "00"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     CEB : in std_ulogic;
     I : in std_logic_vector(3 downto 0)
  );
end component;
attribute BOX_TYPE of
  OBUFDS_GTM_ADV : component is "PRIMITIVE";

----- component OBUFDS_LDT_25 -----
component OBUFDS_LDT_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_LDT_25 : component is "PRIMITIVE";

----- component OBUFDS_LVDSEXT_25 -----
component OBUFDS_LVDSEXT_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_LVDSEXT_25 : component is "PRIMITIVE";

----- component OBUFDS_LVDSEXT_33 -----
component OBUFDS_LVDSEXT_33
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_LVDSEXT_33 : component is "PRIMITIVE";

----- component OBUFDS_LVDS_25 -----
component OBUFDS_LVDS_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_LVDS_25 : component is "PRIMITIVE";

----- component OBUFDS_LVDS_33 -----
component OBUFDS_LVDS_33
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_LVDS_33 : component is "PRIMITIVE";

----- component OBUFDS_LVPECL_25 -----
component OBUFDS_LVPECL_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_LVPECL_25 : component is "PRIMITIVE";

----- component OBUFDS_LVPECL_33 -----
component OBUFDS_LVPECL_33
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_LVPECL_33 : component is "PRIMITIVE";

----- component OBUFDS_ULVDS_25 -----
component OBUFDS_ULVDS_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFDS_ULVDS_25 : component is "PRIMITIVE";

----- component OBUFT -----
component OBUFT
  generic (
     CAPACITANCE : string := "DONT_CARE";
     DRIVE : integer := 12;
     IOSTANDARD : string := "DEFAULT";
     SLEW : string := "SLOW"
  );
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT : component is "PRIMITIVE";

----- component OBUFTDS -----
component OBUFTDS
  generic (
     CAPACITANCE : string := "DONT_CARE";
     IOSTANDARD : string := "DEFAULT";
     SLEW : string := "SLOW"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS : component is "PRIMITIVE";

----- component OBUFTDS_BLVDS_25 -----
component OBUFTDS_BLVDS_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_BLVDS_25 : component is "PRIMITIVE";

----- component OBUFTDS_DCIEN -----
component OBUFTDS_DCIEN
  generic (
     IOSTANDARD : string := "DEFAULT";
     SLEW : string := "SLOW"
  );
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     DCITERMDISABLE : in std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_DCIEN : component is "PRIMITIVE";

----- component OBUFTDS_LDT_25 -----
component OBUFTDS_LDT_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_LDT_25 : component is "PRIMITIVE";

----- component OBUFTDS_LVDSEXT_25 -----
component OBUFTDS_LVDSEXT_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_LVDSEXT_25 : component is "PRIMITIVE";

----- component OBUFTDS_LVDSEXT_33 -----
component OBUFTDS_LVDSEXT_33
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_LVDSEXT_33 : component is "PRIMITIVE";

----- component OBUFTDS_LVDS_25 -----
component OBUFTDS_LVDS_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_LVDS_25 : component is "PRIMITIVE";

----- component OBUFTDS_LVDS_33 -----
component OBUFTDS_LVDS_33
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_LVDS_33 : component is "PRIMITIVE";

----- component OBUFTDS_LVPECL_25 -----
component OBUFTDS_LVPECL_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_LVPECL_25 : component is "PRIMITIVE";

----- component OBUFTDS_LVPECL_33 -----
component OBUFTDS_LVPECL_33
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_LVPECL_33 : component is "PRIMITIVE";

----- component OBUFTDS_ULVDS_25 -----
component OBUFTDS_ULVDS_25
  port (
     O : out std_ulogic;
     OB : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFTDS_ULVDS_25 : component is "PRIMITIVE";

----- component OBUFT_AGP -----
component OBUFT_AGP
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_AGP : component is "PRIMITIVE";

----- component OBUFT_CTT -----
component OBUFT_CTT
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_CTT : component is "PRIMITIVE";

----- component OBUFT_DCIEN -----
component OBUFT_DCIEN
  generic (
     DRIVE : integer := 12;
     IOSTANDARD : string := "DEFAULT";
     SLEW : string := "SLOW"
  );
  port (
     O : out std_ulogic;
     DCITERMDISABLE : in std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_DCIEN : component is "PRIMITIVE";

----- component OBUFT_F_12 -----
component OBUFT_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_F_12 : component is "PRIMITIVE";

----- component OBUFT_F_16 -----
component OBUFT_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_F_16 : component is "PRIMITIVE";

----- component OBUFT_F_2 -----
component OBUFT_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_F_2 : component is "PRIMITIVE";

----- component OBUFT_F_24 -----
component OBUFT_F_24
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_F_24 : component is "PRIMITIVE";

----- component OBUFT_F_4 -----
component OBUFT_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_F_4 : component is "PRIMITIVE";

----- component OBUFT_F_6 -----
component OBUFT_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_F_6 : component is "PRIMITIVE";

----- component OBUFT_F_8 -----
component OBUFT_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_F_8 : component is "PRIMITIVE";

----- component OBUFT_GTL -----
component OBUFT_GTL
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_GTL : component is "PRIMITIVE";

----- component OBUFT_GTLP -----
component OBUFT_GTLP
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_GTLP : component is "PRIMITIVE";

----- component OBUFT_GTLP_DCI -----
component OBUFT_GTLP_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_GTLP_DCI : component is "PRIMITIVE";

----- component OBUFT_GTL_DCI -----
component OBUFT_GTL_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_GTL_DCI : component is "PRIMITIVE";

----- component OBUFT_HSTL_I -----
component OBUFT_HSTL_I
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_I : component is "PRIMITIVE";

----- component OBUFT_HSTL_II -----
component OBUFT_HSTL_II
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_II : component is "PRIMITIVE";

----- component OBUFT_HSTL_III -----
component OBUFT_HSTL_III
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_III : component is "PRIMITIVE";

----- component OBUFT_HSTL_III_18 -----
component OBUFT_HSTL_III_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_III_18 : component is "PRIMITIVE";

----- component OBUFT_HSTL_III_DCI -----
component OBUFT_HSTL_III_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_III_DCI : component is "PRIMITIVE";

----- component OBUFT_HSTL_III_DCI_18 -----
component OBUFT_HSTL_III_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_III_DCI_18 : component is "PRIMITIVE";

----- component OBUFT_HSTL_II_18 -----
component OBUFT_HSTL_II_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_II_18 : component is "PRIMITIVE";

----- component OBUFT_HSTL_II_DCI -----
component OBUFT_HSTL_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_II_DCI : component is "PRIMITIVE";

----- component OBUFT_HSTL_II_DCI_18 -----
component OBUFT_HSTL_II_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_II_DCI_18 : component is "PRIMITIVE";

----- component OBUFT_HSTL_IV -----
component OBUFT_HSTL_IV
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_IV : component is "PRIMITIVE";

----- component OBUFT_HSTL_IV_18 -----
component OBUFT_HSTL_IV_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_IV_18 : component is "PRIMITIVE";

----- component OBUFT_HSTL_IV_DCI -----
component OBUFT_HSTL_IV_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_IV_DCI : component is "PRIMITIVE";

----- component OBUFT_HSTL_IV_DCI_18 -----
component OBUFT_HSTL_IV_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_IV_DCI_18 : component is "PRIMITIVE";

----- component OBUFT_HSTL_I_18 -----
component OBUFT_HSTL_I_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_I_18 : component is "PRIMITIVE";

----- component OBUFT_HSTL_I_DCI -----
component OBUFT_HSTL_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_I_DCI : component is "PRIMITIVE";

----- component OBUFT_HSTL_I_DCI_18 -----
component OBUFT_HSTL_I_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_HSTL_I_DCI_18 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS12 -----
component OBUFT_LVCMOS12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS12 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS12_F_2 -----
component OBUFT_LVCMOS12_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS12_F_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS12_F_4 -----
component OBUFT_LVCMOS12_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS12_F_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS12_F_6 -----
component OBUFT_LVCMOS12_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS12_F_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS12_F_8 -----
component OBUFT_LVCMOS12_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS12_F_8 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS12_S_2 -----
component OBUFT_LVCMOS12_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS12_S_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS12_S_4 -----
component OBUFT_LVCMOS12_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS12_S_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS12_S_6 -----
component OBUFT_LVCMOS12_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS12_S_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS12_S_8 -----
component OBUFT_LVCMOS12_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS12_S_8 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15 -----
component OBUFT_LVCMOS15
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_F_12 -----
component OBUFT_LVCMOS15_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_F_12 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_F_16 -----
component OBUFT_LVCMOS15_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_F_16 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_F_2 -----
component OBUFT_LVCMOS15_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_F_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_F_4 -----
component OBUFT_LVCMOS15_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_F_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_F_6 -----
component OBUFT_LVCMOS15_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_F_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_F_8 -----
component OBUFT_LVCMOS15_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_F_8 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_S_12 -----
component OBUFT_LVCMOS15_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_S_12 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_S_16 -----
component OBUFT_LVCMOS15_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_S_16 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_S_2 -----
component OBUFT_LVCMOS15_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_S_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_S_4 -----
component OBUFT_LVCMOS15_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_S_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_S_6 -----
component OBUFT_LVCMOS15_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_S_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS15_S_8 -----
component OBUFT_LVCMOS15_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS15_S_8 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18 -----
component OBUFT_LVCMOS18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_F_12 -----
component OBUFT_LVCMOS18_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_F_12 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_F_16 -----
component OBUFT_LVCMOS18_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_F_16 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_F_2 -----
component OBUFT_LVCMOS18_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_F_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_F_4 -----
component OBUFT_LVCMOS18_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_F_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_F_6 -----
component OBUFT_LVCMOS18_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_F_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_F_8 -----
component OBUFT_LVCMOS18_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_F_8 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_S_12 -----
component OBUFT_LVCMOS18_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_S_12 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_S_16 -----
component OBUFT_LVCMOS18_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_S_16 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_S_2 -----
component OBUFT_LVCMOS18_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_S_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_S_4 -----
component OBUFT_LVCMOS18_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_S_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_S_6 -----
component OBUFT_LVCMOS18_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_S_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS18_S_8 -----
component OBUFT_LVCMOS18_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS18_S_8 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS2 -----
component OBUFT_LVCMOS2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25 -----
component OBUFT_LVCMOS25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_F_12 -----
component OBUFT_LVCMOS25_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_F_12 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_F_16 -----
component OBUFT_LVCMOS25_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_F_16 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_F_2 -----
component OBUFT_LVCMOS25_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_F_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_F_24 -----
component OBUFT_LVCMOS25_F_24
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_F_24 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_F_4 -----
component OBUFT_LVCMOS25_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_F_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_F_6 -----
component OBUFT_LVCMOS25_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_F_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_F_8 -----
component OBUFT_LVCMOS25_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_F_8 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_S_12 -----
component OBUFT_LVCMOS25_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_S_12 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_S_16 -----
component OBUFT_LVCMOS25_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_S_16 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_S_2 -----
component OBUFT_LVCMOS25_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_S_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_S_24 -----
component OBUFT_LVCMOS25_S_24
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_S_24 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_S_4 -----
component OBUFT_LVCMOS25_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_S_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_S_6 -----
component OBUFT_LVCMOS25_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_S_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS25_S_8 -----
component OBUFT_LVCMOS25_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS25_S_8 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33 -----
component OBUFT_LVCMOS33
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_F_12 -----
component OBUFT_LVCMOS33_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_F_12 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_F_16 -----
component OBUFT_LVCMOS33_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_F_16 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_F_2 -----
component OBUFT_LVCMOS33_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_F_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_F_24 -----
component OBUFT_LVCMOS33_F_24
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_F_24 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_F_4 -----
component OBUFT_LVCMOS33_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_F_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_F_6 -----
component OBUFT_LVCMOS33_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_F_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_F_8 -----
component OBUFT_LVCMOS33_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_F_8 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_S_12 -----
component OBUFT_LVCMOS33_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_S_12 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_S_16 -----
component OBUFT_LVCMOS33_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_S_16 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_S_2 -----
component OBUFT_LVCMOS33_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_S_2 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_S_24 -----
component OBUFT_LVCMOS33_S_24
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_S_24 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_S_4 -----
component OBUFT_LVCMOS33_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_S_4 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_S_6 -----
component OBUFT_LVCMOS33_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_S_6 : component is "PRIMITIVE";

----- component OBUFT_LVCMOS33_S_8 -----
component OBUFT_LVCMOS33_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVCMOS33_S_8 : component is "PRIMITIVE";

----- component OBUFT_LVDCI_15 -----
component OBUFT_LVDCI_15
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVDCI_15 : component is "PRIMITIVE";

----- component OBUFT_LVDCI_18 -----
component OBUFT_LVDCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVDCI_18 : component is "PRIMITIVE";

----- component OBUFT_LVDCI_25 -----
component OBUFT_LVDCI_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVDCI_25 : component is "PRIMITIVE";

----- component OBUFT_LVDCI_33 -----
component OBUFT_LVDCI_33
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVDCI_33 : component is "PRIMITIVE";

----- component OBUFT_LVDCI_DV2_15 -----
component OBUFT_LVDCI_DV2_15
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVDCI_DV2_15 : component is "PRIMITIVE";

----- component OBUFT_LVDCI_DV2_18 -----
component OBUFT_LVDCI_DV2_18
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVDCI_DV2_18 : component is "PRIMITIVE";

----- component OBUFT_LVDCI_DV2_25 -----
component OBUFT_LVDCI_DV2_25
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVDCI_DV2_25 : component is "PRIMITIVE";

----- component OBUFT_LVDCI_DV2_33 -----
component OBUFT_LVDCI_DV2_33
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVDCI_DV2_33 : component is "PRIMITIVE";

----- component OBUFT_LVDS -----
component OBUFT_LVDS
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVDS : component is "PRIMITIVE";

----- component OBUFT_LVPECL -----
component OBUFT_LVPECL
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVPECL : component is "PRIMITIVE";

----- component OBUFT_LVTTL -----
component OBUFT_LVTTL
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL : component is "PRIMITIVE";

----- component OBUFT_LVTTL_F_12 -----
component OBUFT_LVTTL_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_F_12 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_F_16 -----
component OBUFT_LVTTL_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_F_16 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_F_2 -----
component OBUFT_LVTTL_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_F_2 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_F_24 -----
component OBUFT_LVTTL_F_24
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_F_24 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_F_4 -----
component OBUFT_LVTTL_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_F_4 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_F_6 -----
component OBUFT_LVTTL_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_F_6 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_F_8 -----
component OBUFT_LVTTL_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_F_8 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_S_12 -----
component OBUFT_LVTTL_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_S_12 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_S_16 -----
component OBUFT_LVTTL_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_S_16 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_S_2 -----
component OBUFT_LVTTL_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_S_2 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_S_24 -----
component OBUFT_LVTTL_S_24
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_S_24 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_S_4 -----
component OBUFT_LVTTL_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_S_4 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_S_6 -----
component OBUFT_LVTTL_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_S_6 : component is "PRIMITIVE";

----- component OBUFT_LVTTL_S_8 -----
component OBUFT_LVTTL_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_LVTTL_S_8 : component is "PRIMITIVE";

----- component OBUFT_PCI33_3 -----
component OBUFT_PCI33_3
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_PCI33_3 : component is "PRIMITIVE";

----- component OBUFT_PCI33_5 -----
component OBUFT_PCI33_5
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_PCI33_5 : component is "PRIMITIVE";

----- component OBUFT_PCI66_3 -----
component OBUFT_PCI66_3
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_PCI66_3 : component is "PRIMITIVE";

----- component OBUFT_PCIX -----
component OBUFT_PCIX
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_PCIX : component is "PRIMITIVE";

----- component OBUFT_PCIX66_3 -----
component OBUFT_PCIX66_3
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_PCIX66_3 : component is "PRIMITIVE";

----- component OBUFT_SSTL18_I -----
component OBUFT_SSTL18_I
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL18_I : component is "PRIMITIVE";

----- component OBUFT_SSTL18_II -----
component OBUFT_SSTL18_II
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL18_II : component is "PRIMITIVE";

----- component OBUFT_SSTL18_II_DCI -----
component OBUFT_SSTL18_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL18_II_DCI : component is "PRIMITIVE";

----- component OBUFT_SSTL18_I_DCI -----
component OBUFT_SSTL18_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL18_I_DCI : component is "PRIMITIVE";

----- component OBUFT_SSTL2_I -----
component OBUFT_SSTL2_I
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL2_I : component is "PRIMITIVE";

----- component OBUFT_SSTL2_II -----
component OBUFT_SSTL2_II
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL2_II : component is "PRIMITIVE";

----- component OBUFT_SSTL2_II_DCI -----
component OBUFT_SSTL2_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL2_II_DCI : component is "PRIMITIVE";

----- component OBUFT_SSTL2_I_DCI -----
component OBUFT_SSTL2_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL2_I_DCI : component is "PRIMITIVE";

----- component OBUFT_SSTL3_I -----
component OBUFT_SSTL3_I
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL3_I : component is "PRIMITIVE";

----- component OBUFT_SSTL3_II -----
component OBUFT_SSTL3_II
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL3_II : component is "PRIMITIVE";

----- component OBUFT_SSTL3_II_DCI -----
component OBUFT_SSTL3_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL3_II_DCI : component is "PRIMITIVE";

----- component OBUFT_SSTL3_I_DCI -----
component OBUFT_SSTL3_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_SSTL3_I_DCI : component is "PRIMITIVE";

----- component OBUFT_S_12 -----
component OBUFT_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_S_12 : component is "PRIMITIVE";

----- component OBUFT_S_16 -----
component OBUFT_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_S_16 : component is "PRIMITIVE";

----- component OBUFT_S_2 -----
component OBUFT_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_S_2 : component is "PRIMITIVE";

----- component OBUFT_S_24 -----
component OBUFT_S_24
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_S_24 : component is "PRIMITIVE";

----- component OBUFT_S_4 -----
component OBUFT_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_S_4 : component is "PRIMITIVE";

----- component OBUFT_S_6 -----
component OBUFT_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_S_6 : component is "PRIMITIVE";

----- component OBUFT_S_8 -----
component OBUFT_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUFT_S_8 : component is "PRIMITIVE";

----- component OBUF_AGP -----
component OBUF_AGP
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_AGP : component is "PRIMITIVE";

----- component OBUF_CTT -----
component OBUF_CTT
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_CTT : component is "PRIMITIVE";

----- component OBUF_F_12 -----
component OBUF_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_F_12 : component is "PRIMITIVE";

----- component OBUF_F_16 -----
component OBUF_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_F_16 : component is "PRIMITIVE";

----- component OBUF_F_2 -----
component OBUF_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_F_2 : component is "PRIMITIVE";

----- component OBUF_F_24 -----
component OBUF_F_24
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_F_24 : component is "PRIMITIVE";

----- component OBUF_F_4 -----
component OBUF_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_F_4 : component is "PRIMITIVE";

----- component OBUF_F_6 -----
component OBUF_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_F_6 : component is "PRIMITIVE";

----- component OBUF_F_8 -----
component OBUF_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_F_8 : component is "PRIMITIVE";

----- component OBUF_GTL -----
component OBUF_GTL
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_GTL : component is "PRIMITIVE";

----- component OBUF_GTLP -----
component OBUF_GTLP
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_GTLP : component is "PRIMITIVE";

----- component OBUF_GTLP_DCI -----
component OBUF_GTLP_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_GTLP_DCI : component is "PRIMITIVE";

----- component OBUF_GTL_DCI -----
component OBUF_GTL_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_GTL_DCI : component is "PRIMITIVE";

----- component OBUF_HSTL_I -----
component OBUF_HSTL_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_I : component is "PRIMITIVE";

----- component OBUF_HSTL_II -----
component OBUF_HSTL_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_II : component is "PRIMITIVE";

----- component OBUF_HSTL_III -----
component OBUF_HSTL_III
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_III : component is "PRIMITIVE";

----- component OBUF_HSTL_III_18 -----
component OBUF_HSTL_III_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_III_18 : component is "PRIMITIVE";

----- component OBUF_HSTL_III_DCI -----
component OBUF_HSTL_III_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_III_DCI : component is "PRIMITIVE";

----- component OBUF_HSTL_III_DCI_18 -----
component OBUF_HSTL_III_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_III_DCI_18 : component is "PRIMITIVE";

----- component OBUF_HSTL_II_18 -----
component OBUF_HSTL_II_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_II_18 : component is "PRIMITIVE";

----- component OBUF_HSTL_II_DCI -----
component OBUF_HSTL_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_II_DCI : component is "PRIMITIVE";

----- component OBUF_HSTL_II_DCI_18 -----
component OBUF_HSTL_II_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_II_DCI_18 : component is "PRIMITIVE";

----- component OBUF_HSTL_IV -----
component OBUF_HSTL_IV
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_IV : component is "PRIMITIVE";

----- component OBUF_HSTL_IV_18 -----
component OBUF_HSTL_IV_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_IV_18 : component is "PRIMITIVE";

----- component OBUF_HSTL_IV_DCI -----
component OBUF_HSTL_IV_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_IV_DCI : component is "PRIMITIVE";

----- component OBUF_HSTL_IV_DCI_18 -----
component OBUF_HSTL_IV_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_IV_DCI_18 : component is "PRIMITIVE";

----- component OBUF_HSTL_I_18 -----
component OBUF_HSTL_I_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_I_18 : component is "PRIMITIVE";

----- component OBUF_HSTL_I_DCI -----
component OBUF_HSTL_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_I_DCI : component is "PRIMITIVE";

----- component OBUF_HSTL_I_DCI_18 -----
component OBUF_HSTL_I_DCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_HSTL_I_DCI_18 : component is "PRIMITIVE";

----- component OBUF_LVCMOS12 -----
component OBUF_LVCMOS12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS12 : component is "PRIMITIVE";

----- component OBUF_LVCMOS12_F_2 -----
component OBUF_LVCMOS12_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS12_F_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS12_F_4 -----
component OBUF_LVCMOS12_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS12_F_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS12_F_6 -----
component OBUF_LVCMOS12_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS12_F_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS12_F_8 -----
component OBUF_LVCMOS12_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS12_F_8 : component is "PRIMITIVE";

----- component OBUF_LVCMOS12_S_2 -----
component OBUF_LVCMOS12_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS12_S_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS12_S_4 -----
component OBUF_LVCMOS12_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS12_S_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS12_S_6 -----
component OBUF_LVCMOS12_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS12_S_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS12_S_8 -----
component OBUF_LVCMOS12_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS12_S_8 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15 -----
component OBUF_LVCMOS15
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_F_12 -----
component OBUF_LVCMOS15_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_F_12 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_F_16 -----
component OBUF_LVCMOS15_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_F_16 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_F_2 -----
component OBUF_LVCMOS15_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_F_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_F_4 -----
component OBUF_LVCMOS15_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_F_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_F_6 -----
component OBUF_LVCMOS15_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_F_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_F_8 -----
component OBUF_LVCMOS15_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_F_8 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_S_12 -----
component OBUF_LVCMOS15_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_S_12 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_S_16 -----
component OBUF_LVCMOS15_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_S_16 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_S_2 -----
component OBUF_LVCMOS15_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_S_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_S_4 -----
component OBUF_LVCMOS15_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_S_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_S_6 -----
component OBUF_LVCMOS15_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_S_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS15_S_8 -----
component OBUF_LVCMOS15_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS15_S_8 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18 -----
component OBUF_LVCMOS18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_F_12 -----
component OBUF_LVCMOS18_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_F_12 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_F_16 -----
component OBUF_LVCMOS18_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_F_16 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_F_2 -----
component OBUF_LVCMOS18_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_F_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_F_4 -----
component OBUF_LVCMOS18_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_F_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_F_6 -----
component OBUF_LVCMOS18_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_F_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_F_8 -----
component OBUF_LVCMOS18_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_F_8 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_S_12 -----
component OBUF_LVCMOS18_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_S_12 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_S_16 -----
component OBUF_LVCMOS18_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_S_16 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_S_2 -----
component OBUF_LVCMOS18_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_S_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_S_4 -----
component OBUF_LVCMOS18_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_S_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_S_6 -----
component OBUF_LVCMOS18_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_S_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS18_S_8 -----
component OBUF_LVCMOS18_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS18_S_8 : component is "PRIMITIVE";

----- component OBUF_LVCMOS2 -----
component OBUF_LVCMOS2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25 -----
component OBUF_LVCMOS25
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_F_12 -----
component OBUF_LVCMOS25_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_F_12 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_F_16 -----
component OBUF_LVCMOS25_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_F_16 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_F_2 -----
component OBUF_LVCMOS25_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_F_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_F_24 -----
component OBUF_LVCMOS25_F_24
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_F_24 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_F_4 -----
component OBUF_LVCMOS25_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_F_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_F_6 -----
component OBUF_LVCMOS25_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_F_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_F_8 -----
component OBUF_LVCMOS25_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_F_8 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_S_12 -----
component OBUF_LVCMOS25_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_S_12 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_S_16 -----
component OBUF_LVCMOS25_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_S_16 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_S_2 -----
component OBUF_LVCMOS25_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_S_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_S_24 -----
component OBUF_LVCMOS25_S_24
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_S_24 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_S_4 -----
component OBUF_LVCMOS25_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_S_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_S_6 -----
component OBUF_LVCMOS25_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_S_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS25_S_8 -----
component OBUF_LVCMOS25_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS25_S_8 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33 -----
component OBUF_LVCMOS33
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_F_12 -----
component OBUF_LVCMOS33_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_F_12 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_F_16 -----
component OBUF_LVCMOS33_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_F_16 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_F_2 -----
component OBUF_LVCMOS33_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_F_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_F_24 -----
component OBUF_LVCMOS33_F_24
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_F_24 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_F_4 -----
component OBUF_LVCMOS33_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_F_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_F_6 -----
component OBUF_LVCMOS33_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_F_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_F_8 -----
component OBUF_LVCMOS33_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_F_8 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_S_12 -----
component OBUF_LVCMOS33_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_S_12 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_S_16 -----
component OBUF_LVCMOS33_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_S_16 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_S_2 -----
component OBUF_LVCMOS33_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_S_2 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_S_24 -----
component OBUF_LVCMOS33_S_24
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_S_24 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_S_4 -----
component OBUF_LVCMOS33_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_S_4 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_S_6 -----
component OBUF_LVCMOS33_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_S_6 : component is "PRIMITIVE";

----- component OBUF_LVCMOS33_S_8 -----
component OBUF_LVCMOS33_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVCMOS33_S_8 : component is "PRIMITIVE";

----- component OBUF_LVDCI_15 -----
component OBUF_LVDCI_15
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVDCI_15 : component is "PRIMITIVE";

----- component OBUF_LVDCI_18 -----
component OBUF_LVDCI_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVDCI_18 : component is "PRIMITIVE";

----- component OBUF_LVDCI_25 -----
component OBUF_LVDCI_25
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVDCI_25 : component is "PRIMITIVE";

----- component OBUF_LVDCI_33 -----
component OBUF_LVDCI_33
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVDCI_33 : component is "PRIMITIVE";

----- component OBUF_LVDCI_DV2_15 -----
component OBUF_LVDCI_DV2_15
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVDCI_DV2_15 : component is "PRIMITIVE";

----- component OBUF_LVDCI_DV2_18 -----
component OBUF_LVDCI_DV2_18
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVDCI_DV2_18 : component is "PRIMITIVE";

----- component OBUF_LVDCI_DV2_25 -----
component OBUF_LVDCI_DV2_25
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVDCI_DV2_25 : component is "PRIMITIVE";

----- component OBUF_LVDCI_DV2_33 -----
component OBUF_LVDCI_DV2_33
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVDCI_DV2_33 : component is "PRIMITIVE";

----- component OBUF_LVDS -----
component OBUF_LVDS
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVDS : component is "PRIMITIVE";

----- component OBUF_LVPECL -----
component OBUF_LVPECL
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVPECL : component is "PRIMITIVE";

----- component OBUF_LVTTL -----
component OBUF_LVTTL
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL : component is "PRIMITIVE";

----- component OBUF_LVTTL_F_12 -----
component OBUF_LVTTL_F_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_F_12 : component is "PRIMITIVE";

----- component OBUF_LVTTL_F_16 -----
component OBUF_LVTTL_F_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_F_16 : component is "PRIMITIVE";

----- component OBUF_LVTTL_F_2 -----
component OBUF_LVTTL_F_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_F_2 : component is "PRIMITIVE";

----- component OBUF_LVTTL_F_24 -----
component OBUF_LVTTL_F_24
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_F_24 : component is "PRIMITIVE";

----- component OBUF_LVTTL_F_4 -----
component OBUF_LVTTL_F_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_F_4 : component is "PRIMITIVE";

----- component OBUF_LVTTL_F_6 -----
component OBUF_LVTTL_F_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_F_6 : component is "PRIMITIVE";

----- component OBUF_LVTTL_F_8 -----
component OBUF_LVTTL_F_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_F_8 : component is "PRIMITIVE";

----- component OBUF_LVTTL_S_12 -----
component OBUF_LVTTL_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_S_12 : component is "PRIMITIVE";

----- component OBUF_LVTTL_S_16 -----
component OBUF_LVTTL_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_S_16 : component is "PRIMITIVE";

----- component OBUF_LVTTL_S_2 -----
component OBUF_LVTTL_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_S_2 : component is "PRIMITIVE";

----- component OBUF_LVTTL_S_24 -----
component OBUF_LVTTL_S_24
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_S_24 : component is "PRIMITIVE";

----- component OBUF_LVTTL_S_4 -----
component OBUF_LVTTL_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_S_4 : component is "PRIMITIVE";

----- component OBUF_LVTTL_S_6 -----
component OBUF_LVTTL_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_S_6 : component is "PRIMITIVE";

----- component OBUF_LVTTL_S_8 -----
component OBUF_LVTTL_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_LVTTL_S_8 : component is "PRIMITIVE";

----- component OBUF_PCI33_3 -----
component OBUF_PCI33_3
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_PCI33_3 : component is "PRIMITIVE";

----- component OBUF_PCI33_5 -----
component OBUF_PCI33_5
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_PCI33_5 : component is "PRIMITIVE";

----- component OBUF_PCI66_3 -----
component OBUF_PCI66_3
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_PCI66_3 : component is "PRIMITIVE";

----- component OBUF_PCIX -----
component OBUF_PCIX
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_PCIX : component is "PRIMITIVE";

----- component OBUF_PCIX66_3 -----
component OBUF_PCIX66_3
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_PCIX66_3 : component is "PRIMITIVE";

----- component OBUF_SSTL18_I -----
component OBUF_SSTL18_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL18_I : component is "PRIMITIVE";

----- component OBUF_SSTL18_II -----
component OBUF_SSTL18_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL18_II : component is "PRIMITIVE";

----- component OBUF_SSTL18_II_DCI -----
component OBUF_SSTL18_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL18_II_DCI : component is "PRIMITIVE";

----- component OBUF_SSTL18_I_DCI -----
component OBUF_SSTL18_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL18_I_DCI : component is "PRIMITIVE";

----- component OBUF_SSTL2_I -----
component OBUF_SSTL2_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL2_I : component is "PRIMITIVE";

----- component OBUF_SSTL2_II -----
component OBUF_SSTL2_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL2_II : component is "PRIMITIVE";

----- component OBUF_SSTL2_II_DCI -----
component OBUF_SSTL2_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL2_II_DCI : component is "PRIMITIVE";

----- component OBUF_SSTL2_I_DCI -----
component OBUF_SSTL2_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL2_I_DCI : component is "PRIMITIVE";

----- component OBUF_SSTL3_I -----
component OBUF_SSTL3_I
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL3_I : component is "PRIMITIVE";

----- component OBUF_SSTL3_II -----
component OBUF_SSTL3_II
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL3_II : component is "PRIMITIVE";

----- component OBUF_SSTL3_II_DCI -----
component OBUF_SSTL3_II_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL3_II_DCI : component is "PRIMITIVE";

----- component OBUF_SSTL3_I_DCI -----
component OBUF_SSTL3_I_DCI
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_SSTL3_I_DCI : component is "PRIMITIVE";

----- component OBUF_S_12 -----
component OBUF_S_12
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_S_12 : component is "PRIMITIVE";

----- component OBUF_S_16 -----
component OBUF_S_16
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_S_16 : component is "PRIMITIVE";

----- component OBUF_S_2 -----
component OBUF_S_2
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_S_2 : component is "PRIMITIVE";

----- component OBUF_S_24 -----
component OBUF_S_24
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_S_24 : component is "PRIMITIVE";

----- component OBUF_S_4 -----
component OBUF_S_4
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_S_4 : component is "PRIMITIVE";

----- component OBUF_S_6 -----
component OBUF_S_6
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_S_6 : component is "PRIMITIVE";

----- component OBUF_S_8 -----
component OBUF_S_8
  port (
     O : out std_ulogic;
     I : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OBUF_S_8 : component is "PRIMITIVE";

----- component ODDR -----
component ODDR
  generic (
     DDR_CLK_EDGE : string := "OPPOSITE_EDGE";
     INIT : bit := '0';
     IS_C_INVERTED : bit := '0';
     IS_D1_INVERTED : bit := '0';
     IS_D2_INVERTED : bit := '0';
     SRTYPE : string := "SYNC"
  );
  port (
     Q : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     D1 : in std_ulogic;
     D2 : in std_ulogic;
     R : in std_ulogic := 'L';
     S : in std_ulogic := 'L'
  );
end component;
attribute BOX_TYPE of
  ODDR : component is "PRIMITIVE";

----- component ODDR2 -----
component ODDR2
  generic (
     DDR_ALIGNMENT : string := "NONE";
     INIT : bit := '0';
     SRTYPE : string := "SYNC"
  );
  port (
     Q : out std_ulogic;
     C0 : in std_ulogic;
     C1 : in std_ulogic;
     CE : in std_ulogic := 'H';
     D0 : in std_ulogic;
     D1 : in std_ulogic;
     R : in std_ulogic := 'L';
     S : in std_ulogic := 'L'
  );
end component;
attribute BOX_TYPE of
  ODDR2 : component is "PRIMITIVE";

----- component ODDRE1 -----
component ODDRE1
  generic (
     IS_C_INVERTED : bit := '0';
     IS_D1_INVERTED : bit := '0';
     IS_D2_INVERTED : bit := '0';
     SIM_DEVICE : string := "ULTRASCALE";
     SRVAL : bit := '0'
  );
  port (
     Q : out std_ulogic := TO_X01(SRVAL);
     C : in std_ulogic;
     D1 : in std_ulogic;
     D2 : in std_ulogic;
     SR : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ODDRE1 : component is "PRIMITIVE";

----- component ODELAYE2 -----
component ODELAYE2
  generic (
     CINVCTRL_SEL : string := "FALSE";
     DELAY_SRC : string := "ODATAIN";
     HIGH_PERFORMANCE_MODE : string := "FALSE";
     IS_C_INVERTED : bit := '0';
     IS_ODATAIN_INVERTED : bit := '0';
     ODELAY_TYPE : string := "FIXED";
     ODELAY_VALUE : integer := 0;
     PIPE_SEL : string := "FALSE";
     REFCLK_FREQUENCY : real := 200.0;
     SIGNAL_PATTERN : string := "DATA"
  );
  port (
     CNTVALUEOUT : out std_logic_vector(4 downto 0);
     DATAOUT : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     CINVCTRL : in std_ulogic;
     CLKIN : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(4 downto 0);
     INC : in std_ulogic;
     LD : in std_ulogic;
     LDPIPEEN : in std_ulogic;
     ODATAIN : in std_ulogic;
     REGRST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ODELAYE2 : component is "PRIMITIVE";

----- component ODELAYE2_FINEDELAY -----
component ODELAYE2_FINEDELAY
  generic (
     CINVCTRL_SEL : string := "FALSE";
     DELAY_SRC : string := "ODATAIN";
     FINEDELAY : string := "BYPASS";
     HIGH_PERFORMANCE_MODE : string := "FALSE";
     IS_C_INVERTED : bit := '0';
     IS_ODATAIN_INVERTED : bit := '0';
     ODELAY_TYPE : string := "FIXED";
     ODELAY_VALUE : integer := 0;
     PIPE_SEL : string := "FALSE";
     REFCLK_FREQUENCY : real := 200.0;
     SIGNAL_PATTERN : string := "DATA"
  );
  port (
     CNTVALUEOUT : out std_logic_vector(4 downto 0);
     DATAOUT : out std_ulogic;
     C : in std_ulogic;
     CE : in std_ulogic;
     CINVCTRL : in std_ulogic;
     CLKIN : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(4 downto 0);
     INC : in std_ulogic;
     LD : in std_ulogic;
     LDPIPEEN : in std_ulogic;
     ODATAIN : in std_ulogic;
     OFDLY : in std_logic_vector(2 downto 0);
     REGRST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ODELAYE2_FINEDELAY : component is "PRIMITIVE";

----- component ODELAYE3 -----
component ODELAYE3
  generic (
     CASCADE : string := "NONE";
     DELAY_FORMAT : string := "TIME";
     DELAY_TYPE : string := "FIXED";
     DELAY_VALUE : integer := 0;
     IS_CLK_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REFCLK_FREQUENCY : real := 300.0;
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_VERSION : real := 2.0;
     UPDATE_MODE : string := "ASYNC"
  );
  port (
     CASC_OUT : out std_ulogic;
     CNTVALUEOUT : out std_logic_vector(8 downto 0);
     DATAOUT : out std_ulogic;
     CASC_IN : in std_ulogic;
     CASC_RETURN : in std_ulogic;
     CE : in std_ulogic;
     CLK : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(8 downto 0);
     EN_VTC : in std_ulogic;
     INC : in std_ulogic;
     LOAD : in std_ulogic;
     ODATAIN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ODELAYE3 : component is "PRIMITIVE";

----- component OR2 -----
component OR2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR2 : component is "PRIMITIVE";

----- component OR2B1 -----
component OR2B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR2B1 : component is "PRIMITIVE";

----- component OR2B2 -----
component OR2B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR2B2 : component is "PRIMITIVE";

----- component OR2L -----
component OR2L
  generic (
     IS_SRI_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     DI : in std_ulogic;
     SRI : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR2L : component is "PRIMITIVE";

----- component OR3 -----
component OR3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR3 : component is "PRIMITIVE";

----- component OR3B1 -----
component OR3B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR3B1 : component is "PRIMITIVE";

----- component OR3B2 -----
component OR3B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR3B2 : component is "PRIMITIVE";

----- component OR3B3 -----
component OR3B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR3B3 : component is "PRIMITIVE";

----- component OR4 -----
component OR4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR4 : component is "PRIMITIVE";

----- component OR4B1 -----
component OR4B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR4B1 : component is "PRIMITIVE";

----- component OR4B2 -----
component OR4B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR4B2 : component is "PRIMITIVE";

----- component OR4B3 -----
component OR4B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR4B3 : component is "PRIMITIVE";

----- component OR4B4 -----
component OR4B4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR4B4 : component is "PRIMITIVE";

----- component OR5 -----
component OR5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR5 : component is "PRIMITIVE";

----- component OR5B1 -----
component OR5B1
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR5B1 : component is "PRIMITIVE";

----- component OR5B2 -----
component OR5B2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR5B2 : component is "PRIMITIVE";

----- component OR5B3 -----
component OR5B3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR5B3 : component is "PRIMITIVE";

----- component OR5B4 -----
component OR5B4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR5B4 : component is "PRIMITIVE";

----- component OR5B5 -----
component OR5B5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OR5B5 : component is "PRIMITIVE";

----- component OSERDES -----
component OSERDES
  generic (
     DATA_RATE_OQ : string := "DDR";
     DATA_RATE_TQ : string := "DDR";
     DATA_WIDTH : integer := 4;
     INIT_OQ : bit := '0';
     INIT_TQ : bit := '0';
     SERDES_MODE : string := "MASTER";
     SRVAL_OQ : bit := '0';
     SRVAL_TQ : bit := '0';
     TRISTATE_WIDTH : integer := 4
  );
  port (
     OQ : out std_ulogic;
     SHIFTOUT1 : out std_ulogic;
     SHIFTOUT2 : out std_ulogic;
     TQ : out std_ulogic;
     CLK : in std_ulogic;
     CLKDIV : in std_ulogic;
     D1 : in std_ulogic;
     D2 : in std_ulogic;
     D3 : in std_ulogic;
     D4 : in std_ulogic;
     D5 : in std_ulogic;
     D6 : in std_ulogic;
     OCE : in std_ulogic;
     REV : in std_ulogic;
     SHIFTIN1 : in std_ulogic;
     SHIFTIN2 : in std_ulogic;
     SR : in std_ulogic;
     T1 : in std_ulogic;
     T2 : in std_ulogic;
     T3 : in std_ulogic;
     T4 : in std_ulogic;
     TCE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OSERDES : component is "PRIMITIVE";

----- component OSERDESE1 -----
component OSERDESE1
  generic (
     DATA_RATE_OQ : string := "DDR";
     DATA_RATE_TQ : string := "DDR";
     DATA_WIDTH : integer := 4;
     DDR3_DATA : integer := 1;
     INIT_OQ : bit := '0';
     INIT_TQ : bit := '0';
     INTERFACE_TYPE : string := "DEFAULT";
     ODELAY_USED : integer := 0;
     SERDES_MODE : string := "MASTER";
     SRVAL_OQ : bit := '0';
     SRVAL_TQ : bit := '0';
     TRISTATE_WIDTH : integer := 4
  );
  port (
     OCBEXTEND : out std_ulogic;
     OFB : out std_ulogic;
     OQ : out std_ulogic;
     SHIFTOUT1 : out std_ulogic;
     SHIFTOUT2 : out std_ulogic;
     TFB : out std_ulogic;
     TQ : out std_ulogic;
     CLK : in std_ulogic;
     CLKDIV : in std_ulogic;
     CLKPERF : in std_ulogic;
     CLKPERFDELAY : in std_ulogic;
     D1 : in std_ulogic;
     D2 : in std_ulogic;
     D3 : in std_ulogic;
     D4 : in std_ulogic;
     D5 : in std_ulogic;
     D6 : in std_ulogic;
     OCE : in std_ulogic;
     ODV : in std_ulogic;
     RST : in std_ulogic;
     SHIFTIN1 : in std_ulogic;
     SHIFTIN2 : in std_ulogic;
     T1 : in std_ulogic;
     T2 : in std_ulogic;
     T3 : in std_ulogic;
     T4 : in std_ulogic;
     TCE : in std_ulogic;
     WC : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OSERDESE1 : component is "PRIMITIVE";

----- component OSERDESE2 -----
component OSERDESE2
  generic (
     DATA_RATE_OQ : string := "DDR";
     DATA_RATE_TQ : string := "DDR";
     DATA_WIDTH : integer := 4;
     INIT_OQ : bit := '0';
     INIT_TQ : bit := '0';
     IS_CLKDIV_INVERTED : bit := '0';
     IS_CLK_INVERTED : bit := '0';
     IS_D1_INVERTED : bit := '0';
     IS_D2_INVERTED : bit := '0';
     IS_D3_INVERTED : bit := '0';
     IS_D4_INVERTED : bit := '0';
     IS_D5_INVERTED : bit := '0';
     IS_D6_INVERTED : bit := '0';
     IS_D7_INVERTED : bit := '0';
     IS_D8_INVERTED : bit := '0';
     IS_T1_INVERTED : bit := '0';
     IS_T2_INVERTED : bit := '0';
     IS_T3_INVERTED : bit := '0';
     IS_T4_INVERTED : bit := '0';
     SERDES_MODE : string := "MASTER";
     SRVAL_OQ : bit := '0';
     SRVAL_TQ : bit := '0';
     TBYTE_CTL : string := "FALSE";
     TBYTE_SRC : string := "FALSE";
     TRISTATE_WIDTH : integer := 4
  );
  port (
     OFB : out std_ulogic;
     OQ : out std_ulogic;
     SHIFTOUT1 : out std_ulogic;
     SHIFTOUT2 : out std_ulogic;
     TBYTEOUT : out std_ulogic;
     TFB : out std_ulogic;
     TQ : out std_ulogic;
     CLK : in std_ulogic;
     CLKDIV : in std_ulogic;
     D1 : in std_ulogic;
     D2 : in std_ulogic;
     D3 : in std_ulogic;
     D4 : in std_ulogic;
     D5 : in std_ulogic;
     D6 : in std_ulogic;
     D7 : in std_ulogic;
     D8 : in std_ulogic;
     OCE : in std_ulogic;
     RST : in std_ulogic;
     SHIFTIN1 : in std_ulogic;
     SHIFTIN2 : in std_ulogic;
     T1 : in std_ulogic;
     T2 : in std_ulogic;
     T3 : in std_ulogic;
     T4 : in std_ulogic;
     TBYTEIN : in std_ulogic;
     TCE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OSERDESE2 : component is "PRIMITIVE";

----- component OSERDESE3 -----
component OSERDESE3
  generic (
     DATA_WIDTH : integer := 8;
     INIT : bit := '0';
     IS_CLKDIV_INVERTED : bit := '0';
     IS_CLK_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     ODDR_MODE : string := "FALSE";
     OSERDES_D_BYPASS : string := "FALSE";
     OSERDES_T_BYPASS : string := "FALSE";
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_VERSION : real := 2.0
  );
  port (
     OQ : out std_ulogic;
     T_OUT : out std_ulogic;
     CLK : in std_ulogic;
     CLKDIV : in std_ulogic;
     D : in std_logic_vector(7 downto 0);
     RST : in std_ulogic;
     T : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OSERDESE3 : component is "PRIMITIVE";

----- component OUT_FIFO -----
component OUT_FIFO
  generic (
     ALMOST_EMPTY_VALUE : integer := 1;
     ALMOST_FULL_VALUE : integer := 1;
     ARRAY_MODE : string := "ARRAY_MODE_8_X_4";
     OUTPUT_DISABLE : string := "FALSE";
     SYNCHRONOUS_MODE : string := "FALSE"
  );
  port (
     ALMOSTEMPTY : out std_ulogic;
     ALMOSTFULL : out std_ulogic;
     EMPTY : out std_ulogic;
     FULL : out std_ulogic;
     Q0 : out std_logic_vector(3 downto 0);
     Q1 : out std_logic_vector(3 downto 0);
     Q2 : out std_logic_vector(3 downto 0);
     Q3 : out std_logic_vector(3 downto 0);
     Q4 : out std_logic_vector(3 downto 0);
     Q5 : out std_logic_vector(7 downto 0);
     Q6 : out std_logic_vector(7 downto 0);
     Q7 : out std_logic_vector(3 downto 0);
     Q8 : out std_logic_vector(3 downto 0);
     Q9 : out std_logic_vector(3 downto 0);
     D0 : in std_logic_vector(7 downto 0);
     D1 : in std_logic_vector(7 downto 0);
     D2 : in std_logic_vector(7 downto 0);
     D3 : in std_logic_vector(7 downto 0);
     D4 : in std_logic_vector(7 downto 0);
     D5 : in std_logic_vector(7 downto 0);
     D6 : in std_logic_vector(7 downto 0);
     D7 : in std_logic_vector(7 downto 0);
     D8 : in std_logic_vector(7 downto 0);
     D9 : in std_logic_vector(7 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     RESET : in std_ulogic;
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  OUT_FIFO : component is "PRIMITIVE";

----- component PCIE40E4 -----
component PCIE40E4
  generic (
     ARI_CAP_ENABLE : string := "FALSE";
     AUTO_FLR_RESPONSE : string := "FALSE";
     AXISTEN_IF_CC_ALIGNMENT_MODE : std_logic_vector(1 downto 0) := "00";
     AXISTEN_IF_COMPL_TIMEOUT_REG0 : std_logic_vector(23 downto 0) := X"BEBC20";
     AXISTEN_IF_COMPL_TIMEOUT_REG1 : std_logic_vector(27 downto 0) := X"2FAF080";
     AXISTEN_IF_CQ_ALIGNMENT_MODE : std_logic_vector(1 downto 0) := "00";
     AXISTEN_IF_CQ_EN_POISONED_MEM_WR : string := "FALSE";
     AXISTEN_IF_ENABLE_256_TAGS : string := "FALSE";
     AXISTEN_IF_ENABLE_CLIENT_TAG : string := "FALSE";
     AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE : string := "FALSE";
     AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK : string := "TRUE";
     AXISTEN_IF_ENABLE_MSG_ROUTE : std_logic_vector(17 downto 0) := "00" & X"0000";
     AXISTEN_IF_ENABLE_RX_MSG_INTFC : string := "FALSE";
     AXISTEN_IF_EXT_512 : string := "FALSE";
     AXISTEN_IF_EXT_512_CC_STRADDLE : string := "FALSE";
     AXISTEN_IF_EXT_512_CQ_STRADDLE : string := "FALSE";
     AXISTEN_IF_EXT_512_RC_STRADDLE : string := "FALSE";
     AXISTEN_IF_EXT_512_RQ_STRADDLE : string := "FALSE";
     AXISTEN_IF_LEGACY_MODE_ENABLE : string := "FALSE";
     AXISTEN_IF_MSIX_FROM_RAM_PIPELINE : string := "FALSE";
     AXISTEN_IF_MSIX_RX_PARITY_EN : string := "TRUE";
     AXISTEN_IF_MSIX_TO_RAM_PIPELINE : string := "FALSE";
     AXISTEN_IF_RC_ALIGNMENT_MODE : std_logic_vector(1 downto 0) := "00";
     AXISTEN_IF_RC_STRADDLE : string := "FALSE";
     AXISTEN_IF_RQ_ALIGNMENT_MODE : std_logic_vector(1 downto 0) := "00";
     AXISTEN_IF_RX_PARITY_EN : string := "TRUE";
     AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT : string := "FALSE";
     AXISTEN_IF_TX_PARITY_EN : string := "TRUE";
     AXISTEN_IF_WIDTH : std_logic_vector(1 downto 0) := "10";
     CFG_BYPASS_MODE_ENABLE : string := "FALSE";
     CRM_CORE_CLK_FREQ_500 : string := "TRUE";
     CRM_USER_CLK_FREQ : std_logic_vector(1 downto 0) := "10";
     DEBUG_AXI4ST_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DEBUG_AXIST_DISABLE_FEATURE_BIT : std_logic_vector(7 downto 0) := X"00";
     DEBUG_CAR_SPARE : std_logic_vector(3 downto 0) := X"0";
     DEBUG_CFG_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DEBUG_LL_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR : string := "FALSE";
     DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR : string := "FALSE";
     DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR : string := "FALSE";
     DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL : string := "FALSE";
     DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW : string := "FALSE";
     DEBUG_PL_DISABLE_SCRAMBLING : string := "FALSE";
     DEBUG_PL_SIM_RESET_LFSR : string := "FALSE";
     DEBUG_PL_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DEBUG_TL_DISABLE_FC_TIMEOUT : string := "FALSE";
     DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS : string := "FALSE";
     DEBUG_TL_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DNSTREAM_LINK_NUM : std_logic_vector(7 downto 0) := X"00";
     DSN_CAP_ENABLE : string := "FALSE";
     EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string := "FALSE";
     HEADER_TYPE_OVERRIDE : string := "FALSE";
     IS_SWITCH_PORT : string := "FALSE";
     LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string := "FALSE";
     LL_ACK_TIMEOUT : std_logic_vector(8 downto 0) := "0" & X"00";
     LL_ACK_TIMEOUT_EN : string := "FALSE";
     LL_ACK_TIMEOUT_FUNC : integer := 0;
     LL_DISABLE_SCHED_TX_NAK : string := "FALSE";
     LL_REPLAY_FROM_RAM_PIPELINE : string := "FALSE";
     LL_REPLAY_TIMEOUT : std_logic_vector(8 downto 0) := "0" & X"00";
     LL_REPLAY_TIMEOUT_EN : string := "FALSE";
     LL_REPLAY_TIMEOUT_FUNC : integer := 0;
     LL_REPLAY_TO_RAM_PIPELINE : string := "FALSE";
     LL_RX_TLP_PARITY_GEN : string := "TRUE";
     LL_TX_TLP_PARITY_CHK : string := "TRUE";
     LL_USER_SPARE : std_logic_vector(15 downto 0) := X"0000";
     LTR_TX_MESSAGE_MINIMUM_INTERVAL : std_logic_vector(9 downto 0) := "10" & X"50";
     LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string := "FALSE";
     LTR_TX_MESSAGE_ON_LTR_ENABLE : string := "FALSE";
     MCAP_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     MCAP_CONFIGURE_OVERRIDE : string := "FALSE";
     MCAP_ENABLE : string := "FALSE";
     MCAP_EOS_DESIGN_SWITCH : string := "FALSE";
     MCAP_FPGA_BITSTREAM_VERSION : std_logic_vector(31 downto 0) := X"00000000";
     MCAP_GATE_IO_ENABLE_DESIGN_SWITCH : string := "FALSE";
     MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH : string := "FALSE";
     MCAP_INPUT_GATE_DESIGN_SWITCH : string := "FALSE";
     MCAP_INTERRUPT_ON_MCAP_EOS : string := "FALSE";
     MCAP_INTERRUPT_ON_MCAP_ERROR : string := "FALSE";
     MCAP_VSEC_ID : std_logic_vector(15 downto 0) := X"0000";
     MCAP_VSEC_LEN : std_logic_vector(11 downto 0) := X"02C";
     MCAP_VSEC_REV : std_logic_vector(3 downto 0) := X"0";
     PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE : string := "FALSE";
     PF0_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF0_ARI_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     PF0_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_ARI_FORWARD_ENABLE : string := "FALSE";
     PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string := "TRUE";
     PF0_DEV_CAP2_LTR_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_OBFF_SUPPORT : std_logic_vector(1 downto 0) := "00";
     PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string := "FALSE";
     PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer := 0;
     PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer := 0;
     PF0_DEV_CAP_EXT_TAG_SUPPORTED : string := "TRUE";
     PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string := "TRUE";
     PF0_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF0_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF0_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF0_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF0_LINK_CAP_ASPM_SUPPORT : integer := 0;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 : integer := 7;
     PF0_LINK_CONTROL_RCB : bit := '0';
     PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string := "TRUE";
     PF0_LTR_CAP_MAX_NOSNOOP_LAT : std_logic_vector(9 downto 0) := "00" & X"00";
     PF0_LTR_CAP_MAX_SNOOP_LAT : std_logic_vector(9 downto 0) := "00" & X"00";
     PF0_LTR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_LTR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_MSIX_CAP_PBA_BIR : integer := 0;
     PF0_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF0_MSIX_CAP_TABLE_BIR : integer := 0;
     PF0_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF0_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF0_MSIX_VECTOR_COUNT : std_logic_vector(5 downto 0) := "00" & X"4";
     PF0_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF0_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF0_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     PF0_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_PM_CAP_PMESUPPORT_D0 : string := "TRUE";
     PF0_PM_CAP_PMESUPPORT_D1 : string := "TRUE";
     PF0_PM_CAP_PMESUPPORT_D3HOT : string := "TRUE";
     PF0_PM_CAP_SUPP_D1_STATE : string := "TRUE";
     PF0_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     PF0_PM_CSR_NOSOFTRESET : string := "TRUE";
     PF0_SECONDARY_PCIE_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED : string := "FALSE";
     PF0_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF0_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     PF0_TPHR_CAP_ENABLE : string := "FALSE";
     PF0_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     PF0_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF0_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     PF0_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF0_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_VC_CAP_ENABLE : string := "FALSE";
     PF0_VC_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_VC_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF1_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF1_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     PF1_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF1_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF1_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF1_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF1_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF1_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_MSIX_CAP_PBA_BIR : integer := 0;
     PF1_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF1_MSIX_CAP_TABLE_BIR : integer := 0;
     PF1_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF1_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF1_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF1_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF1_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED : string := "FALSE";
     PF1_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF1_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF1_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF1_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF2_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF2_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     PF2_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF2_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF2_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF2_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF2_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF2_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_MSIX_CAP_PBA_BIR : integer := 0;
     PF2_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF2_MSIX_CAP_TABLE_BIR : integer := 0;
     PF2_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF2_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF2_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF2_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF2_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED : string := "FALSE";
     PF2_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF2_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF2_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF2_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF3_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF3_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     PF3_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF3_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF3_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF3_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF3_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF3_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_MSIX_CAP_PBA_BIR : integer := 0;
     PF3_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF3_MSIX_CAP_TABLE_BIR : integer := 0;
     PF3_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF3_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF3_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF3_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF3_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED : string := "FALSE";
     PF3_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF3_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF3_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF3_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PL_CFG_STATE_ROBUSTNESS_ENABLE : string := "TRUE";
     PL_DEEMPH_SOURCE_SELECT : string := "TRUE";
     PL_DESKEW_ON_SKIP_IN_GEN12 : string := "FALSE";
     PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 : string := "FALSE";
     PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 : string := "FALSE";
     PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 : string := "FALSE";
     PL_DISABLE_DC_BALANCE : string := "FALSE";
     PL_DISABLE_EI_INFER_IN_L0 : string := "FALSE";
     PL_DISABLE_LANE_REVERSAL : string := "FALSE";
     PL_DISABLE_LFSR_UPDATE_ON_SKP : std_logic_vector(1 downto 0) := "00";
     PL_DISABLE_RETRAIN_ON_EB_ERROR : string := "FALSE";
     PL_DISABLE_RETRAIN_ON_FRAMING_ERROR : string := "FALSE";
     PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR : std_logic_vector(15 downto 0) := X"0000";
     PL_DISABLE_UPCONFIG_CAPABLE : string := "FALSE";
     PL_EQ_ADAPT_DISABLE_COEFF_CHECK : std_logic_vector(1 downto 0) := "00";
     PL_EQ_ADAPT_DISABLE_PRESET_CHECK : std_logic_vector(1 downto 0) := "00";
     PL_EQ_ADAPT_ITER_COUNT : std_logic_vector(4 downto 0) := "0" & X"2";
     PL_EQ_ADAPT_REJECT_RETRY_COUNT : std_logic_vector(1 downto 0) := "01";
     PL_EQ_BYPASS_PHASE23 : std_logic_vector(1 downto 0) := "00";
     PL_EQ_DEFAULT_RX_PRESET_HINT : std_logic_vector(5 downto 0) := "11" & X"3";
     PL_EQ_DEFAULT_TX_PRESET : std_logic_vector(7 downto 0) := X"44";
     PL_EQ_DISABLE_MISMATCH_CHECK : string := "TRUE";
     PL_EQ_RX_ADAPT_EQ_PHASE0 : std_logic_vector(1 downto 0) := "00";
     PL_EQ_RX_ADAPT_EQ_PHASE1 : std_logic_vector(1 downto 0) := "00";
     PL_EQ_SHORT_ADAPT_PHASE : string := "FALSE";
     PL_EQ_TX_8G_EQ_TS2_ENABLE : string := "FALSE";
     PL_EXIT_LOOPBACK_ON_EI_ENTRY : string := "TRUE";
     PL_INFER_EI_DISABLE_LPBK_ACTIVE : string := "TRUE";
     PL_INFER_EI_DISABLE_REC_RC : string := "FALSE";
     PL_INFER_EI_DISABLE_REC_SPD : string := "FALSE";
     PL_LANE0_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE10_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE11_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE12_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE13_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE14_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE15_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE1_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE2_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE3_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE4_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE5_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE6_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE7_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE8_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE9_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LINK_CAP_MAX_LINK_SPEED : std_logic_vector(3 downto 0) := X"4";
     PL_LINK_CAP_MAX_LINK_WIDTH : std_logic_vector(4 downto 0) := "0" & X"8";
     PL_N_FTS : integer := 255;
     PL_QUIESCE_GUARANTEE_DISABLE : string := "FALSE";
     PL_REDO_EQ_SOURCE_SELECT : string := "TRUE";
     PL_REPORT_ALL_PHY_ERRORS : std_logic_vector(7 downto 0) := X"00";
     PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS : std_logic_vector(1 downto 0) := "00";
     PL_RX_ADAPT_TIMER_CLWS_GEN3 : std_logic_vector(3 downto 0) := X"0";
     PL_RX_ADAPT_TIMER_CLWS_GEN4 : std_logic_vector(3 downto 0) := X"0";
     PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS : std_logic_vector(1 downto 0) := "00";
     PL_RX_ADAPT_TIMER_RRL_GEN3 : std_logic_vector(3 downto 0) := X"0";
     PL_RX_ADAPT_TIMER_RRL_GEN4 : std_logic_vector(3 downto 0) := X"0";
     PL_RX_L0S_EXIT_TO_RECOVERY : std_logic_vector(1 downto 0) := "00";
     PL_SIM_FAST_LINK_TRAINING : std_logic_vector(1 downto 0) := "00";
     PL_SRIS_ENABLE : string := "FALSE";
     PL_SRIS_SKPOS_GEN_SPD_VEC : std_logic_vector(6 downto 0) := "000" & X"0";
     PL_SRIS_SKPOS_REC_SPD_VEC : std_logic_vector(6 downto 0) := "000" & X"0";
     PL_UPSTREAM_FACING : string := "TRUE";
     PL_USER_SPARE : std_logic_vector(15 downto 0) := X"0000";
     PM_ASPML0S_TIMEOUT : std_logic_vector(15 downto 0) := X"1500";
     PM_ASPML1_ENTRY_DELAY : std_logic_vector(19 downto 0) := X"003E8";
     PM_ENABLE_L23_ENTRY : string := "FALSE";
     PM_ENABLE_SLOT_POWER_CAPTURE : string := "TRUE";
     PM_L1_REENTRY_DELAY : std_logic_vector(31 downto 0) := X"00000100";
     PM_PME_SERVICE_TIMEOUT_DELAY : std_logic_vector(19 downto 0) := X"00000";
     PM_PME_TURNOFF_ACK_DELAY : std_logic_vector(15 downto 0) := X"0100";
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     SIM_JTAG_IDCODE : std_logic_vector(31 downto 0) := X"00000000";
     SIM_VERSION : string := "1.0";
     SPARE_BIT0 : string := "FALSE";
     SPARE_BIT1 : integer := 0;
     SPARE_BIT2 : integer := 0;
     SPARE_BIT3 : string := "FALSE";
     SPARE_BIT4 : integer := 0;
     SPARE_BIT5 : integer := 0;
     SPARE_BIT6 : integer := 0;
     SPARE_BIT7 : integer := 0;
     SPARE_BIT8 : integer := 0;
     SPARE_BYTE0 : std_logic_vector(7 downto 0) := X"00";
     SPARE_BYTE1 : std_logic_vector(7 downto 0) := X"00";
     SPARE_BYTE2 : std_logic_vector(7 downto 0) := X"00";
     SPARE_BYTE3 : std_logic_vector(7 downto 0) := X"00";
     SPARE_WORD0 : std_logic_vector(31 downto 0) := X"00000000";
     SPARE_WORD1 : std_logic_vector(31 downto 0) := X"00000000";
     SPARE_WORD2 : std_logic_vector(31 downto 0) := X"00000000";
     SPARE_WORD3 : std_logic_vector(31 downto 0) := X"00000000";
     SRIOV_CAP_ENABLE : std_logic_vector(3 downto 0) := X"0";
     TL2CFG_IF_PARITY_CHK : string := "TRUE";
     TL_COMPLETION_RAM_NUM_TLPS : std_logic_vector(1 downto 0) := "00";
     TL_COMPLETION_RAM_SIZE : std_logic_vector(1 downto 0) := "01";
     TL_CREDITS_CD : std_logic_vector(11 downto 0) := X"000";
     TL_CREDITS_CH : std_logic_vector(7 downto 0) := X"00";
     TL_CREDITS_NPD : std_logic_vector(11 downto 0) := X"004";
     TL_CREDITS_NPH : std_logic_vector(7 downto 0) := X"20";
     TL_CREDITS_PD : std_logic_vector(11 downto 0) := X"0E0";
     TL_CREDITS_PH : std_logic_vector(7 downto 0) := X"20";
     TL_FC_UPDATE_MIN_INTERVAL_TIME : std_logic_vector(4 downto 0) := "0" & X"2";
     TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT : std_logic_vector(4 downto 0) := "0" & X"8";
     TL_PF_ENABLE_REG : std_logic_vector(1 downto 0) := "00";
     TL_POSTED_RAM_SIZE : bit := '0';
     TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE : string := "FALSE";
     TL_RX_COMPLETION_TO_RAM_READ_PIPELINE : string := "FALSE";
     TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE : string := "FALSE";
     TL_RX_POSTED_FROM_RAM_READ_PIPELINE : string := "FALSE";
     TL_RX_POSTED_TO_RAM_READ_PIPELINE : string := "FALSE";
     TL_RX_POSTED_TO_RAM_WRITE_PIPELINE : string := "FALSE";
     TL_TX_MUX_STRICT_PRIORITY : string := "TRUE";
     TL_TX_TLP_STRADDLE_ENABLE : string := "FALSE";
     TL_TX_TLP_TERMINATE_PARITY : string := "FALSE";
     TL_USER_SPARE : std_logic_vector(15 downto 0) := X"0000";
     TPH_FROM_RAM_PIPELINE : string := "FALSE";
     TPH_TO_RAM_PIPELINE : string := "FALSE";
     VF0_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     VFG0_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG0_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG0_MSIX_CAP_PBA_BIR : integer := 0;
     VFG0_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VFG0_MSIX_CAP_TABLE_BIR : integer := 0;
     VFG0_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VFG0_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VFG0_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG0_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG0_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VFG1_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG1_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG1_MSIX_CAP_PBA_BIR : integer := 0;
     VFG1_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VFG1_MSIX_CAP_TABLE_BIR : integer := 0;
     VFG1_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VFG1_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VFG1_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG1_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG1_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VFG2_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG2_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG2_MSIX_CAP_PBA_BIR : integer := 0;
     VFG2_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VFG2_MSIX_CAP_TABLE_BIR : integer := 0;
     VFG2_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VFG2_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VFG2_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG2_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG2_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VFG3_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG3_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG3_MSIX_CAP_PBA_BIR : integer := 0;
     VFG3_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VFG3_MSIX_CAP_TABLE_BIR : integer := 0;
     VFG3_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VFG3_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VFG3_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG3_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG3_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000"
  );
  port (
     AXIUSEROUT : out std_logic_vector(7 downto 0);
     CFGBUSNUMBER : out std_logic_vector(7 downto 0);
     CFGCURRENTSPEED : out std_logic_vector(1 downto 0);
     CFGERRCOROUT : out std_ulogic;
     CFGERRFATALOUT : out std_ulogic;
     CFGERRNONFATALOUT : out std_ulogic;
     CFGEXTFUNCTIONNUMBER : out std_logic_vector(7 downto 0);
     CFGEXTREADRECEIVED : out std_ulogic;
     CFGEXTREGISTERNUMBER : out std_logic_vector(9 downto 0);
     CFGEXTWRITEBYTEENABLE : out std_logic_vector(3 downto 0);
     CFGEXTWRITEDATA : out std_logic_vector(31 downto 0);
     CFGEXTWRITERECEIVED : out std_ulogic;
     CFGFCCPLD : out std_logic_vector(11 downto 0);
     CFGFCCPLH : out std_logic_vector(7 downto 0);
     CFGFCNPD : out std_logic_vector(11 downto 0);
     CFGFCNPH : out std_logic_vector(7 downto 0);
     CFGFCPD : out std_logic_vector(11 downto 0);
     CFGFCPH : out std_logic_vector(7 downto 0);
     CFGFLRINPROCESS : out std_logic_vector(3 downto 0);
     CFGFUNCTIONPOWERSTATE : out std_logic_vector(11 downto 0);
     CFGFUNCTIONSTATUS : out std_logic_vector(15 downto 0);
     CFGHOTRESETOUT : out std_ulogic;
     CFGINTERRUPTMSIDATA : out std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIENABLE : out std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIFAIL : out std_ulogic;
     CFGINTERRUPTMSIMASKUPDATE : out std_ulogic;
     CFGINTERRUPTMSIMMENABLE : out std_logic_vector(11 downto 0);
     CFGINTERRUPTMSISENT : out std_ulogic;
     CFGINTERRUPTMSIXENABLE : out std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIXMASK : out std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIXVECPENDINGSTATUS : out std_ulogic;
     CFGINTERRUPTSENT : out std_ulogic;
     CFGLINKPOWERSTATE : out std_logic_vector(1 downto 0);
     CFGLOCALERROROUT : out std_logic_vector(4 downto 0);
     CFGLOCALERRORVALID : out std_ulogic;
     CFGLTRENABLE : out std_ulogic;
     CFGLTSSMSTATE : out std_logic_vector(5 downto 0);
     CFGMAXPAYLOAD : out std_logic_vector(1 downto 0);
     CFGMAXREADREQ : out std_logic_vector(2 downto 0);
     CFGMGMTREADDATA : out std_logic_vector(31 downto 0);
     CFGMGMTREADWRITEDONE : out std_ulogic;
     CFGMSGRECEIVED : out std_ulogic;
     CFGMSGRECEIVEDDATA : out std_logic_vector(7 downto 0);
     CFGMSGRECEIVEDTYPE : out std_logic_vector(4 downto 0);
     CFGMSGTRANSMITDONE : out std_ulogic;
     CFGMSIXRAMADDRESS : out std_logic_vector(12 downto 0);
     CFGMSIXRAMREADENABLE : out std_ulogic;
     CFGMSIXRAMWRITEBYTEENABLE : out std_logic_vector(3 downto 0);
     CFGMSIXRAMWRITEDATA : out std_logic_vector(35 downto 0);
     CFGNEGOTIATEDWIDTH : out std_logic_vector(2 downto 0);
     CFGOBFFENABLE : out std_logic_vector(1 downto 0);
     CFGPHYLINKDOWN : out std_ulogic;
     CFGPHYLINKSTATUS : out std_logic_vector(1 downto 0);
     CFGPLSTATUSCHANGE : out std_ulogic;
     CFGPOWERSTATECHANGEINTERRUPT : out std_ulogic;
     CFGRCBSTATUS : out std_logic_vector(3 downto 0);
     CFGRXPMSTATE : out std_logic_vector(1 downto 0);
     CFGTPHRAMADDRESS : out std_logic_vector(11 downto 0);
     CFGTPHRAMREADENABLE : out std_ulogic;
     CFGTPHRAMWRITEBYTEENABLE : out std_logic_vector(3 downto 0);
     CFGTPHRAMWRITEDATA : out std_logic_vector(35 downto 0);
     CFGTPHREQUESTERENABLE : out std_logic_vector(3 downto 0);
     CFGTPHSTMODE : out std_logic_vector(11 downto 0);
     CFGTXPMSTATE : out std_logic_vector(1 downto 0);
     CONFMCAPDESIGNSWITCH : out std_ulogic;
     CONFMCAPEOS : out std_ulogic;
     CONFMCAPINUSEBYPCIE : out std_ulogic;
     CONFREQREADY : out std_ulogic;
     CONFRESPRDATA : out std_logic_vector(31 downto 0);
     CONFRESPVALID : out std_ulogic;
     DBGCTRL0OUT : out std_logic_vector(31 downto 0);
     DBGCTRL1OUT : out std_logic_vector(31 downto 0);
     DBGDATA0OUT : out std_logic_vector(255 downto 0);
     DBGDATA1OUT : out std_logic_vector(255 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     MAXISCQTDATA : out std_logic_vector(255 downto 0);
     MAXISCQTKEEP : out std_logic_vector(7 downto 0);
     MAXISCQTLAST : out std_ulogic;
     MAXISCQTUSER : out std_logic_vector(87 downto 0);
     MAXISCQTVALID : out std_ulogic;
     MAXISRCTDATA : out std_logic_vector(255 downto 0);
     MAXISRCTKEEP : out std_logic_vector(7 downto 0);
     MAXISRCTLAST : out std_ulogic;
     MAXISRCTUSER : out std_logic_vector(74 downto 0);
     MAXISRCTVALID : out std_ulogic;
     MIREPLAYRAMADDRESS0 : out std_logic_vector(8 downto 0);
     MIREPLAYRAMADDRESS1 : out std_logic_vector(8 downto 0);
     MIREPLAYRAMREADENABLE0 : out std_ulogic;
     MIREPLAYRAMREADENABLE1 : out std_ulogic;
     MIREPLAYRAMWRITEDATA0 : out std_logic_vector(127 downto 0);
     MIREPLAYRAMWRITEDATA1 : out std_logic_vector(127 downto 0);
     MIREPLAYRAMWRITEENABLE0 : out std_ulogic;
     MIREPLAYRAMWRITEENABLE1 : out std_ulogic;
     MIRXCOMPLETIONRAMREADADDRESS0 : out std_logic_vector(8 downto 0);
     MIRXCOMPLETIONRAMREADADDRESS1 : out std_logic_vector(8 downto 0);
     MIRXCOMPLETIONRAMREADENABLE0 : out std_logic_vector(1 downto 0);
     MIRXCOMPLETIONRAMREADENABLE1 : out std_logic_vector(1 downto 0);
     MIRXCOMPLETIONRAMWRITEADDRESS0 : out std_logic_vector(8 downto 0);
     MIRXCOMPLETIONRAMWRITEADDRESS1 : out std_logic_vector(8 downto 0);
     MIRXCOMPLETIONRAMWRITEDATA0 : out std_logic_vector(143 downto 0);
     MIRXCOMPLETIONRAMWRITEDATA1 : out std_logic_vector(143 downto 0);
     MIRXCOMPLETIONRAMWRITEENABLE0 : out std_logic_vector(1 downto 0);
     MIRXCOMPLETIONRAMWRITEENABLE1 : out std_logic_vector(1 downto 0);
     MIRXPOSTEDREQUESTRAMREADADDRESS0 : out std_logic_vector(8 downto 0);
     MIRXPOSTEDREQUESTRAMREADADDRESS1 : out std_logic_vector(8 downto 0);
     MIRXPOSTEDREQUESTRAMREADENABLE0 : out std_ulogic;
     MIRXPOSTEDREQUESTRAMREADENABLE1 : out std_ulogic;
     MIRXPOSTEDREQUESTRAMWRITEADDRESS0 : out std_logic_vector(8 downto 0);
     MIRXPOSTEDREQUESTRAMWRITEADDRESS1 : out std_logic_vector(8 downto 0);
     MIRXPOSTEDREQUESTRAMWRITEDATA0 : out std_logic_vector(143 downto 0);
     MIRXPOSTEDREQUESTRAMWRITEDATA1 : out std_logic_vector(143 downto 0);
     MIRXPOSTEDREQUESTRAMWRITEENABLE0 : out std_ulogic;
     MIRXPOSTEDREQUESTRAMWRITEENABLE1 : out std_ulogic;
     PCIECQNPREQCOUNT : out std_logic_vector(5 downto 0);
     PCIEPERST0B : out std_ulogic;
     PCIEPERST1B : out std_ulogic;
     PCIERQSEQNUM0 : out std_logic_vector(5 downto 0);
     PCIERQSEQNUM1 : out std_logic_vector(5 downto 0);
     PCIERQSEQNUMVLD0 : out std_ulogic;
     PCIERQSEQNUMVLD1 : out std_ulogic;
     PCIERQTAG0 : out std_logic_vector(7 downto 0);
     PCIERQTAG1 : out std_logic_vector(7 downto 0);
     PCIERQTAGAV : out std_logic_vector(3 downto 0);
     PCIERQTAGVLD0 : out std_ulogic;
     PCIERQTAGVLD1 : out std_ulogic;
     PCIETFCNPDAV : out std_logic_vector(3 downto 0);
     PCIETFCNPHAV : out std_logic_vector(3 downto 0);
     PIPERX00EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX00POLARITY : out std_ulogic;
     PIPERX01EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX01POLARITY : out std_ulogic;
     PIPERX02EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX02POLARITY : out std_ulogic;
     PIPERX03EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX03POLARITY : out std_ulogic;
     PIPERX04EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX04POLARITY : out std_ulogic;
     PIPERX05EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX05POLARITY : out std_ulogic;
     PIPERX06EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX06POLARITY : out std_ulogic;
     PIPERX07EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX07POLARITY : out std_ulogic;
     PIPERX08EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX08POLARITY : out std_ulogic;
     PIPERX09EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX09POLARITY : out std_ulogic;
     PIPERX10EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX10POLARITY : out std_ulogic;
     PIPERX11EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX11POLARITY : out std_ulogic;
     PIPERX12EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX12POLARITY : out std_ulogic;
     PIPERX13EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX13POLARITY : out std_ulogic;
     PIPERX14EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX14POLARITY : out std_ulogic;
     PIPERX15EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX15POLARITY : out std_ulogic;
     PIPERXEQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERXEQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPETX00CHARISK : out std_logic_vector(1 downto 0);
     PIPETX00COMPLIANCE : out std_ulogic;
     PIPETX00DATA : out std_logic_vector(31 downto 0);
     PIPETX00DATAVALID : out std_ulogic;
     PIPETX00ELECIDLE : out std_ulogic;
     PIPETX00EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX00EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX00POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX00STARTBLOCK : out std_ulogic;
     PIPETX00SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX01CHARISK : out std_logic_vector(1 downto 0);
     PIPETX01COMPLIANCE : out std_ulogic;
     PIPETX01DATA : out std_logic_vector(31 downto 0);
     PIPETX01DATAVALID : out std_ulogic;
     PIPETX01ELECIDLE : out std_ulogic;
     PIPETX01EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX01EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX01POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX01STARTBLOCK : out std_ulogic;
     PIPETX01SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX02CHARISK : out std_logic_vector(1 downto 0);
     PIPETX02COMPLIANCE : out std_ulogic;
     PIPETX02DATA : out std_logic_vector(31 downto 0);
     PIPETX02DATAVALID : out std_ulogic;
     PIPETX02ELECIDLE : out std_ulogic;
     PIPETX02EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX02EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX02POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX02STARTBLOCK : out std_ulogic;
     PIPETX02SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX03CHARISK : out std_logic_vector(1 downto 0);
     PIPETX03COMPLIANCE : out std_ulogic;
     PIPETX03DATA : out std_logic_vector(31 downto 0);
     PIPETX03DATAVALID : out std_ulogic;
     PIPETX03ELECIDLE : out std_ulogic;
     PIPETX03EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX03EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX03POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX03STARTBLOCK : out std_ulogic;
     PIPETX03SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX04CHARISK : out std_logic_vector(1 downto 0);
     PIPETX04COMPLIANCE : out std_ulogic;
     PIPETX04DATA : out std_logic_vector(31 downto 0);
     PIPETX04DATAVALID : out std_ulogic;
     PIPETX04ELECIDLE : out std_ulogic;
     PIPETX04EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX04EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX04POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX04STARTBLOCK : out std_ulogic;
     PIPETX04SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX05CHARISK : out std_logic_vector(1 downto 0);
     PIPETX05COMPLIANCE : out std_ulogic;
     PIPETX05DATA : out std_logic_vector(31 downto 0);
     PIPETX05DATAVALID : out std_ulogic;
     PIPETX05ELECIDLE : out std_ulogic;
     PIPETX05EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX05EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX05POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX05STARTBLOCK : out std_ulogic;
     PIPETX05SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX06CHARISK : out std_logic_vector(1 downto 0);
     PIPETX06COMPLIANCE : out std_ulogic;
     PIPETX06DATA : out std_logic_vector(31 downto 0);
     PIPETX06DATAVALID : out std_ulogic;
     PIPETX06ELECIDLE : out std_ulogic;
     PIPETX06EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX06EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX06POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX06STARTBLOCK : out std_ulogic;
     PIPETX06SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX07CHARISK : out std_logic_vector(1 downto 0);
     PIPETX07COMPLIANCE : out std_ulogic;
     PIPETX07DATA : out std_logic_vector(31 downto 0);
     PIPETX07DATAVALID : out std_ulogic;
     PIPETX07ELECIDLE : out std_ulogic;
     PIPETX07EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX07EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX07POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX07STARTBLOCK : out std_ulogic;
     PIPETX07SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX08CHARISK : out std_logic_vector(1 downto 0);
     PIPETX08COMPLIANCE : out std_ulogic;
     PIPETX08DATA : out std_logic_vector(31 downto 0);
     PIPETX08DATAVALID : out std_ulogic;
     PIPETX08ELECIDLE : out std_ulogic;
     PIPETX08EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX08EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX08POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX08STARTBLOCK : out std_ulogic;
     PIPETX08SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX09CHARISK : out std_logic_vector(1 downto 0);
     PIPETX09COMPLIANCE : out std_ulogic;
     PIPETX09DATA : out std_logic_vector(31 downto 0);
     PIPETX09DATAVALID : out std_ulogic;
     PIPETX09ELECIDLE : out std_ulogic;
     PIPETX09EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX09EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX09POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX09STARTBLOCK : out std_ulogic;
     PIPETX09SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX10CHARISK : out std_logic_vector(1 downto 0);
     PIPETX10COMPLIANCE : out std_ulogic;
     PIPETX10DATA : out std_logic_vector(31 downto 0);
     PIPETX10DATAVALID : out std_ulogic;
     PIPETX10ELECIDLE : out std_ulogic;
     PIPETX10EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX10EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX10POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX10STARTBLOCK : out std_ulogic;
     PIPETX10SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX11CHARISK : out std_logic_vector(1 downto 0);
     PIPETX11COMPLIANCE : out std_ulogic;
     PIPETX11DATA : out std_logic_vector(31 downto 0);
     PIPETX11DATAVALID : out std_ulogic;
     PIPETX11ELECIDLE : out std_ulogic;
     PIPETX11EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX11EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX11POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX11STARTBLOCK : out std_ulogic;
     PIPETX11SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX12CHARISK : out std_logic_vector(1 downto 0);
     PIPETX12COMPLIANCE : out std_ulogic;
     PIPETX12DATA : out std_logic_vector(31 downto 0);
     PIPETX12DATAVALID : out std_ulogic;
     PIPETX12ELECIDLE : out std_ulogic;
     PIPETX12EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX12EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX12POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX12STARTBLOCK : out std_ulogic;
     PIPETX12SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX13CHARISK : out std_logic_vector(1 downto 0);
     PIPETX13COMPLIANCE : out std_ulogic;
     PIPETX13DATA : out std_logic_vector(31 downto 0);
     PIPETX13DATAVALID : out std_ulogic;
     PIPETX13ELECIDLE : out std_ulogic;
     PIPETX13EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX13EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX13POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX13STARTBLOCK : out std_ulogic;
     PIPETX13SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX14CHARISK : out std_logic_vector(1 downto 0);
     PIPETX14COMPLIANCE : out std_ulogic;
     PIPETX14DATA : out std_logic_vector(31 downto 0);
     PIPETX14DATAVALID : out std_ulogic;
     PIPETX14ELECIDLE : out std_ulogic;
     PIPETX14EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX14EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX14POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX14STARTBLOCK : out std_ulogic;
     PIPETX14SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX15CHARISK : out std_logic_vector(1 downto 0);
     PIPETX15COMPLIANCE : out std_ulogic;
     PIPETX15DATA : out std_logic_vector(31 downto 0);
     PIPETX15DATAVALID : out std_ulogic;
     PIPETX15ELECIDLE : out std_ulogic;
     PIPETX15EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX15EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX15POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX15STARTBLOCK : out std_ulogic;
     PIPETX15SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETXDEEMPH : out std_ulogic;
     PIPETXMARGIN : out std_logic_vector(2 downto 0);
     PIPETXRATE : out std_logic_vector(1 downto 0);
     PIPETXRCVRDET : out std_ulogic;
     PIPETXRESET : out std_ulogic;
     PIPETXSWING : out std_ulogic;
     PLEQINPROGRESS : out std_ulogic;
     PLEQPHASE : out std_logic_vector(1 downto 0);
     PLGEN34EQMISMATCH : out std_ulogic;
     SAXISCCTREADY : out std_logic_vector(3 downto 0);
     SAXISRQTREADY : out std_logic_vector(3 downto 0);
     USERSPAREOUT : out std_logic_vector(31 downto 0);
     AXIUSERIN : in std_logic_vector(7 downto 0);
     CFGCONFIGSPACEENABLE : in std_ulogic;
     CFGDEVIDPF0 : in std_logic_vector(15 downto 0);
     CFGDEVIDPF1 : in std_logic_vector(15 downto 0);
     CFGDEVIDPF2 : in std_logic_vector(15 downto 0);
     CFGDEVIDPF3 : in std_logic_vector(15 downto 0);
     CFGDSBUSNUMBER : in std_logic_vector(7 downto 0);
     CFGDSDEVICENUMBER : in std_logic_vector(4 downto 0);
     CFGDSFUNCTIONNUMBER : in std_logic_vector(2 downto 0);
     CFGDSN : in std_logic_vector(63 downto 0);
     CFGDSPORTNUMBER : in std_logic_vector(7 downto 0);
     CFGERRCORIN : in std_ulogic;
     CFGERRUNCORIN : in std_ulogic;
     CFGEXTREADDATA : in std_logic_vector(31 downto 0);
     CFGEXTREADDATAVALID : in std_ulogic;
     CFGFCSEL : in std_logic_vector(2 downto 0);
     CFGFLRDONE : in std_logic_vector(3 downto 0);
     CFGHOTRESETIN : in std_ulogic;
     CFGINTERRUPTINT : in std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIATTR : in std_logic_vector(2 downto 0);
     CFGINTERRUPTMSIFUNCTIONNUMBER : in std_logic_vector(7 downto 0);
     CFGINTERRUPTMSIINT : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIPENDINGSTATUS : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE : in std_ulogic;
     CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM : in std_logic_vector(1 downto 0);
     CFGINTERRUPTMSISELECT : in std_logic_vector(1 downto 0);
     CFGINTERRUPTMSITPHPRESENT : in std_ulogic;
     CFGINTERRUPTMSITPHSTTAG : in std_logic_vector(7 downto 0);
     CFGINTERRUPTMSITPHTYPE : in std_logic_vector(1 downto 0);
     CFGINTERRUPTMSIXADDRESS : in std_logic_vector(63 downto 0);
     CFGINTERRUPTMSIXDATA : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIXINT : in std_ulogic;
     CFGINTERRUPTMSIXVECPENDING : in std_logic_vector(1 downto 0);
     CFGINTERRUPTPENDING : in std_logic_vector(3 downto 0);
     CFGLINKTRAININGENABLE : in std_ulogic;
     CFGMGMTADDR : in std_logic_vector(9 downto 0);
     CFGMGMTBYTEENABLE : in std_logic_vector(3 downto 0);
     CFGMGMTDEBUGACCESS : in std_ulogic;
     CFGMGMTFUNCTIONNUMBER : in std_logic_vector(7 downto 0);
     CFGMGMTREAD : in std_ulogic;
     CFGMGMTWRITE : in std_ulogic;
     CFGMGMTWRITEDATA : in std_logic_vector(31 downto 0);
     CFGMSGTRANSMIT : in std_ulogic;
     CFGMSGTRANSMITDATA : in std_logic_vector(31 downto 0);
     CFGMSGTRANSMITTYPE : in std_logic_vector(2 downto 0);
     CFGMSIXRAMREADDATA : in std_logic_vector(35 downto 0);
     CFGPMASPML1ENTRYREJECT : in std_ulogic;
     CFGPMASPMTXL0SENTRYDISABLE : in std_ulogic;
     CFGPOWERSTATECHANGEACK : in std_ulogic;
     CFGREQPMTRANSITIONL23READY : in std_ulogic;
     CFGREVIDPF0 : in std_logic_vector(7 downto 0);
     CFGREVIDPF1 : in std_logic_vector(7 downto 0);
     CFGREVIDPF2 : in std_logic_vector(7 downto 0);
     CFGREVIDPF3 : in std_logic_vector(7 downto 0);
     CFGSUBSYSIDPF0 : in std_logic_vector(15 downto 0);
     CFGSUBSYSIDPF1 : in std_logic_vector(15 downto 0);
     CFGSUBSYSIDPF2 : in std_logic_vector(15 downto 0);
     CFGSUBSYSIDPF3 : in std_logic_vector(15 downto 0);
     CFGSUBSYSVENDID : in std_logic_vector(15 downto 0);
     CFGTPHRAMREADDATA : in std_logic_vector(35 downto 0);
     CFGVENDID : in std_logic_vector(15 downto 0);
     CFGVFFLRDONE : in std_ulogic;
     CFGVFFLRFUNCNUM : in std_logic_vector(7 downto 0);
     CONFMCAPREQUESTBYCONF : in std_ulogic;
     CONFREQDATA : in std_logic_vector(31 downto 0);
     CONFREQREGNUM : in std_logic_vector(3 downto 0);
     CONFREQTYPE : in std_logic_vector(1 downto 0);
     CONFREQVALID : in std_ulogic;
     CORECLK : in std_ulogic;
     CORECLKMIREPLAYRAM0 : in std_ulogic;
     CORECLKMIREPLAYRAM1 : in std_ulogic;
     CORECLKMIRXCOMPLETIONRAM0 : in std_ulogic;
     CORECLKMIRXCOMPLETIONRAM1 : in std_ulogic;
     CORECLKMIRXPOSTEDREQUESTRAM0 : in std_ulogic;
     CORECLKMIRXPOSTEDREQUESTRAM1 : in std_ulogic;
     DBGSEL0 : in std_logic_vector(5 downto 0);
     DBGSEL1 : in std_logic_vector(5 downto 0);
     DRPADDR : in std_logic_vector(9 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     MAXISCQTREADY : in std_logic_vector(21 downto 0);
     MAXISRCTREADY : in std_logic_vector(21 downto 0);
     MCAPCLK : in std_ulogic;
     MCAPPERST0B : in std_ulogic;
     MCAPPERST1B : in std_ulogic;
     MGMTRESETN : in std_ulogic;
     MGMTSTICKYRESETN : in std_ulogic;
     MIREPLAYRAMERRCOR : in std_logic_vector(5 downto 0);
     MIREPLAYRAMERRUNCOR : in std_logic_vector(5 downto 0);
     MIREPLAYRAMREADDATA0 : in std_logic_vector(127 downto 0);
     MIREPLAYRAMREADDATA1 : in std_logic_vector(127 downto 0);
     MIRXCOMPLETIONRAMERRCOR : in std_logic_vector(11 downto 0);
     MIRXCOMPLETIONRAMERRUNCOR : in std_logic_vector(11 downto 0);
     MIRXCOMPLETIONRAMREADDATA0 : in std_logic_vector(143 downto 0);
     MIRXCOMPLETIONRAMREADDATA1 : in std_logic_vector(143 downto 0);
     MIRXPOSTEDREQUESTRAMERRCOR : in std_logic_vector(5 downto 0);
     MIRXPOSTEDREQUESTRAMERRUNCOR : in std_logic_vector(5 downto 0);
     MIRXPOSTEDREQUESTRAMREADDATA0 : in std_logic_vector(143 downto 0);
     MIRXPOSTEDREQUESTRAMREADDATA1 : in std_logic_vector(143 downto 0);
     PCIECOMPLDELIVERED : in std_logic_vector(1 downto 0);
     PCIECOMPLDELIVEREDTAG0 : in std_logic_vector(7 downto 0);
     PCIECOMPLDELIVEREDTAG1 : in std_logic_vector(7 downto 0);
     PCIECQNPREQ : in std_logic_vector(1 downto 0);
     PCIECQNPUSERCREDITRCVD : in std_ulogic;
     PCIECQPIPELINEEMPTY : in std_ulogic;
     PCIEPOSTEDREQDELIVERED : in std_ulogic;
     PIPECLK : in std_ulogic;
     PIPECLKEN : in std_ulogic;
     PIPEEQFS : in std_logic_vector(5 downto 0);
     PIPEEQLF : in std_logic_vector(5 downto 0);
     PIPERESETN : in std_ulogic;
     PIPERX00CHARISK : in std_logic_vector(1 downto 0);
     PIPERX00DATA : in std_logic_vector(31 downto 0);
     PIPERX00DATAVALID : in std_ulogic;
     PIPERX00ELECIDLE : in std_ulogic;
     PIPERX00EQDONE : in std_ulogic;
     PIPERX00EQLPADAPTDONE : in std_ulogic;
     PIPERX00EQLPLFFSSEL : in std_ulogic;
     PIPERX00EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX00PHYSTATUS : in std_ulogic;
     PIPERX00STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX00STATUS : in std_logic_vector(2 downto 0);
     PIPERX00SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX00VALID : in std_ulogic;
     PIPERX01CHARISK : in std_logic_vector(1 downto 0);
     PIPERX01DATA : in std_logic_vector(31 downto 0);
     PIPERX01DATAVALID : in std_ulogic;
     PIPERX01ELECIDLE : in std_ulogic;
     PIPERX01EQDONE : in std_ulogic;
     PIPERX01EQLPADAPTDONE : in std_ulogic;
     PIPERX01EQLPLFFSSEL : in std_ulogic;
     PIPERX01EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX01PHYSTATUS : in std_ulogic;
     PIPERX01STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX01STATUS : in std_logic_vector(2 downto 0);
     PIPERX01SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX01VALID : in std_ulogic;
     PIPERX02CHARISK : in std_logic_vector(1 downto 0);
     PIPERX02DATA : in std_logic_vector(31 downto 0);
     PIPERX02DATAVALID : in std_ulogic;
     PIPERX02ELECIDLE : in std_ulogic;
     PIPERX02EQDONE : in std_ulogic;
     PIPERX02EQLPADAPTDONE : in std_ulogic;
     PIPERX02EQLPLFFSSEL : in std_ulogic;
     PIPERX02EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX02PHYSTATUS : in std_ulogic;
     PIPERX02STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX02STATUS : in std_logic_vector(2 downto 0);
     PIPERX02SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX02VALID : in std_ulogic;
     PIPERX03CHARISK : in std_logic_vector(1 downto 0);
     PIPERX03DATA : in std_logic_vector(31 downto 0);
     PIPERX03DATAVALID : in std_ulogic;
     PIPERX03ELECIDLE : in std_ulogic;
     PIPERX03EQDONE : in std_ulogic;
     PIPERX03EQLPADAPTDONE : in std_ulogic;
     PIPERX03EQLPLFFSSEL : in std_ulogic;
     PIPERX03EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX03PHYSTATUS : in std_ulogic;
     PIPERX03STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX03STATUS : in std_logic_vector(2 downto 0);
     PIPERX03SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX03VALID : in std_ulogic;
     PIPERX04CHARISK : in std_logic_vector(1 downto 0);
     PIPERX04DATA : in std_logic_vector(31 downto 0);
     PIPERX04DATAVALID : in std_ulogic;
     PIPERX04ELECIDLE : in std_ulogic;
     PIPERX04EQDONE : in std_ulogic;
     PIPERX04EQLPADAPTDONE : in std_ulogic;
     PIPERX04EQLPLFFSSEL : in std_ulogic;
     PIPERX04EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX04PHYSTATUS : in std_ulogic;
     PIPERX04STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX04STATUS : in std_logic_vector(2 downto 0);
     PIPERX04SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX04VALID : in std_ulogic;
     PIPERX05CHARISK : in std_logic_vector(1 downto 0);
     PIPERX05DATA : in std_logic_vector(31 downto 0);
     PIPERX05DATAVALID : in std_ulogic;
     PIPERX05ELECIDLE : in std_ulogic;
     PIPERX05EQDONE : in std_ulogic;
     PIPERX05EQLPADAPTDONE : in std_ulogic;
     PIPERX05EQLPLFFSSEL : in std_ulogic;
     PIPERX05EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX05PHYSTATUS : in std_ulogic;
     PIPERX05STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX05STATUS : in std_logic_vector(2 downto 0);
     PIPERX05SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX05VALID : in std_ulogic;
     PIPERX06CHARISK : in std_logic_vector(1 downto 0);
     PIPERX06DATA : in std_logic_vector(31 downto 0);
     PIPERX06DATAVALID : in std_ulogic;
     PIPERX06ELECIDLE : in std_ulogic;
     PIPERX06EQDONE : in std_ulogic;
     PIPERX06EQLPADAPTDONE : in std_ulogic;
     PIPERX06EQLPLFFSSEL : in std_ulogic;
     PIPERX06EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX06PHYSTATUS : in std_ulogic;
     PIPERX06STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX06STATUS : in std_logic_vector(2 downto 0);
     PIPERX06SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX06VALID : in std_ulogic;
     PIPERX07CHARISK : in std_logic_vector(1 downto 0);
     PIPERX07DATA : in std_logic_vector(31 downto 0);
     PIPERX07DATAVALID : in std_ulogic;
     PIPERX07ELECIDLE : in std_ulogic;
     PIPERX07EQDONE : in std_ulogic;
     PIPERX07EQLPADAPTDONE : in std_ulogic;
     PIPERX07EQLPLFFSSEL : in std_ulogic;
     PIPERX07EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX07PHYSTATUS : in std_ulogic;
     PIPERX07STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX07STATUS : in std_logic_vector(2 downto 0);
     PIPERX07SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX07VALID : in std_ulogic;
     PIPERX08CHARISK : in std_logic_vector(1 downto 0);
     PIPERX08DATA : in std_logic_vector(31 downto 0);
     PIPERX08DATAVALID : in std_ulogic;
     PIPERX08ELECIDLE : in std_ulogic;
     PIPERX08EQDONE : in std_ulogic;
     PIPERX08EQLPADAPTDONE : in std_ulogic;
     PIPERX08EQLPLFFSSEL : in std_ulogic;
     PIPERX08EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX08PHYSTATUS : in std_ulogic;
     PIPERX08STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX08STATUS : in std_logic_vector(2 downto 0);
     PIPERX08SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX08VALID : in std_ulogic;
     PIPERX09CHARISK : in std_logic_vector(1 downto 0);
     PIPERX09DATA : in std_logic_vector(31 downto 0);
     PIPERX09DATAVALID : in std_ulogic;
     PIPERX09ELECIDLE : in std_ulogic;
     PIPERX09EQDONE : in std_ulogic;
     PIPERX09EQLPADAPTDONE : in std_ulogic;
     PIPERX09EQLPLFFSSEL : in std_ulogic;
     PIPERX09EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX09PHYSTATUS : in std_ulogic;
     PIPERX09STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX09STATUS : in std_logic_vector(2 downto 0);
     PIPERX09SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX09VALID : in std_ulogic;
     PIPERX10CHARISK : in std_logic_vector(1 downto 0);
     PIPERX10DATA : in std_logic_vector(31 downto 0);
     PIPERX10DATAVALID : in std_ulogic;
     PIPERX10ELECIDLE : in std_ulogic;
     PIPERX10EQDONE : in std_ulogic;
     PIPERX10EQLPADAPTDONE : in std_ulogic;
     PIPERX10EQLPLFFSSEL : in std_ulogic;
     PIPERX10EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX10PHYSTATUS : in std_ulogic;
     PIPERX10STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX10STATUS : in std_logic_vector(2 downto 0);
     PIPERX10SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX10VALID : in std_ulogic;
     PIPERX11CHARISK : in std_logic_vector(1 downto 0);
     PIPERX11DATA : in std_logic_vector(31 downto 0);
     PIPERX11DATAVALID : in std_ulogic;
     PIPERX11ELECIDLE : in std_ulogic;
     PIPERX11EQDONE : in std_ulogic;
     PIPERX11EQLPADAPTDONE : in std_ulogic;
     PIPERX11EQLPLFFSSEL : in std_ulogic;
     PIPERX11EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX11PHYSTATUS : in std_ulogic;
     PIPERX11STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX11STATUS : in std_logic_vector(2 downto 0);
     PIPERX11SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX11VALID : in std_ulogic;
     PIPERX12CHARISK : in std_logic_vector(1 downto 0);
     PIPERX12DATA : in std_logic_vector(31 downto 0);
     PIPERX12DATAVALID : in std_ulogic;
     PIPERX12ELECIDLE : in std_ulogic;
     PIPERX12EQDONE : in std_ulogic;
     PIPERX12EQLPADAPTDONE : in std_ulogic;
     PIPERX12EQLPLFFSSEL : in std_ulogic;
     PIPERX12EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX12PHYSTATUS : in std_ulogic;
     PIPERX12STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX12STATUS : in std_logic_vector(2 downto 0);
     PIPERX12SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX12VALID : in std_ulogic;
     PIPERX13CHARISK : in std_logic_vector(1 downto 0);
     PIPERX13DATA : in std_logic_vector(31 downto 0);
     PIPERX13DATAVALID : in std_ulogic;
     PIPERX13ELECIDLE : in std_ulogic;
     PIPERX13EQDONE : in std_ulogic;
     PIPERX13EQLPADAPTDONE : in std_ulogic;
     PIPERX13EQLPLFFSSEL : in std_ulogic;
     PIPERX13EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX13PHYSTATUS : in std_ulogic;
     PIPERX13STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX13STATUS : in std_logic_vector(2 downto 0);
     PIPERX13SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX13VALID : in std_ulogic;
     PIPERX14CHARISK : in std_logic_vector(1 downto 0);
     PIPERX14DATA : in std_logic_vector(31 downto 0);
     PIPERX14DATAVALID : in std_ulogic;
     PIPERX14ELECIDLE : in std_ulogic;
     PIPERX14EQDONE : in std_ulogic;
     PIPERX14EQLPADAPTDONE : in std_ulogic;
     PIPERX14EQLPLFFSSEL : in std_ulogic;
     PIPERX14EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX14PHYSTATUS : in std_ulogic;
     PIPERX14STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX14STATUS : in std_logic_vector(2 downto 0);
     PIPERX14SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX14VALID : in std_ulogic;
     PIPERX15CHARISK : in std_logic_vector(1 downto 0);
     PIPERX15DATA : in std_logic_vector(31 downto 0);
     PIPERX15DATAVALID : in std_ulogic;
     PIPERX15ELECIDLE : in std_ulogic;
     PIPERX15EQDONE : in std_ulogic;
     PIPERX15EQLPADAPTDONE : in std_ulogic;
     PIPERX15EQLPLFFSSEL : in std_ulogic;
     PIPERX15EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX15PHYSTATUS : in std_ulogic;
     PIPERX15STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX15STATUS : in std_logic_vector(2 downto 0);
     PIPERX15SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX15VALID : in std_ulogic;
     PIPETX00EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX00EQDONE : in std_ulogic;
     PIPETX01EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX01EQDONE : in std_ulogic;
     PIPETX02EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX02EQDONE : in std_ulogic;
     PIPETX03EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX03EQDONE : in std_ulogic;
     PIPETX04EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX04EQDONE : in std_ulogic;
     PIPETX05EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX05EQDONE : in std_ulogic;
     PIPETX06EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX06EQDONE : in std_ulogic;
     PIPETX07EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX07EQDONE : in std_ulogic;
     PIPETX08EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX08EQDONE : in std_ulogic;
     PIPETX09EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX09EQDONE : in std_ulogic;
     PIPETX10EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX10EQDONE : in std_ulogic;
     PIPETX11EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX11EQDONE : in std_ulogic;
     PIPETX12EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX12EQDONE : in std_ulogic;
     PIPETX13EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX13EQDONE : in std_ulogic;
     PIPETX14EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX14EQDONE : in std_ulogic;
     PIPETX15EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX15EQDONE : in std_ulogic;
     PLEQRESETEIEOSCOUNT : in std_ulogic;
     PLGEN2UPSTREAMPREFERDEEMPH : in std_ulogic;
     PLGEN34REDOEQSPEED : in std_ulogic;
     PLGEN34REDOEQUALIZATION : in std_ulogic;
     RESETN : in std_ulogic;
     SAXISCCTDATA : in std_logic_vector(255 downto 0);
     SAXISCCTKEEP : in std_logic_vector(7 downto 0);
     SAXISCCTLAST : in std_ulogic;
     SAXISCCTUSER : in std_logic_vector(32 downto 0);
     SAXISCCTVALID : in std_ulogic;
     SAXISRQTDATA : in std_logic_vector(255 downto 0);
     SAXISRQTKEEP : in std_logic_vector(7 downto 0);
     SAXISRQTLAST : in std_ulogic;
     SAXISRQTUSER : in std_logic_vector(61 downto 0);
     SAXISRQTVALID : in std_ulogic;
     USERCLK : in std_ulogic;
     USERCLK2 : in std_ulogic;
     USERCLKEN : in std_ulogic;
     USERSPAREIN : in std_logic_vector(31 downto 0)
  );
end component;
attribute BOX_TYPE of
  PCIE40E4 : component is "PRIMITIVE";

----- component PCIE4CE4 -----
component PCIE4CE4
  generic (
     ARI_CAP_ENABLE : string := "FALSE";
     AUTO_FLR_RESPONSE : string := "FALSE";
     AXISTEN_IF_CCIX_RX_CREDIT_LIMIT : std_logic_vector(7 downto 0) := X"08";
     AXISTEN_IF_CCIX_TX_CREDIT_LIMIT : std_logic_vector(7 downto 0) := X"08";
     AXISTEN_IF_CCIX_TX_REGISTERED_TREADY : string := "FALSE";
     AXISTEN_IF_CC_ALIGNMENT_MODE : std_logic_vector(1 downto 0) := "00";
     AXISTEN_IF_COMPL_TIMEOUT_REG0 : std_logic_vector(23 downto 0) := X"BEBC20";
     AXISTEN_IF_COMPL_TIMEOUT_REG1 : std_logic_vector(27 downto 0) := X"2FAF080";
     AXISTEN_IF_CQ_ALIGNMENT_MODE : std_logic_vector(1 downto 0) := "00";
     AXISTEN_IF_CQ_EN_POISONED_MEM_WR : string := "FALSE";
     AXISTEN_IF_ENABLE_256_TAGS : string := "FALSE";
     AXISTEN_IF_ENABLE_CLIENT_TAG : string := "FALSE";
     AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE : string := "FALSE";
     AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK : string := "TRUE";
     AXISTEN_IF_ENABLE_MSG_ROUTE : std_logic_vector(17 downto 0) := "00" & X"0000";
     AXISTEN_IF_ENABLE_RX_MSG_INTFC : string := "FALSE";
     AXISTEN_IF_EXT_512 : string := "FALSE";
     AXISTEN_IF_EXT_512_CC_STRADDLE : string := "FALSE";
     AXISTEN_IF_EXT_512_CQ_STRADDLE : string := "FALSE";
     AXISTEN_IF_EXT_512_RC_STRADDLE : string := "FALSE";
     AXISTEN_IF_EXT_512_RQ_STRADDLE : string := "FALSE";
     AXISTEN_IF_LEGACY_MODE_ENABLE : string := "FALSE";
     AXISTEN_IF_MSIX_FROM_RAM_PIPELINE : string := "FALSE";
     AXISTEN_IF_MSIX_RX_PARITY_EN : string := "TRUE";
     AXISTEN_IF_MSIX_TO_RAM_PIPELINE : string := "FALSE";
     AXISTEN_IF_RC_ALIGNMENT_MODE : std_logic_vector(1 downto 0) := "00";
     AXISTEN_IF_RC_STRADDLE : string := "FALSE";
     AXISTEN_IF_RQ_ALIGNMENT_MODE : std_logic_vector(1 downto 0) := "00";
     AXISTEN_IF_RX_PARITY_EN : string := "TRUE";
     AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT : string := "FALSE";
     AXISTEN_IF_TX_PARITY_EN : string := "TRUE";
     AXISTEN_IF_WIDTH : std_logic_vector(1 downto 0) := "10";
     CCIX_DIRECT_ATTACH_MODE : string := "FALSE";
     CCIX_ENABLE : string := "FALSE";
     CCIX_VENDOR_ID : std_logic_vector(15 downto 0) := X"0000";
     CFG_BYPASS_MODE_ENABLE : string := "FALSE";
     CRM_CORE_CLK_FREQ_500 : string := "TRUE";
     CRM_USER_CLK_FREQ : std_logic_vector(1 downto 0) := "10";
     DEBUG_AXI4ST_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DEBUG_AXIST_DISABLE_FEATURE_BIT : std_logic_vector(7 downto 0) := X"00";
     DEBUG_CAR_SPARE : std_logic_vector(3 downto 0) := X"0";
     DEBUG_CFG_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DEBUG_LL_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR : string := "FALSE";
     DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR : string := "FALSE";
     DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR : string := "FALSE";
     DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL : string := "FALSE";
     DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW : string := "FALSE";
     DEBUG_PL_DISABLE_SCRAMBLING : string := "FALSE";
     DEBUG_PL_SIM_RESET_LFSR : string := "FALSE";
     DEBUG_PL_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DEBUG_TL_DISABLE_FC_TIMEOUT : string := "FALSE";
     DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS : string := "FALSE";
     DEBUG_TL_SPARE : std_logic_vector(15 downto 0) := X"0000";
     DNSTREAM_LINK_NUM : std_logic_vector(7 downto 0) := X"00";
     DSN_CAP_ENABLE : string := "FALSE";
     EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string := "FALSE";
     HEADER_TYPE_OVERRIDE : string := "FALSE";
     IS_SWITCH_PORT : string := "FALSE";
     LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string := "FALSE";
     LL_ACK_TIMEOUT : std_logic_vector(8 downto 0) := "0" & X"00";
     LL_ACK_TIMEOUT_EN : string := "FALSE";
     LL_ACK_TIMEOUT_FUNC : integer := 0;
     LL_DISABLE_SCHED_TX_NAK : string := "FALSE";
     LL_REPLAY_FROM_RAM_PIPELINE : string := "FALSE";
     LL_REPLAY_TIMEOUT : std_logic_vector(8 downto 0) := "0" & X"00";
     LL_REPLAY_TIMEOUT_EN : string := "FALSE";
     LL_REPLAY_TIMEOUT_FUNC : integer := 0;
     LL_REPLAY_TO_RAM_PIPELINE : string := "FALSE";
     LL_RX_TLP_PARITY_GEN : string := "TRUE";
     LL_TX_TLP_PARITY_CHK : string := "TRUE";
     LL_USER_SPARE : std_logic_vector(15 downto 0) := X"0000";
     LTR_TX_MESSAGE_MINIMUM_INTERVAL : std_logic_vector(9 downto 0) := "10" & X"50";
     LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string := "FALSE";
     LTR_TX_MESSAGE_ON_LTR_ENABLE : string := "FALSE";
     MCAP_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     MCAP_CONFIGURE_OVERRIDE : string := "FALSE";
     MCAP_ENABLE : string := "FALSE";
     MCAP_EOS_DESIGN_SWITCH : string := "FALSE";
     MCAP_FPGA_BITSTREAM_VERSION : std_logic_vector(31 downto 0) := X"00000000";
     MCAP_GATE_IO_ENABLE_DESIGN_SWITCH : string := "FALSE";
     MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH : string := "FALSE";
     MCAP_INPUT_GATE_DESIGN_SWITCH : string := "FALSE";
     MCAP_INTERRUPT_ON_MCAP_EOS : string := "FALSE";
     MCAP_INTERRUPT_ON_MCAP_ERROR : string := "FALSE";
     MCAP_VSEC_ID : std_logic_vector(15 downto 0) := X"0000";
     MCAP_VSEC_LEN : std_logic_vector(11 downto 0) := X"02C";
     MCAP_VSEC_REV : std_logic_vector(3 downto 0) := X"0";
     PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE : string := "FALSE";
     PF0_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF0_ARI_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_ATS_CAP_INV_QUEUE_DEPTH : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_ATS_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_ATS_CAP_ON : string := "FALSE";
     PF0_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     PF0_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_ARI_FORWARD_ENABLE : string := "FALSE";
     PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string := "TRUE";
     PF0_DEV_CAP2_LTR_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_OBFF_SUPPORT : std_logic_vector(1 downto 0) := "00";
     PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string := "FALSE";
     PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer := 0;
     PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer := 0;
     PF0_DEV_CAP_EXT_TAG_SUPPORTED : string := "TRUE";
     PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string := "TRUE";
     PF0_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF0_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF0_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF0_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF0_LINK_CAP_ASPM_SUPPORT : integer := 0;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 : integer := 7;
     PF0_LINK_CONTROL_RCB : bit := '0';
     PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string := "TRUE";
     PF0_LTR_CAP_MAX_NOSNOOP_LAT : std_logic_vector(9 downto 0) := "00" & X"00";
     PF0_LTR_CAP_MAX_SNOOP_LAT : std_logic_vector(9 downto 0) := "00" & X"00";
     PF0_LTR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_LTR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_MSIX_CAP_PBA_BIR : integer := 0;
     PF0_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF0_MSIX_CAP_TABLE_BIR : integer := 0;
     PF0_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF0_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF0_MSIX_VECTOR_COUNT : std_logic_vector(5 downto 0) := "00" & X"4";
     PF0_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF0_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF0_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     PF0_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_PM_CAP_PMESUPPORT_D0 : string := "TRUE";
     PF0_PM_CAP_PMESUPPORT_D1 : string := "TRUE";
     PF0_PM_CAP_PMESUPPORT_D3HOT : string := "TRUE";
     PF0_PM_CAP_SUPP_D1_STATE : string := "TRUE";
     PF0_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     PF0_PM_CSR_NOSOFTRESET : string := "TRUE";
     PF0_PRI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_PRI_CAP_ON : string := "FALSE";
     PF0_PRI_OST_PR_CAPACITY : std_logic_vector(31 downto 0) := X"00000000";
     PF0_SECONDARY_PCIE_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED : string := "FALSE";
     PF0_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF0_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF0_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF0_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     PF0_TPHR_CAP_ENABLE : string := "FALSE";
     PF0_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     PF0_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF0_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     PF0_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF0_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_VC_ARB_CAPABILITY : std_logic_vector(3 downto 0) := X"0";
     PF0_VC_ARB_TBL_OFFSET : std_logic_vector(7 downto 0) := X"00";
     PF0_VC_CAP_ENABLE : string := "FALSE";
     PF0_VC_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_VC_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_VC_EXTENDED_COUNT : string := "FALSE";
     PF0_VC_LOW_PRIORITY_EXTENDED_COUNT : string := "FALSE";
     PF1_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF1_ATS_CAP_INV_QUEUE_DEPTH : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_ATS_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_ATS_CAP_ON : string := "FALSE";
     PF1_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     PF1_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF1_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF1_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF1_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF1_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF1_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_MSIX_CAP_PBA_BIR : integer := 0;
     PF1_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF1_MSIX_CAP_TABLE_BIR : integer := 0;
     PF1_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF1_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF1_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF1_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF1_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_PRI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_PRI_CAP_ON : string := "FALSE";
     PF1_PRI_OST_PR_CAPACITY : std_logic_vector(31 downto 0) := X"00000000";
     PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED : string := "FALSE";
     PF1_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF1_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF1_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF1_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF1_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF1_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF2_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF2_ATS_CAP_INV_QUEUE_DEPTH : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_ATS_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_ATS_CAP_ON : string := "FALSE";
     PF2_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     PF2_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF2_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF2_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF2_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF2_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF2_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_MSIX_CAP_PBA_BIR : integer := 0;
     PF2_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF2_MSIX_CAP_TABLE_BIR : integer := 0;
     PF2_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF2_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF2_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF2_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF2_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_PRI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_PRI_CAP_ON : string := "FALSE";
     PF2_PRI_OST_PR_CAPACITY : std_logic_vector(31 downto 0) := X"00000000";
     PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED : string := "FALSE";
     PF2_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF2_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF2_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF2_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF2_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF2_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF3_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF3_ATS_CAP_INV_QUEUE_DEPTH : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_ATS_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_ATS_CAP_ON : string := "FALSE";
     PF3_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     PF3_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF3_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF3_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF3_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF3_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF3_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_MSIX_CAP_PBA_BIR : integer := 0;
     PF3_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF3_MSIX_CAP_TABLE_BIR : integer := 0;
     PF3_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF3_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF3_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF3_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF3_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_PRI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_PRI_CAP_ON : string := "FALSE";
     PF3_PRI_OST_PR_CAPACITY : std_logic_vector(31 downto 0) := X"00000000";
     PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED : string := "FALSE";
     PF3_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"3";
     PF3_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"3";
     PF3_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF3_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF3_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF3_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PL_CFG_STATE_ROBUSTNESS_ENABLE : string := "TRUE";
     PL_CTRL_SKP_GEN_ENABLE : string := "FALSE";
     PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE : string := "TRUE";
     PL_DEEMPH_SOURCE_SELECT : string := "TRUE";
     PL_DESKEW_ON_SKIP_IN_GEN12 : string := "FALSE";
     PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 : string := "FALSE";
     PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 : string := "FALSE";
     PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 : string := "FALSE";
     PL_DISABLE_DC_BALANCE : string := "FALSE";
     PL_DISABLE_EI_INFER_IN_L0 : string := "FALSE";
     PL_DISABLE_LANE_REVERSAL : string := "FALSE";
     PL_DISABLE_LFSR_UPDATE_ON_SKP : std_logic_vector(1 downto 0) := "00";
     PL_DISABLE_RETRAIN_ON_EB_ERROR : string := "FALSE";
     PL_DISABLE_RETRAIN_ON_FRAMING_ERROR : string := "FALSE";
     PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR : std_logic_vector(15 downto 0) := X"0000";
     PL_DISABLE_UPCONFIG_CAPABLE : string := "FALSE";
     PL_EQ_ADAPT_DISABLE_COEFF_CHECK : std_logic_vector(1 downto 0) := "00";
     PL_EQ_ADAPT_DISABLE_PRESET_CHECK : std_logic_vector(1 downto 0) := "00";
     PL_EQ_ADAPT_ITER_COUNT : std_logic_vector(4 downto 0) := "0" & X"2";
     PL_EQ_ADAPT_REJECT_RETRY_COUNT : std_logic_vector(1 downto 0) := "01";
     PL_EQ_BYPASS_PHASE23 : std_logic_vector(1 downto 0) := "00";
     PL_EQ_DEFAULT_RX_PRESET_HINT : std_logic_vector(5 downto 0) := "11" & X"3";
     PL_EQ_DEFAULT_TX_PRESET : std_logic_vector(7 downto 0) := X"44";
     PL_EQ_DISABLE_MISMATCH_CHECK : string := "TRUE";
     PL_EQ_RX_ADAPT_EQ_PHASE0 : std_logic_vector(1 downto 0) := "00";
     PL_EQ_RX_ADAPT_EQ_PHASE1 : std_logic_vector(1 downto 0) := "00";
     PL_EQ_SHORT_ADAPT_PHASE : string := "FALSE";
     PL_EQ_TX_8G_EQ_TS2_ENABLE : string := "FALSE";
     PL_EXIT_LOOPBACK_ON_EI_ENTRY : string := "TRUE";
     PL_INFER_EI_DISABLE_LPBK_ACTIVE : string := "TRUE";
     PL_INFER_EI_DISABLE_REC_RC : string := "FALSE";
     PL_INFER_EI_DISABLE_REC_SPD : string := "FALSE";
     PL_LANE0_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE10_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE11_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE12_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE13_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE14_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE15_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE1_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE2_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE3_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE4_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE5_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE6_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE7_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE8_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LANE9_EQ_CONTROL : std_logic_vector(31 downto 0) := X"00003F00";
     PL_LINK_CAP_MAX_LINK_SPEED : std_logic_vector(3 downto 0) := X"4";
     PL_LINK_CAP_MAX_LINK_WIDTH : std_logic_vector(4 downto 0) := "0" & X"8";
     PL_N_FTS : integer := 255;
     PL_QUIESCE_GUARANTEE_DISABLE : string := "FALSE";
     PL_REDO_EQ_SOURCE_SELECT : string := "TRUE";
     PL_REPORT_ALL_PHY_ERRORS : std_logic_vector(7 downto 0) := X"00";
     PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS : std_logic_vector(1 downto 0) := "00";
     PL_RX_ADAPT_TIMER_CLWS_GEN3 : std_logic_vector(3 downto 0) := X"0";
     PL_RX_ADAPT_TIMER_CLWS_GEN4 : std_logic_vector(3 downto 0) := X"0";
     PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS : std_logic_vector(1 downto 0) := "00";
     PL_RX_ADAPT_TIMER_RRL_GEN3 : std_logic_vector(3 downto 0) := X"0";
     PL_RX_ADAPT_TIMER_RRL_GEN4 : std_logic_vector(3 downto 0) := X"0";
     PL_RX_L0S_EXIT_TO_RECOVERY : std_logic_vector(1 downto 0) := "00";
     PL_SIM_FAST_LINK_TRAINING : std_logic_vector(1 downto 0) := "00";
     PL_SRIS_ENABLE : string := "FALSE";
     PL_SRIS_SKPOS_GEN_SPD_VEC : std_logic_vector(6 downto 0) := "000" & X"0";
     PL_SRIS_SKPOS_REC_SPD_VEC : std_logic_vector(6 downto 0) := "000" & X"0";
     PL_UPSTREAM_FACING : string := "TRUE";
     PL_USER_SPARE : std_logic_vector(15 downto 0) := X"0000";
     PL_USER_SPARE2 : std_logic_vector(15 downto 0) := X"0000";
     PM_ASPML0S_TIMEOUT : std_logic_vector(15 downto 0) := X"1500";
     PM_ASPML1_ENTRY_DELAY : std_logic_vector(19 downto 0) := X"003E8";
     PM_ENABLE_L23_ENTRY : string := "FALSE";
     PM_ENABLE_SLOT_POWER_CAPTURE : string := "TRUE";
     PM_L1_REENTRY_DELAY : std_logic_vector(31 downto 0) := X"00000100";
     PM_PME_SERVICE_TIMEOUT_DELAY : std_logic_vector(19 downto 0) := X"00000";
     PM_PME_TURNOFF_ACK_DELAY : std_logic_vector(15 downto 0) := X"0100";
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     SIM_JTAG_IDCODE : std_logic_vector(31 downto 0) := X"00000000";
     SIM_VERSION : string := "1.0";
     SPARE_BIT0 : string := "FALSE";
     SPARE_BIT1 : integer := 0;
     SPARE_BIT2 : integer := 0;
     SPARE_BIT3 : string := "FALSE";
     SPARE_BIT4 : integer := 0;
     SPARE_BIT5 : integer := 0;
     SPARE_BIT6 : integer := 0;
     SPARE_BIT7 : integer := 0;
     SPARE_BIT8 : integer := 0;
     SPARE_BYTE0 : std_logic_vector(7 downto 0) := X"00";
     SPARE_BYTE1 : std_logic_vector(7 downto 0) := X"00";
     SPARE_BYTE2 : std_logic_vector(7 downto 0) := X"00";
     SPARE_BYTE3 : std_logic_vector(7 downto 0) := X"00";
     SPARE_WORD0 : std_logic_vector(31 downto 0) := X"00000000";
     SPARE_WORD1 : std_logic_vector(31 downto 0) := X"00000000";
     SPARE_WORD2 : std_logic_vector(31 downto 0) := X"00000000";
     SPARE_WORD3 : std_logic_vector(31 downto 0) := X"00000000";
     SRIOV_CAP_ENABLE : std_logic_vector(3 downto 0) := X"0";
     TL2CFG_IF_PARITY_CHK : string := "TRUE";
     TL_COMPLETION_RAM_NUM_TLPS : std_logic_vector(1 downto 0) := "00";
     TL_COMPLETION_RAM_SIZE : std_logic_vector(1 downto 0) := "01";
     TL_CREDITS_CD : std_logic_vector(11 downto 0) := X"000";
     TL_CREDITS_CD_VC1 : std_logic_vector(11 downto 0) := X"000";
     TL_CREDITS_CH : std_logic_vector(7 downto 0) := X"00";
     TL_CREDITS_CH_VC1 : std_logic_vector(7 downto 0) := X"00";
     TL_CREDITS_NPD : std_logic_vector(11 downto 0) := X"004";
     TL_CREDITS_NPD_VC1 : std_logic_vector(11 downto 0) := X"000";
     TL_CREDITS_NPH : std_logic_vector(7 downto 0) := X"20";
     TL_CREDITS_NPH_VC1 : std_logic_vector(7 downto 0) := X"01";
     TL_CREDITS_PD : std_logic_vector(11 downto 0) := X"0E0";
     TL_CREDITS_PD_VC1 : std_logic_vector(11 downto 0) := X"3E0";
     TL_CREDITS_PH : std_logic_vector(7 downto 0) := X"20";
     TL_CREDITS_PH_VC1 : std_logic_vector(7 downto 0) := X"20";
     TL_FC_UPDATE_MIN_INTERVAL_TIME : std_logic_vector(4 downto 0) := "0" & X"2";
     TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1 : std_logic_vector(4 downto 0) := "0" & X"2";
     TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT : std_logic_vector(4 downto 0) := "0" & X"8";
     TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1 : std_logic_vector(4 downto 0) := "0" & X"8";
     TL_FEATURE_ENABLE_FC_SCALING : string := "FALSE";
     TL_PF_ENABLE_REG : std_logic_vector(1 downto 0) := "00";
     TL_POSTED_RAM_SIZE : bit := '0';
     TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE : string := "FALSE";
     TL_RX_COMPLETION_TO_RAM_READ_PIPELINE : string := "FALSE";
     TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE : string := "FALSE";
     TL_RX_POSTED_FROM_RAM_READ_PIPELINE : string := "FALSE";
     TL_RX_POSTED_TO_RAM_READ_PIPELINE : string := "FALSE";
     TL_RX_POSTED_TO_RAM_WRITE_PIPELINE : string := "FALSE";
     TL_TX_MUX_STRICT_PRIORITY : string := "TRUE";
     TL_TX_TLP_STRADDLE_ENABLE : string := "FALSE";
     TL_TX_TLP_TERMINATE_PARITY : string := "FALSE";
     TL_USER_SPARE : std_logic_vector(15 downto 0) := X"0000";
     TPH_FROM_RAM_PIPELINE : string := "FALSE";
     TPH_TO_RAM_PIPELINE : string := "FALSE";
     VF0_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"80";
     VFG0_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG0_ATS_CAP_INV_QUEUE_DEPTH : std_logic_vector(4 downto 0) := "0" & X"0";
     VFG0_ATS_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG0_ATS_CAP_ON : string := "FALSE";
     VFG0_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG0_MSIX_CAP_PBA_BIR : integer := 0;
     VFG0_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VFG0_MSIX_CAP_TABLE_BIR : integer := 0;
     VFG0_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VFG0_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VFG0_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG0_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG0_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VFG1_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG1_ATS_CAP_INV_QUEUE_DEPTH : std_logic_vector(4 downto 0) := "0" & X"0";
     VFG1_ATS_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG1_ATS_CAP_ON : string := "FALSE";
     VFG1_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG1_MSIX_CAP_PBA_BIR : integer := 0;
     VFG1_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VFG1_MSIX_CAP_TABLE_BIR : integer := 0;
     VFG1_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VFG1_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VFG1_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG1_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG1_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VFG2_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG2_ATS_CAP_INV_QUEUE_DEPTH : std_logic_vector(4 downto 0) := "0" & X"0";
     VFG2_ATS_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG2_ATS_CAP_ON : string := "FALSE";
     VFG2_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG2_MSIX_CAP_PBA_BIR : integer := 0;
     VFG2_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VFG2_MSIX_CAP_TABLE_BIR : integer := 0;
     VFG2_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VFG2_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VFG2_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG2_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG2_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VFG3_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG3_ATS_CAP_INV_QUEUE_DEPTH : std_logic_vector(4 downto 0) := "0" & X"0";
     VFG3_ATS_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG3_ATS_CAP_ON : string := "FALSE";
     VFG3_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG3_MSIX_CAP_PBA_BIR : integer := 0;
     VFG3_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VFG3_MSIX_CAP_TABLE_BIR : integer := 0;
     VFG3_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VFG3_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VFG3_PCIE_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VFG3_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VFG3_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000"
  );
  port (
     AXIUSEROUT : out std_logic_vector(7 downto 0);
     CCIXTXCREDIT : out std_ulogic;
     CFGBUSNUMBER : out std_logic_vector(7 downto 0);
     CFGCURRENTSPEED : out std_logic_vector(1 downto 0);
     CFGERRCOROUT : out std_ulogic;
     CFGERRFATALOUT : out std_ulogic;
     CFGERRNONFATALOUT : out std_ulogic;
     CFGEXTFUNCTIONNUMBER : out std_logic_vector(7 downto 0);
     CFGEXTREADRECEIVED : out std_ulogic;
     CFGEXTREGISTERNUMBER : out std_logic_vector(9 downto 0);
     CFGEXTWRITEBYTEENABLE : out std_logic_vector(3 downto 0);
     CFGEXTWRITEDATA : out std_logic_vector(31 downto 0);
     CFGEXTWRITERECEIVED : out std_ulogic;
     CFGFCCPLD : out std_logic_vector(11 downto 0);
     CFGFCCPLH : out std_logic_vector(7 downto 0);
     CFGFCNPD : out std_logic_vector(11 downto 0);
     CFGFCNPH : out std_logic_vector(7 downto 0);
     CFGFCPD : out std_logic_vector(11 downto 0);
     CFGFCPH : out std_logic_vector(7 downto 0);
     CFGFLRINPROCESS : out std_logic_vector(3 downto 0);
     CFGFUNCTIONPOWERSTATE : out std_logic_vector(11 downto 0);
     CFGFUNCTIONSTATUS : out std_logic_vector(15 downto 0);
     CFGHOTRESETOUT : out std_ulogic;
     CFGINTERRUPTMSIDATA : out std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIENABLE : out std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIFAIL : out std_ulogic;
     CFGINTERRUPTMSIMASKUPDATE : out std_ulogic;
     CFGINTERRUPTMSIMMENABLE : out std_logic_vector(11 downto 0);
     CFGINTERRUPTMSISENT : out std_ulogic;
     CFGINTERRUPTMSIXENABLE : out std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIXMASK : out std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIXVECPENDINGSTATUS : out std_ulogic;
     CFGINTERRUPTSENT : out std_ulogic;
     CFGLINKPOWERSTATE : out std_logic_vector(1 downto 0);
     CFGLOCALERROROUT : out std_logic_vector(4 downto 0);
     CFGLOCALERRORVALID : out std_ulogic;
     CFGLTRENABLE : out std_ulogic;
     CFGLTSSMSTATE : out std_logic_vector(5 downto 0);
     CFGMAXPAYLOAD : out std_logic_vector(1 downto 0);
     CFGMAXREADREQ : out std_logic_vector(2 downto 0);
     CFGMGMTREADDATA : out std_logic_vector(31 downto 0);
     CFGMGMTREADWRITEDONE : out std_ulogic;
     CFGMSGRECEIVED : out std_ulogic;
     CFGMSGRECEIVEDDATA : out std_logic_vector(7 downto 0);
     CFGMSGRECEIVEDTYPE : out std_logic_vector(4 downto 0);
     CFGMSGTRANSMITDONE : out std_ulogic;
     CFGMSIXRAMADDRESS : out std_logic_vector(12 downto 0);
     CFGMSIXRAMREADENABLE : out std_ulogic;
     CFGMSIXRAMWRITEBYTEENABLE : out std_logic_vector(3 downto 0);
     CFGMSIXRAMWRITEDATA : out std_logic_vector(35 downto 0);
     CFGNEGOTIATEDWIDTH : out std_logic_vector(2 downto 0);
     CFGOBFFENABLE : out std_logic_vector(1 downto 0);
     CFGPHYLINKDOWN : out std_ulogic;
     CFGPHYLINKSTATUS : out std_logic_vector(1 downto 0);
     CFGPLSTATUSCHANGE : out std_ulogic;
     CFGPOWERSTATECHANGEINTERRUPT : out std_ulogic;
     CFGRCBSTATUS : out std_logic_vector(3 downto 0);
     CFGRXPMSTATE : out std_logic_vector(1 downto 0);
     CFGTPHRAMADDRESS : out std_logic_vector(11 downto 0);
     CFGTPHRAMREADENABLE : out std_ulogic;
     CFGTPHRAMWRITEBYTEENABLE : out std_logic_vector(3 downto 0);
     CFGTPHRAMWRITEDATA : out std_logic_vector(35 downto 0);
     CFGTPHREQUESTERENABLE : out std_logic_vector(3 downto 0);
     CFGTPHSTMODE : out std_logic_vector(11 downto 0);
     CFGTXPMSTATE : out std_logic_vector(1 downto 0);
     CFGVC1ENABLE : out std_ulogic;
     CFGVC1NEGOTIATIONPENDING : out std_ulogic;
     CONFMCAPDESIGNSWITCH : out std_ulogic;
     CONFMCAPEOS : out std_ulogic;
     CONFMCAPINUSEBYPCIE : out std_ulogic;
     CONFREQREADY : out std_ulogic;
     CONFRESPRDATA : out std_logic_vector(31 downto 0);
     CONFRESPVALID : out std_ulogic;
     DBGCCIXOUT : out std_logic_vector(129 downto 0);
     DBGCTRL0OUT : out std_logic_vector(31 downto 0);
     DBGCTRL1OUT : out std_logic_vector(31 downto 0);
     DBGDATA0OUT : out std_logic_vector(255 downto 0);
     DBGDATA1OUT : out std_logic_vector(255 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     MAXISCCIXRXTUSER : out std_logic_vector(45 downto 0);
     MAXISCCIXRXTVALID : out std_ulogic;
     MAXISCQTDATA : out std_logic_vector(255 downto 0);
     MAXISCQTKEEP : out std_logic_vector(7 downto 0);
     MAXISCQTLAST : out std_ulogic;
     MAXISCQTUSER : out std_logic_vector(87 downto 0);
     MAXISCQTVALID : out std_ulogic;
     MAXISRCTDATA : out std_logic_vector(255 downto 0);
     MAXISRCTKEEP : out std_logic_vector(7 downto 0);
     MAXISRCTLAST : out std_ulogic;
     MAXISRCTUSER : out std_logic_vector(74 downto 0);
     MAXISRCTVALID : out std_ulogic;
     MIREPLAYRAMADDRESS0 : out std_logic_vector(8 downto 0);
     MIREPLAYRAMADDRESS1 : out std_logic_vector(8 downto 0);
     MIREPLAYRAMREADENABLE0 : out std_ulogic;
     MIREPLAYRAMREADENABLE1 : out std_ulogic;
     MIREPLAYRAMWRITEDATA0 : out std_logic_vector(127 downto 0);
     MIREPLAYRAMWRITEDATA1 : out std_logic_vector(127 downto 0);
     MIREPLAYRAMWRITEENABLE0 : out std_ulogic;
     MIREPLAYRAMWRITEENABLE1 : out std_ulogic;
     MIRXCOMPLETIONRAMREADADDRESS0 : out std_logic_vector(8 downto 0);
     MIRXCOMPLETIONRAMREADADDRESS1 : out std_logic_vector(8 downto 0);
     MIRXCOMPLETIONRAMREADENABLE0 : out std_logic_vector(1 downto 0);
     MIRXCOMPLETIONRAMREADENABLE1 : out std_logic_vector(1 downto 0);
     MIRXCOMPLETIONRAMWRITEADDRESS0 : out std_logic_vector(8 downto 0);
     MIRXCOMPLETIONRAMWRITEADDRESS1 : out std_logic_vector(8 downto 0);
     MIRXCOMPLETIONRAMWRITEDATA0 : out std_logic_vector(143 downto 0);
     MIRXCOMPLETIONRAMWRITEDATA1 : out std_logic_vector(143 downto 0);
     MIRXCOMPLETIONRAMWRITEENABLE0 : out std_logic_vector(1 downto 0);
     MIRXCOMPLETIONRAMWRITEENABLE1 : out std_logic_vector(1 downto 0);
     MIRXPOSTEDREQUESTRAMREADADDRESS0 : out std_logic_vector(8 downto 0);
     MIRXPOSTEDREQUESTRAMREADADDRESS1 : out std_logic_vector(8 downto 0);
     MIRXPOSTEDREQUESTRAMREADENABLE0 : out std_ulogic;
     MIRXPOSTEDREQUESTRAMREADENABLE1 : out std_ulogic;
     MIRXPOSTEDREQUESTRAMWRITEADDRESS0 : out std_logic_vector(8 downto 0);
     MIRXPOSTEDREQUESTRAMWRITEADDRESS1 : out std_logic_vector(8 downto 0);
     MIRXPOSTEDREQUESTRAMWRITEDATA0 : out std_logic_vector(143 downto 0);
     MIRXPOSTEDREQUESTRAMWRITEDATA1 : out std_logic_vector(143 downto 0);
     MIRXPOSTEDREQUESTRAMWRITEENABLE0 : out std_ulogic;
     MIRXPOSTEDREQUESTRAMWRITEENABLE1 : out std_ulogic;
     PCIECQNPREQCOUNT : out std_logic_vector(5 downto 0);
     PCIEPERST0B : out std_ulogic;
     PCIEPERST1B : out std_ulogic;
     PCIERQSEQNUM0 : out std_logic_vector(5 downto 0);
     PCIERQSEQNUM1 : out std_logic_vector(5 downto 0);
     PCIERQSEQNUMVLD0 : out std_ulogic;
     PCIERQSEQNUMVLD1 : out std_ulogic;
     PCIERQTAG0 : out std_logic_vector(7 downto 0);
     PCIERQTAG1 : out std_logic_vector(7 downto 0);
     PCIERQTAGAV : out std_logic_vector(3 downto 0);
     PCIERQTAGVLD0 : out std_ulogic;
     PCIERQTAGVLD1 : out std_ulogic;
     PCIETFCNPDAV : out std_logic_vector(3 downto 0);
     PCIETFCNPHAV : out std_logic_vector(3 downto 0);
     PIPERX00EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX00POLARITY : out std_ulogic;
     PIPERX01EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX01POLARITY : out std_ulogic;
     PIPERX02EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX02POLARITY : out std_ulogic;
     PIPERX03EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX03POLARITY : out std_ulogic;
     PIPERX04EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX04POLARITY : out std_ulogic;
     PIPERX05EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX05POLARITY : out std_ulogic;
     PIPERX06EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX06POLARITY : out std_ulogic;
     PIPERX07EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX07POLARITY : out std_ulogic;
     PIPERX08EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX08POLARITY : out std_ulogic;
     PIPERX09EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX09POLARITY : out std_ulogic;
     PIPERX10EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX10POLARITY : out std_ulogic;
     PIPERX11EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX11POLARITY : out std_ulogic;
     PIPERX12EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX12POLARITY : out std_ulogic;
     PIPERX13EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX13POLARITY : out std_ulogic;
     PIPERX14EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX14POLARITY : out std_ulogic;
     PIPERX15EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX15POLARITY : out std_ulogic;
     PIPERXEQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERXEQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPETX00CHARISK : out std_logic_vector(1 downto 0);
     PIPETX00COMPLIANCE : out std_ulogic;
     PIPETX00DATA : out std_logic_vector(31 downto 0);
     PIPETX00DATAVALID : out std_ulogic;
     PIPETX00ELECIDLE : out std_ulogic;
     PIPETX00EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX00EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX00POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX00STARTBLOCK : out std_ulogic;
     PIPETX00SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX01CHARISK : out std_logic_vector(1 downto 0);
     PIPETX01COMPLIANCE : out std_ulogic;
     PIPETX01DATA : out std_logic_vector(31 downto 0);
     PIPETX01DATAVALID : out std_ulogic;
     PIPETX01ELECIDLE : out std_ulogic;
     PIPETX01EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX01EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX01POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX01STARTBLOCK : out std_ulogic;
     PIPETX01SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX02CHARISK : out std_logic_vector(1 downto 0);
     PIPETX02COMPLIANCE : out std_ulogic;
     PIPETX02DATA : out std_logic_vector(31 downto 0);
     PIPETX02DATAVALID : out std_ulogic;
     PIPETX02ELECIDLE : out std_ulogic;
     PIPETX02EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX02EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX02POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX02STARTBLOCK : out std_ulogic;
     PIPETX02SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX03CHARISK : out std_logic_vector(1 downto 0);
     PIPETX03COMPLIANCE : out std_ulogic;
     PIPETX03DATA : out std_logic_vector(31 downto 0);
     PIPETX03DATAVALID : out std_ulogic;
     PIPETX03ELECIDLE : out std_ulogic;
     PIPETX03EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX03EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX03POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX03STARTBLOCK : out std_ulogic;
     PIPETX03SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX04CHARISK : out std_logic_vector(1 downto 0);
     PIPETX04COMPLIANCE : out std_ulogic;
     PIPETX04DATA : out std_logic_vector(31 downto 0);
     PIPETX04DATAVALID : out std_ulogic;
     PIPETX04ELECIDLE : out std_ulogic;
     PIPETX04EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX04EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX04POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX04STARTBLOCK : out std_ulogic;
     PIPETX04SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX05CHARISK : out std_logic_vector(1 downto 0);
     PIPETX05COMPLIANCE : out std_ulogic;
     PIPETX05DATA : out std_logic_vector(31 downto 0);
     PIPETX05DATAVALID : out std_ulogic;
     PIPETX05ELECIDLE : out std_ulogic;
     PIPETX05EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX05EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX05POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX05STARTBLOCK : out std_ulogic;
     PIPETX05SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX06CHARISK : out std_logic_vector(1 downto 0);
     PIPETX06COMPLIANCE : out std_ulogic;
     PIPETX06DATA : out std_logic_vector(31 downto 0);
     PIPETX06DATAVALID : out std_ulogic;
     PIPETX06ELECIDLE : out std_ulogic;
     PIPETX06EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX06EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX06POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX06STARTBLOCK : out std_ulogic;
     PIPETX06SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX07CHARISK : out std_logic_vector(1 downto 0);
     PIPETX07COMPLIANCE : out std_ulogic;
     PIPETX07DATA : out std_logic_vector(31 downto 0);
     PIPETX07DATAVALID : out std_ulogic;
     PIPETX07ELECIDLE : out std_ulogic;
     PIPETX07EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX07EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX07POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX07STARTBLOCK : out std_ulogic;
     PIPETX07SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX08CHARISK : out std_logic_vector(1 downto 0);
     PIPETX08COMPLIANCE : out std_ulogic;
     PIPETX08DATA : out std_logic_vector(31 downto 0);
     PIPETX08DATAVALID : out std_ulogic;
     PIPETX08ELECIDLE : out std_ulogic;
     PIPETX08EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX08EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX08POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX08STARTBLOCK : out std_ulogic;
     PIPETX08SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX09CHARISK : out std_logic_vector(1 downto 0);
     PIPETX09COMPLIANCE : out std_ulogic;
     PIPETX09DATA : out std_logic_vector(31 downto 0);
     PIPETX09DATAVALID : out std_ulogic;
     PIPETX09ELECIDLE : out std_ulogic;
     PIPETX09EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX09EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX09POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX09STARTBLOCK : out std_ulogic;
     PIPETX09SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX10CHARISK : out std_logic_vector(1 downto 0);
     PIPETX10COMPLIANCE : out std_ulogic;
     PIPETX10DATA : out std_logic_vector(31 downto 0);
     PIPETX10DATAVALID : out std_ulogic;
     PIPETX10ELECIDLE : out std_ulogic;
     PIPETX10EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX10EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX10POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX10STARTBLOCK : out std_ulogic;
     PIPETX10SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX11CHARISK : out std_logic_vector(1 downto 0);
     PIPETX11COMPLIANCE : out std_ulogic;
     PIPETX11DATA : out std_logic_vector(31 downto 0);
     PIPETX11DATAVALID : out std_ulogic;
     PIPETX11ELECIDLE : out std_ulogic;
     PIPETX11EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX11EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX11POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX11STARTBLOCK : out std_ulogic;
     PIPETX11SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX12CHARISK : out std_logic_vector(1 downto 0);
     PIPETX12COMPLIANCE : out std_ulogic;
     PIPETX12DATA : out std_logic_vector(31 downto 0);
     PIPETX12DATAVALID : out std_ulogic;
     PIPETX12ELECIDLE : out std_ulogic;
     PIPETX12EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX12EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX12POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX12STARTBLOCK : out std_ulogic;
     PIPETX12SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX13CHARISK : out std_logic_vector(1 downto 0);
     PIPETX13COMPLIANCE : out std_ulogic;
     PIPETX13DATA : out std_logic_vector(31 downto 0);
     PIPETX13DATAVALID : out std_ulogic;
     PIPETX13ELECIDLE : out std_ulogic;
     PIPETX13EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX13EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX13POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX13STARTBLOCK : out std_ulogic;
     PIPETX13SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX14CHARISK : out std_logic_vector(1 downto 0);
     PIPETX14COMPLIANCE : out std_ulogic;
     PIPETX14DATA : out std_logic_vector(31 downto 0);
     PIPETX14DATAVALID : out std_ulogic;
     PIPETX14ELECIDLE : out std_ulogic;
     PIPETX14EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX14EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX14POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX14STARTBLOCK : out std_ulogic;
     PIPETX14SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX15CHARISK : out std_logic_vector(1 downto 0);
     PIPETX15COMPLIANCE : out std_ulogic;
     PIPETX15DATA : out std_logic_vector(31 downto 0);
     PIPETX15DATAVALID : out std_ulogic;
     PIPETX15ELECIDLE : out std_ulogic;
     PIPETX15EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX15EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX15POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX15STARTBLOCK : out std_ulogic;
     PIPETX15SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETXDEEMPH : out std_ulogic;
     PIPETXMARGIN : out std_logic_vector(2 downto 0);
     PIPETXRATE : out std_logic_vector(1 downto 0);
     PIPETXRCVRDET : out std_ulogic;
     PIPETXRESET : out std_ulogic;
     PIPETXSWING : out std_ulogic;
     PLEQINPROGRESS : out std_ulogic;
     PLEQPHASE : out std_logic_vector(1 downto 0);
     PLGEN34EQMISMATCH : out std_ulogic;
     SAXISCCTREADY : out std_logic_vector(3 downto 0);
     SAXISRQTREADY : out std_logic_vector(3 downto 0);
     USERSPAREOUT : out std_logic_vector(23 downto 0);
     AXIUSERIN : in std_logic_vector(7 downto 0);
     CCIXOPTIMIZEDTLPTXANDRXENABLE : in std_ulogic;
     CCIXRXCORRECTABLEERRORDETECTED : in std_ulogic;
     CCIXRXFIFOOVERFLOW : in std_ulogic;
     CCIXRXTLPFORWARDED0 : in std_ulogic;
     CCIXRXTLPFORWARDED1 : in std_ulogic;
     CCIXRXTLPFORWARDEDLENGTH0 : in std_logic_vector(5 downto 0);
     CCIXRXTLPFORWARDEDLENGTH1 : in std_logic_vector(5 downto 0);
     CCIXRXUNCORRECTABLEERRORDETECTED : in std_ulogic;
     CFGCONFIGSPACEENABLE : in std_ulogic;
     CFGDEVIDPF0 : in std_logic_vector(15 downto 0);
     CFGDEVIDPF1 : in std_logic_vector(15 downto 0);
     CFGDEVIDPF2 : in std_logic_vector(15 downto 0);
     CFGDEVIDPF3 : in std_logic_vector(15 downto 0);
     CFGDSBUSNUMBER : in std_logic_vector(7 downto 0);
     CFGDSDEVICENUMBER : in std_logic_vector(4 downto 0);
     CFGDSFUNCTIONNUMBER : in std_logic_vector(2 downto 0);
     CFGDSN : in std_logic_vector(63 downto 0);
     CFGDSPORTNUMBER : in std_logic_vector(7 downto 0);
     CFGERRCORIN : in std_ulogic;
     CFGERRUNCORIN : in std_ulogic;
     CFGEXTREADDATA : in std_logic_vector(31 downto 0);
     CFGEXTREADDATAVALID : in std_ulogic;
     CFGFCSEL : in std_logic_vector(2 downto 0);
     CFGFCVCSEL : in std_ulogic;
     CFGFLRDONE : in std_logic_vector(3 downto 0);
     CFGHOTRESETIN : in std_ulogic;
     CFGINTERRUPTINT : in std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIATTR : in std_logic_vector(2 downto 0);
     CFGINTERRUPTMSIFUNCTIONNUMBER : in std_logic_vector(7 downto 0);
     CFGINTERRUPTMSIINT : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIPENDINGSTATUS : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE : in std_ulogic;
     CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM : in std_logic_vector(1 downto 0);
     CFGINTERRUPTMSISELECT : in std_logic_vector(1 downto 0);
     CFGINTERRUPTMSITPHPRESENT : in std_ulogic;
     CFGINTERRUPTMSITPHSTTAG : in std_logic_vector(7 downto 0);
     CFGINTERRUPTMSITPHTYPE : in std_logic_vector(1 downto 0);
     CFGINTERRUPTMSIXADDRESS : in std_logic_vector(63 downto 0);
     CFGINTERRUPTMSIXDATA : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIXINT : in std_ulogic;
     CFGINTERRUPTMSIXVECPENDING : in std_logic_vector(1 downto 0);
     CFGINTERRUPTPENDING : in std_logic_vector(3 downto 0);
     CFGLINKTRAININGENABLE : in std_ulogic;
     CFGMGMTADDR : in std_logic_vector(9 downto 0);
     CFGMGMTBYTEENABLE : in std_logic_vector(3 downto 0);
     CFGMGMTDEBUGACCESS : in std_ulogic;
     CFGMGMTFUNCTIONNUMBER : in std_logic_vector(7 downto 0);
     CFGMGMTREAD : in std_ulogic;
     CFGMGMTWRITE : in std_ulogic;
     CFGMGMTWRITEDATA : in std_logic_vector(31 downto 0);
     CFGMSGTRANSMIT : in std_ulogic;
     CFGMSGTRANSMITDATA : in std_logic_vector(31 downto 0);
     CFGMSGTRANSMITTYPE : in std_logic_vector(2 downto 0);
     CFGMSIXRAMREADDATA : in std_logic_vector(35 downto 0);
     CFGPMASPML1ENTRYREJECT : in std_ulogic;
     CFGPMASPMTXL0SENTRYDISABLE : in std_ulogic;
     CFGPOWERSTATECHANGEACK : in std_ulogic;
     CFGREQPMTRANSITIONL23READY : in std_ulogic;
     CFGREVIDPF0 : in std_logic_vector(7 downto 0);
     CFGREVIDPF1 : in std_logic_vector(7 downto 0);
     CFGREVIDPF2 : in std_logic_vector(7 downto 0);
     CFGREVIDPF3 : in std_logic_vector(7 downto 0);
     CFGSUBSYSIDPF0 : in std_logic_vector(15 downto 0);
     CFGSUBSYSIDPF1 : in std_logic_vector(15 downto 0);
     CFGSUBSYSIDPF2 : in std_logic_vector(15 downto 0);
     CFGSUBSYSIDPF3 : in std_logic_vector(15 downto 0);
     CFGSUBSYSVENDID : in std_logic_vector(15 downto 0);
     CFGTPHRAMREADDATA : in std_logic_vector(35 downto 0);
     CFGVENDID : in std_logic_vector(15 downto 0);
     CFGVFFLRDONE : in std_ulogic;
     CFGVFFLRFUNCNUM : in std_logic_vector(7 downto 0);
     CONFMCAPREQUESTBYCONF : in std_ulogic;
     CONFREQDATA : in std_logic_vector(31 downto 0);
     CONFREQREGNUM : in std_logic_vector(3 downto 0);
     CONFREQTYPE : in std_logic_vector(1 downto 0);
     CONFREQVALID : in std_ulogic;
     CORECLK : in std_ulogic;
     CORECLKCCIX : in std_ulogic;
     CORECLKMIREPLAYRAM0 : in std_ulogic;
     CORECLKMIREPLAYRAM1 : in std_ulogic;
     CORECLKMIRXCOMPLETIONRAM0 : in std_ulogic;
     CORECLKMIRXCOMPLETIONRAM1 : in std_ulogic;
     CORECLKMIRXPOSTEDREQUESTRAM0 : in std_ulogic;
     CORECLKMIRXPOSTEDREQUESTRAM1 : in std_ulogic;
     DBGSEL0 : in std_logic_vector(5 downto 0);
     DBGSEL1 : in std_logic_vector(5 downto 0);
     DRPADDR : in std_logic_vector(9 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     MAXISCQTREADY : in std_logic_vector(21 downto 0);
     MAXISRCTREADY : in std_logic_vector(21 downto 0);
     MCAPCLK : in std_ulogic;
     MCAPPERST0B : in std_ulogic;
     MCAPPERST1B : in std_ulogic;
     MGMTRESETN : in std_ulogic;
     MGMTSTICKYRESETN : in std_ulogic;
     MIREPLAYRAMERRCOR : in std_logic_vector(5 downto 0);
     MIREPLAYRAMERRUNCOR : in std_logic_vector(5 downto 0);
     MIREPLAYRAMREADDATA0 : in std_logic_vector(127 downto 0);
     MIREPLAYRAMREADDATA1 : in std_logic_vector(127 downto 0);
     MIRXCOMPLETIONRAMERRCOR : in std_logic_vector(11 downto 0);
     MIRXCOMPLETIONRAMERRUNCOR : in std_logic_vector(11 downto 0);
     MIRXCOMPLETIONRAMREADDATA0 : in std_logic_vector(143 downto 0);
     MIRXCOMPLETIONRAMREADDATA1 : in std_logic_vector(143 downto 0);
     MIRXPOSTEDREQUESTRAMERRCOR : in std_logic_vector(5 downto 0);
     MIRXPOSTEDREQUESTRAMERRUNCOR : in std_logic_vector(5 downto 0);
     MIRXPOSTEDREQUESTRAMREADDATA0 : in std_logic_vector(143 downto 0);
     MIRXPOSTEDREQUESTRAMREADDATA1 : in std_logic_vector(143 downto 0);
     PCIECOMPLDELIVERED : in std_logic_vector(1 downto 0);
     PCIECOMPLDELIVEREDTAG0 : in std_logic_vector(7 downto 0);
     PCIECOMPLDELIVEREDTAG1 : in std_logic_vector(7 downto 0);
     PCIECQNPREQ : in std_logic_vector(1 downto 0);
     PCIECQNPUSERCREDITRCVD : in std_ulogic;
     PCIECQPIPELINEEMPTY : in std_ulogic;
     PCIEPOSTEDREQDELIVERED : in std_ulogic;
     PIPECLK : in std_ulogic;
     PIPECLKEN : in std_ulogic;
     PIPEEQFS : in std_logic_vector(5 downto 0);
     PIPEEQLF : in std_logic_vector(5 downto 0);
     PIPERESETN : in std_ulogic;
     PIPERX00CHARISK : in std_logic_vector(1 downto 0);
     PIPERX00DATA : in std_logic_vector(31 downto 0);
     PIPERX00DATAVALID : in std_ulogic;
     PIPERX00ELECIDLE : in std_ulogic;
     PIPERX00EQDONE : in std_ulogic;
     PIPERX00EQLPADAPTDONE : in std_ulogic;
     PIPERX00EQLPLFFSSEL : in std_ulogic;
     PIPERX00EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX00PHYSTATUS : in std_ulogic;
     PIPERX00STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX00STATUS : in std_logic_vector(2 downto 0);
     PIPERX00SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX00VALID : in std_ulogic;
     PIPERX01CHARISK : in std_logic_vector(1 downto 0);
     PIPERX01DATA : in std_logic_vector(31 downto 0);
     PIPERX01DATAVALID : in std_ulogic;
     PIPERX01ELECIDLE : in std_ulogic;
     PIPERX01EQDONE : in std_ulogic;
     PIPERX01EQLPADAPTDONE : in std_ulogic;
     PIPERX01EQLPLFFSSEL : in std_ulogic;
     PIPERX01EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX01PHYSTATUS : in std_ulogic;
     PIPERX01STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX01STATUS : in std_logic_vector(2 downto 0);
     PIPERX01SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX01VALID : in std_ulogic;
     PIPERX02CHARISK : in std_logic_vector(1 downto 0);
     PIPERX02DATA : in std_logic_vector(31 downto 0);
     PIPERX02DATAVALID : in std_ulogic;
     PIPERX02ELECIDLE : in std_ulogic;
     PIPERX02EQDONE : in std_ulogic;
     PIPERX02EQLPADAPTDONE : in std_ulogic;
     PIPERX02EQLPLFFSSEL : in std_ulogic;
     PIPERX02EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX02PHYSTATUS : in std_ulogic;
     PIPERX02STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX02STATUS : in std_logic_vector(2 downto 0);
     PIPERX02SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX02VALID : in std_ulogic;
     PIPERX03CHARISK : in std_logic_vector(1 downto 0);
     PIPERX03DATA : in std_logic_vector(31 downto 0);
     PIPERX03DATAVALID : in std_ulogic;
     PIPERX03ELECIDLE : in std_ulogic;
     PIPERX03EQDONE : in std_ulogic;
     PIPERX03EQLPADAPTDONE : in std_ulogic;
     PIPERX03EQLPLFFSSEL : in std_ulogic;
     PIPERX03EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX03PHYSTATUS : in std_ulogic;
     PIPERX03STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX03STATUS : in std_logic_vector(2 downto 0);
     PIPERX03SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX03VALID : in std_ulogic;
     PIPERX04CHARISK : in std_logic_vector(1 downto 0);
     PIPERX04DATA : in std_logic_vector(31 downto 0);
     PIPERX04DATAVALID : in std_ulogic;
     PIPERX04ELECIDLE : in std_ulogic;
     PIPERX04EQDONE : in std_ulogic;
     PIPERX04EQLPADAPTDONE : in std_ulogic;
     PIPERX04EQLPLFFSSEL : in std_ulogic;
     PIPERX04EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX04PHYSTATUS : in std_ulogic;
     PIPERX04STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX04STATUS : in std_logic_vector(2 downto 0);
     PIPERX04SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX04VALID : in std_ulogic;
     PIPERX05CHARISK : in std_logic_vector(1 downto 0);
     PIPERX05DATA : in std_logic_vector(31 downto 0);
     PIPERX05DATAVALID : in std_ulogic;
     PIPERX05ELECIDLE : in std_ulogic;
     PIPERX05EQDONE : in std_ulogic;
     PIPERX05EQLPADAPTDONE : in std_ulogic;
     PIPERX05EQLPLFFSSEL : in std_ulogic;
     PIPERX05EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX05PHYSTATUS : in std_ulogic;
     PIPERX05STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX05STATUS : in std_logic_vector(2 downto 0);
     PIPERX05SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX05VALID : in std_ulogic;
     PIPERX06CHARISK : in std_logic_vector(1 downto 0);
     PIPERX06DATA : in std_logic_vector(31 downto 0);
     PIPERX06DATAVALID : in std_ulogic;
     PIPERX06ELECIDLE : in std_ulogic;
     PIPERX06EQDONE : in std_ulogic;
     PIPERX06EQLPADAPTDONE : in std_ulogic;
     PIPERX06EQLPLFFSSEL : in std_ulogic;
     PIPERX06EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX06PHYSTATUS : in std_ulogic;
     PIPERX06STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX06STATUS : in std_logic_vector(2 downto 0);
     PIPERX06SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX06VALID : in std_ulogic;
     PIPERX07CHARISK : in std_logic_vector(1 downto 0);
     PIPERX07DATA : in std_logic_vector(31 downto 0);
     PIPERX07DATAVALID : in std_ulogic;
     PIPERX07ELECIDLE : in std_ulogic;
     PIPERX07EQDONE : in std_ulogic;
     PIPERX07EQLPADAPTDONE : in std_ulogic;
     PIPERX07EQLPLFFSSEL : in std_ulogic;
     PIPERX07EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX07PHYSTATUS : in std_ulogic;
     PIPERX07STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX07STATUS : in std_logic_vector(2 downto 0);
     PIPERX07SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX07VALID : in std_ulogic;
     PIPERX08CHARISK : in std_logic_vector(1 downto 0);
     PIPERX08DATA : in std_logic_vector(31 downto 0);
     PIPERX08DATAVALID : in std_ulogic;
     PIPERX08ELECIDLE : in std_ulogic;
     PIPERX08EQDONE : in std_ulogic;
     PIPERX08EQLPADAPTDONE : in std_ulogic;
     PIPERX08EQLPLFFSSEL : in std_ulogic;
     PIPERX08EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX08PHYSTATUS : in std_ulogic;
     PIPERX08STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX08STATUS : in std_logic_vector(2 downto 0);
     PIPERX08SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX08VALID : in std_ulogic;
     PIPERX09CHARISK : in std_logic_vector(1 downto 0);
     PIPERX09DATA : in std_logic_vector(31 downto 0);
     PIPERX09DATAVALID : in std_ulogic;
     PIPERX09ELECIDLE : in std_ulogic;
     PIPERX09EQDONE : in std_ulogic;
     PIPERX09EQLPADAPTDONE : in std_ulogic;
     PIPERX09EQLPLFFSSEL : in std_ulogic;
     PIPERX09EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX09PHYSTATUS : in std_ulogic;
     PIPERX09STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX09STATUS : in std_logic_vector(2 downto 0);
     PIPERX09SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX09VALID : in std_ulogic;
     PIPERX10CHARISK : in std_logic_vector(1 downto 0);
     PIPERX10DATA : in std_logic_vector(31 downto 0);
     PIPERX10DATAVALID : in std_ulogic;
     PIPERX10ELECIDLE : in std_ulogic;
     PIPERX10EQDONE : in std_ulogic;
     PIPERX10EQLPADAPTDONE : in std_ulogic;
     PIPERX10EQLPLFFSSEL : in std_ulogic;
     PIPERX10EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX10PHYSTATUS : in std_ulogic;
     PIPERX10STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX10STATUS : in std_logic_vector(2 downto 0);
     PIPERX10SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX10VALID : in std_ulogic;
     PIPERX11CHARISK : in std_logic_vector(1 downto 0);
     PIPERX11DATA : in std_logic_vector(31 downto 0);
     PIPERX11DATAVALID : in std_ulogic;
     PIPERX11ELECIDLE : in std_ulogic;
     PIPERX11EQDONE : in std_ulogic;
     PIPERX11EQLPADAPTDONE : in std_ulogic;
     PIPERX11EQLPLFFSSEL : in std_ulogic;
     PIPERX11EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX11PHYSTATUS : in std_ulogic;
     PIPERX11STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX11STATUS : in std_logic_vector(2 downto 0);
     PIPERX11SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX11VALID : in std_ulogic;
     PIPERX12CHARISK : in std_logic_vector(1 downto 0);
     PIPERX12DATA : in std_logic_vector(31 downto 0);
     PIPERX12DATAVALID : in std_ulogic;
     PIPERX12ELECIDLE : in std_ulogic;
     PIPERX12EQDONE : in std_ulogic;
     PIPERX12EQLPADAPTDONE : in std_ulogic;
     PIPERX12EQLPLFFSSEL : in std_ulogic;
     PIPERX12EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX12PHYSTATUS : in std_ulogic;
     PIPERX12STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX12STATUS : in std_logic_vector(2 downto 0);
     PIPERX12SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX12VALID : in std_ulogic;
     PIPERX13CHARISK : in std_logic_vector(1 downto 0);
     PIPERX13DATA : in std_logic_vector(31 downto 0);
     PIPERX13DATAVALID : in std_ulogic;
     PIPERX13ELECIDLE : in std_ulogic;
     PIPERX13EQDONE : in std_ulogic;
     PIPERX13EQLPADAPTDONE : in std_ulogic;
     PIPERX13EQLPLFFSSEL : in std_ulogic;
     PIPERX13EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX13PHYSTATUS : in std_ulogic;
     PIPERX13STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX13STATUS : in std_logic_vector(2 downto 0);
     PIPERX13SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX13VALID : in std_ulogic;
     PIPERX14CHARISK : in std_logic_vector(1 downto 0);
     PIPERX14DATA : in std_logic_vector(31 downto 0);
     PIPERX14DATAVALID : in std_ulogic;
     PIPERX14ELECIDLE : in std_ulogic;
     PIPERX14EQDONE : in std_ulogic;
     PIPERX14EQLPADAPTDONE : in std_ulogic;
     PIPERX14EQLPLFFSSEL : in std_ulogic;
     PIPERX14EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX14PHYSTATUS : in std_ulogic;
     PIPERX14STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX14STATUS : in std_logic_vector(2 downto 0);
     PIPERX14SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX14VALID : in std_ulogic;
     PIPERX15CHARISK : in std_logic_vector(1 downto 0);
     PIPERX15DATA : in std_logic_vector(31 downto 0);
     PIPERX15DATAVALID : in std_ulogic;
     PIPERX15ELECIDLE : in std_ulogic;
     PIPERX15EQDONE : in std_ulogic;
     PIPERX15EQLPADAPTDONE : in std_ulogic;
     PIPERX15EQLPLFFSSEL : in std_ulogic;
     PIPERX15EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX15PHYSTATUS : in std_ulogic;
     PIPERX15STARTBLOCK : in std_logic_vector(1 downto 0);
     PIPERX15STATUS : in std_logic_vector(2 downto 0);
     PIPERX15SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX15VALID : in std_ulogic;
     PIPETX00EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX00EQDONE : in std_ulogic;
     PIPETX01EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX01EQDONE : in std_ulogic;
     PIPETX02EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX02EQDONE : in std_ulogic;
     PIPETX03EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX03EQDONE : in std_ulogic;
     PIPETX04EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX04EQDONE : in std_ulogic;
     PIPETX05EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX05EQDONE : in std_ulogic;
     PIPETX06EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX06EQDONE : in std_ulogic;
     PIPETX07EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX07EQDONE : in std_ulogic;
     PIPETX08EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX08EQDONE : in std_ulogic;
     PIPETX09EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX09EQDONE : in std_ulogic;
     PIPETX10EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX10EQDONE : in std_ulogic;
     PIPETX11EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX11EQDONE : in std_ulogic;
     PIPETX12EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX12EQDONE : in std_ulogic;
     PIPETX13EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX13EQDONE : in std_ulogic;
     PIPETX14EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX14EQDONE : in std_ulogic;
     PIPETX15EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX15EQDONE : in std_ulogic;
     PLEQRESETEIEOSCOUNT : in std_ulogic;
     PLGEN2UPSTREAMPREFERDEEMPH : in std_ulogic;
     PLGEN34REDOEQSPEED : in std_ulogic;
     PLGEN34REDOEQUALIZATION : in std_ulogic;
     RESETN : in std_ulogic;
     SAXISCCIXTXTDATA : in std_logic_vector(255 downto 0);
     SAXISCCIXTXTUSER : in std_logic_vector(45 downto 0);
     SAXISCCIXTXTVALID : in std_ulogic;
     SAXISCCTDATA : in std_logic_vector(255 downto 0);
     SAXISCCTKEEP : in std_logic_vector(7 downto 0);
     SAXISCCTLAST : in std_ulogic;
     SAXISCCTUSER : in std_logic_vector(32 downto 0);
     SAXISCCTVALID : in std_ulogic;
     SAXISRQTDATA : in std_logic_vector(255 downto 0);
     SAXISRQTKEEP : in std_logic_vector(7 downto 0);
     SAXISRQTLAST : in std_ulogic;
     SAXISRQTUSER : in std_logic_vector(61 downto 0);
     SAXISRQTVALID : in std_ulogic;
     USERCLK : in std_ulogic;
     USERCLK2 : in std_ulogic;
     USERCLKEN : in std_ulogic;
     USERSPAREIN : in std_logic_vector(31 downto 0)
  );
end component;
attribute BOX_TYPE of
  PCIE4CE4 : component is "PRIMITIVE";

----- component PCIE_2_1 -----
component PCIE_2_1
  generic (
     AER_BASE_PTR : bit_vector := X"140";
     AER_CAP_ECRC_CHECK_CAPABLE : string := "FALSE";
     AER_CAP_ECRC_GEN_CAPABLE : string := "FALSE";
     AER_CAP_ID : bit_vector := X"0001";
     AER_CAP_MULTIHEADER : string := "FALSE";
     AER_CAP_NEXTPTR : bit_vector := X"178";
     AER_CAP_ON : string := "FALSE";
     AER_CAP_OPTIONAL_ERR_SUPPORT : bit_vector := X"000000";
     AER_CAP_PERMIT_ROOTERR_UPDATE : string := "TRUE";
     AER_CAP_VERSION : bit_vector := X"2";
     ALLOW_X8_GEN2 : string := "FALSE";
     BAR0 : bit_vector := X"FFFFFF00";
     BAR1 : bit_vector := X"FFFF0000";
     BAR2 : bit_vector := X"FFFF000C";
     BAR3 : bit_vector := X"FFFFFFFF";
     BAR4 : bit_vector := X"00000000";
     BAR5 : bit_vector := X"00000000";
     CAPABILITIES_PTR : bit_vector := X"40";
     CARDBUS_CIS_POINTER : bit_vector := X"00000000";
     CFG_ECRC_ERR_CPLSTAT : integer := 0;
     CLASS_CODE : bit_vector := X"000000";
     CMD_INTX_IMPLEMENTED : string := "TRUE";
     CPL_TIMEOUT_DISABLE_SUPPORTED : string := "FALSE";
     CPL_TIMEOUT_RANGES_SUPPORTED : bit_vector := X"0";
     CRM_MODULE_RSTS : bit_vector := X"00";
     DEV_CAP2_ARI_FORWARDING_SUPPORTED : string := "FALSE";
     DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED : string := "FALSE";
     DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED : string := "FALSE";
     DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED : string := "FALSE";
     DEV_CAP2_CAS128_COMPLETER_SUPPORTED : string := "FALSE";
     DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED : string := "FALSE";
     DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED : string := "FALSE";
     DEV_CAP2_LTR_MECHANISM_SUPPORTED : string := "FALSE";
     DEV_CAP2_MAX_ENDEND_TLP_PREFIXES : bit_vector := X"0";
     DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING : string := "FALSE";
     DEV_CAP2_TPH_COMPLETER_SUPPORTED : bit_vector := X"0";
     DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE : string := "TRUE";
     DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE : string := "TRUE";
     DEV_CAP_ENDPOINT_L0S_LATENCY : integer := 0;
     DEV_CAP_ENDPOINT_L1_LATENCY : integer := 0;
     DEV_CAP_EXT_TAG_SUPPORTED : string := "TRUE";
     DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string := "FALSE";
     DEV_CAP_MAX_PAYLOAD_SUPPORTED : integer := 2;
     DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT : integer := 0;
     DEV_CAP_ROLE_BASED_ERROR : string := "TRUE";
     DEV_CAP_RSVD_14_12 : integer := 0;
     DEV_CAP_RSVD_17_16 : integer := 0;
     DEV_CAP_RSVD_31_29 : integer := 0;
     DEV_CONTROL_AUX_POWER_SUPPORTED : string := "FALSE";
     DEV_CONTROL_EXT_TAG_DEFAULT : string := "FALSE";
     DISABLE_ASPM_L1_TIMER : string := "FALSE";
     DISABLE_BAR_FILTERING : string := "FALSE";
     DISABLE_ERR_MSG : string := "FALSE";
     DISABLE_ID_CHECK : string := "FALSE";
     DISABLE_LANE_REVERSAL : string := "FALSE";
     DISABLE_LOCKED_FILTER : string := "FALSE";
     DISABLE_PPM_FILTER : string := "FALSE";
     DISABLE_RX_POISONED_RESP : string := "FALSE";
     DISABLE_RX_TC_FILTER : string := "FALSE";
     DISABLE_SCRAMBLING : string := "FALSE";
     DNSTREAM_LINK_NUM : bit_vector := X"00";
     DSN_BASE_PTR : bit_vector := X"100";
     DSN_CAP_ID : bit_vector := X"0003";
     DSN_CAP_NEXTPTR : bit_vector := X"10C";
     DSN_CAP_ON : string := "TRUE";
     DSN_CAP_VERSION : bit_vector := X"1";
     ENABLE_MSG_ROUTE : bit_vector := X"000";
     ENABLE_RX_TD_ECRC_TRIM : string := "FALSE";
     ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED : string := "FALSE";
     ENTER_RVRY_EI_L0 : string := "TRUE";
     EXIT_LOOPBACK_ON_EI : string := "TRUE";
     EXPANSION_ROM : bit_vector := X"FFFFF001";
     EXT_CFG_CAP_PTR : bit_vector := X"3F";
     EXT_CFG_XP_CAP_PTR : bit_vector := X"3FF";
     HEADER_TYPE : bit_vector := X"00";
     INFER_EI : bit_vector := X"00";
     INTERRUPT_PIN : bit_vector := X"01";
     INTERRUPT_STAT_AUTO : string := "TRUE";
     IS_SWITCH : string := "FALSE";
     LAST_CONFIG_DWORD : bit_vector := X"3FF";
     LINK_CAP_ASPM_OPTIONALITY : string := "TRUE";
     LINK_CAP_ASPM_SUPPORT : integer := 1;
     LINK_CAP_CLOCK_POWER_MANAGEMENT : string := "FALSE";
     LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP : string := "FALSE";
     LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer := 7;
     LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer := 7;
     LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer := 7;
     LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer := 7;
     LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP : string := "FALSE";
     LINK_CAP_MAX_LINK_SPEED : bit_vector := X"1";
     LINK_CAP_MAX_LINK_WIDTH : bit_vector := X"08";
     LINK_CAP_RSVD_23 : integer := 0;
     LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE : string := "FALSE";
     LINK_CONTROL_RCB : integer := 0;
     LINK_CTRL2_DEEMPHASIS : string := "FALSE";
     LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE : string := "FALSE";
     LINK_CTRL2_TARGET_LINK_SPEED : bit_vector := X"2";
     LINK_STATUS_SLOT_CLOCK_CONFIG : string := "TRUE";
     LL_ACK_TIMEOUT : bit_vector := X"0000";
     LL_ACK_TIMEOUT_EN : string := "FALSE";
     LL_ACK_TIMEOUT_FUNC : integer := 0;
     LL_REPLAY_TIMEOUT : bit_vector := X"0000";
     LL_REPLAY_TIMEOUT_EN : string := "FALSE";
     LL_REPLAY_TIMEOUT_FUNC : integer := 0;
     LTSSM_MAX_LINK_WIDTH : bit_vector := X"01";
     MPS_FORCE : string := "FALSE";
     MSIX_BASE_PTR : bit_vector := X"9C";
     MSIX_CAP_ID : bit_vector := X"11";
     MSIX_CAP_NEXTPTR : bit_vector := X"00";
     MSIX_CAP_ON : string := "FALSE";
     MSIX_CAP_PBA_BIR : integer := 0;
     MSIX_CAP_PBA_OFFSET : bit_vector := X"00000050";
     MSIX_CAP_TABLE_BIR : integer := 0;
     MSIX_CAP_TABLE_OFFSET : bit_vector := X"00000040";
     MSIX_CAP_TABLE_SIZE : bit_vector := X"000";
     MSI_BASE_PTR : bit_vector := X"48";
     MSI_CAP_64_BIT_ADDR_CAPABLE : string := "TRUE";
     MSI_CAP_ID : bit_vector := X"05";
     MSI_CAP_MULTIMSGCAP : integer := 0;
     MSI_CAP_MULTIMSG_EXTENSION : integer := 0;
     MSI_CAP_NEXTPTR : bit_vector := X"60";
     MSI_CAP_ON : string := "FALSE";
     MSI_CAP_PER_VECTOR_MASKING_CAPABLE : string := "TRUE";
     N_FTS_COMCLK_GEN1 : integer := 255;
     N_FTS_COMCLK_GEN2 : integer := 255;
     N_FTS_GEN1 : integer := 255;
     N_FTS_GEN2 : integer := 255;
     PCIE_BASE_PTR : bit_vector := X"60";
     PCIE_CAP_CAPABILITY_ID : bit_vector := X"10";
     PCIE_CAP_CAPABILITY_VERSION : bit_vector := X"2";
     PCIE_CAP_DEVICE_PORT_TYPE : bit_vector := X"0";
     PCIE_CAP_NEXTPTR : bit_vector := X"9C";
     PCIE_CAP_ON : string := "TRUE";
     PCIE_CAP_RSVD_15_14 : integer := 0;
     PCIE_CAP_SLOT_IMPLEMENTED : string := "FALSE";
     PCIE_REVISION : integer := 2;
     PL_AUTO_CONFIG : integer := 0;
     PL_FAST_TRAIN : string := "FALSE";
     PM_ASPML0S_TIMEOUT : bit_vector := X"0000";
     PM_ASPML0S_TIMEOUT_EN : string := "FALSE";
     PM_ASPML0S_TIMEOUT_FUNC : integer := 0;
     PM_ASPM_FASTEXIT : string := "FALSE";
     PM_BASE_PTR : bit_vector := X"40";
     PM_CAP_AUXCURRENT : integer := 0;
     PM_CAP_D1SUPPORT : string := "TRUE";
     PM_CAP_D2SUPPORT : string := "TRUE";
     PM_CAP_DSI : string := "FALSE";
     PM_CAP_ID : bit_vector := X"01";
     PM_CAP_NEXTPTR : bit_vector := X"48";
     PM_CAP_ON : string := "TRUE";
     PM_CAP_PMESUPPORT : bit_vector := X"0F";
     PM_CAP_PME_CLOCK : string := "FALSE";
     PM_CAP_RSVD_04 : integer := 0;
     PM_CAP_VERSION : integer := 3;
     PM_CSR_B2B3 : string := "FALSE";
     PM_CSR_BPCCEN : string := "FALSE";
     PM_CSR_NOSOFTRST : string := "TRUE";
     PM_DATA0 : bit_vector := X"01";
     PM_DATA1 : bit_vector := X"01";
     PM_DATA2 : bit_vector := X"01";
     PM_DATA3 : bit_vector := X"01";
     PM_DATA4 : bit_vector := X"01";
     PM_DATA5 : bit_vector := X"01";
     PM_DATA6 : bit_vector := X"01";
     PM_DATA7 : bit_vector := X"01";
     PM_DATA_SCALE0 : bit_vector := X"1";
     PM_DATA_SCALE1 : bit_vector := X"1";
     PM_DATA_SCALE2 : bit_vector := X"1";
     PM_DATA_SCALE3 : bit_vector := X"1";
     PM_DATA_SCALE4 : bit_vector := X"1";
     PM_DATA_SCALE5 : bit_vector := X"1";
     PM_DATA_SCALE6 : bit_vector := X"1";
     PM_DATA_SCALE7 : bit_vector := X"1";
     PM_MF : string := "FALSE";
     RBAR_BASE_PTR : bit_vector := X"178";
     RBAR_CAP_CONTROL_ENCODEDBAR0 : bit_vector := X"00";
     RBAR_CAP_CONTROL_ENCODEDBAR1 : bit_vector := X"00";
     RBAR_CAP_CONTROL_ENCODEDBAR2 : bit_vector := X"00";
     RBAR_CAP_CONTROL_ENCODEDBAR3 : bit_vector := X"00";
     RBAR_CAP_CONTROL_ENCODEDBAR4 : bit_vector := X"00";
     RBAR_CAP_CONTROL_ENCODEDBAR5 : bit_vector := X"00";
     RBAR_CAP_ID : bit_vector := X"0015";
     RBAR_CAP_INDEX0 : bit_vector := X"0";
     RBAR_CAP_INDEX1 : bit_vector := X"0";
     RBAR_CAP_INDEX2 : bit_vector := X"0";
     RBAR_CAP_INDEX3 : bit_vector := X"0";
     RBAR_CAP_INDEX4 : bit_vector := X"0";
     RBAR_CAP_INDEX5 : bit_vector := X"0";
     RBAR_CAP_NEXTPTR : bit_vector := X"000";
     RBAR_CAP_ON : string := "FALSE";
     RBAR_CAP_SUP0 : bit_vector := X"00000000";
     RBAR_CAP_SUP1 : bit_vector := X"00000000";
     RBAR_CAP_SUP2 : bit_vector := X"00000000";
     RBAR_CAP_SUP3 : bit_vector := X"00000000";
     RBAR_CAP_SUP4 : bit_vector := X"00000000";
     RBAR_CAP_SUP5 : bit_vector := X"00000000";
     RBAR_CAP_VERSION : bit_vector := X"1";
     RBAR_NUM : bit_vector := X"1";
     RECRC_CHK : integer := 0;
     RECRC_CHK_TRIM : string := "FALSE";
     ROOT_CAP_CRS_SW_VISIBILITY : string := "FALSE";
     RP_AUTO_SPD : bit_vector := X"1";
     RP_AUTO_SPD_LOOPCNT : bit_vector := X"1F";
     SELECT_DLL_IF : string := "FALSE";
     SIM_VERSION : string := "1.0";
     SLOT_CAP_ATT_BUTTON_PRESENT : string := "FALSE";
     SLOT_CAP_ATT_INDICATOR_PRESENT : string := "FALSE";
     SLOT_CAP_ELEC_INTERLOCK_PRESENT : string := "FALSE";
     SLOT_CAP_HOTPLUG_CAPABLE : string := "FALSE";
     SLOT_CAP_HOTPLUG_SURPRISE : string := "FALSE";
     SLOT_CAP_MRL_SENSOR_PRESENT : string := "FALSE";
     SLOT_CAP_NO_CMD_COMPLETED_SUPPORT : string := "FALSE";
     SLOT_CAP_PHYSICAL_SLOT_NUM : bit_vector := X"0000";
     SLOT_CAP_POWER_CONTROLLER_PRESENT : string := "FALSE";
     SLOT_CAP_POWER_INDICATOR_PRESENT : string := "FALSE";
     SLOT_CAP_SLOT_POWER_LIMIT_SCALE : integer := 0;
     SLOT_CAP_SLOT_POWER_LIMIT_VALUE : bit_vector := X"00";
     SPARE_BIT0 : integer := 0;
     SPARE_BIT1 : integer := 0;
     SPARE_BIT2 : integer := 0;
     SPARE_BIT3 : integer := 0;
     SPARE_BIT4 : integer := 0;
     SPARE_BIT5 : integer := 0;
     SPARE_BIT6 : integer := 0;
     SPARE_BIT7 : integer := 0;
     SPARE_BIT8 : integer := 0;
     SPARE_BYTE0 : bit_vector := X"00";
     SPARE_BYTE1 : bit_vector := X"00";
     SPARE_BYTE2 : bit_vector := X"00";
     SPARE_BYTE3 : bit_vector := X"00";
     SPARE_WORD0 : bit_vector := X"00000000";
     SPARE_WORD1 : bit_vector := X"00000000";
     SPARE_WORD2 : bit_vector := X"00000000";
     SPARE_WORD3 : bit_vector := X"00000000";
     SSL_MESSAGE_AUTO : string := "FALSE";
     TECRC_EP_INV : string := "FALSE";
     TL_RBYPASS : string := "FALSE";
     TL_RX_RAM_RADDR_LATENCY : integer := 0;
     TL_RX_RAM_RDATA_LATENCY : integer := 2;
     TL_RX_RAM_WRITE_LATENCY : integer := 0;
     TL_TFC_DISABLE : string := "FALSE";
     TL_TX_CHECKS_DISABLE : string := "FALSE";
     TL_TX_RAM_RADDR_LATENCY : integer := 0;
     TL_TX_RAM_RDATA_LATENCY : integer := 2;
     TL_TX_RAM_WRITE_LATENCY : integer := 0;
     TRN_DW : string := "FALSE";
     TRN_NP_FC : string := "FALSE";
     UPCONFIG_CAPABLE : string := "TRUE";
     UPSTREAM_FACING : string := "TRUE";
     UR_ATOMIC : string := "TRUE";
     UR_CFG1 : string := "TRUE";
     UR_INV_REQ : string := "TRUE";
     UR_PRS_RESPONSE : string := "TRUE";
     USER_CLK2_DIV2 : string := "FALSE";
     USER_CLK_FREQ : integer := 3;
     USE_RID_PINS : string := "FALSE";
     VC0_CPL_INFINITE : string := "TRUE";
     VC0_RX_RAM_LIMIT : bit_vector := X"03FF";
     VC0_TOTAL_CREDITS_CD : integer := 127;
     VC0_TOTAL_CREDITS_CH : integer := 31;
     VC0_TOTAL_CREDITS_NPD : integer := 24;
     VC0_TOTAL_CREDITS_NPH : integer := 12;
     VC0_TOTAL_CREDITS_PD : integer := 288;
     VC0_TOTAL_CREDITS_PH : integer := 32;
     VC0_TX_LASTPACKET : integer := 31;
     VC_BASE_PTR : bit_vector := X"10C";
     VC_CAP_ID : bit_vector := X"0002";
     VC_CAP_NEXTPTR : bit_vector := X"000";
     VC_CAP_ON : string := "FALSE";
     VC_CAP_REJECT_SNOOP_TRANSACTIONS : string := "FALSE";
     VC_CAP_VERSION : bit_vector := X"1";
     VSEC_BASE_PTR : bit_vector := X"128";
     VSEC_CAP_HDR_ID : bit_vector := X"1234";
     VSEC_CAP_HDR_LENGTH : bit_vector := X"018";
     VSEC_CAP_HDR_REVISION : bit_vector := X"1";
     VSEC_CAP_ID : bit_vector := X"000B";
     VSEC_CAP_IS_LINK_VISIBLE : string := "TRUE";
     VSEC_CAP_NEXTPTR : bit_vector := X"140";
     VSEC_CAP_ON : string := "FALSE";
     VSEC_CAP_VERSION : bit_vector := X"1"
  );
  port (
     CFGAERECRCCHECKEN : out std_ulogic;
     CFGAERECRCGENEN : out std_ulogic;
     CFGAERROOTERRCORRERRRECEIVED : out std_ulogic;
     CFGAERROOTERRCORRERRREPORTINGEN : out std_ulogic;
     CFGAERROOTERRFATALERRRECEIVED : out std_ulogic;
     CFGAERROOTERRFATALERRREPORTINGEN : out std_ulogic;
     CFGAERROOTERRNONFATALERRRECEIVED : out std_ulogic;
     CFGAERROOTERRNONFATALERRREPORTINGEN : out std_ulogic;
     CFGBRIDGESERREN : out std_ulogic;
     CFGCOMMANDBUSMASTERENABLE : out std_ulogic;
     CFGCOMMANDINTERRUPTDISABLE : out std_ulogic;
     CFGCOMMANDIOENABLE : out std_ulogic;
     CFGCOMMANDMEMENABLE : out std_ulogic;
     CFGCOMMANDSERREN : out std_ulogic;
     CFGDEVCONTROL2ARIFORWARDEN : out std_ulogic;
     CFGDEVCONTROL2ATOMICEGRESSBLOCK : out std_ulogic;
     CFGDEVCONTROL2ATOMICREQUESTEREN : out std_ulogic;
     CFGDEVCONTROL2CPLTIMEOUTDIS : out std_ulogic;
     CFGDEVCONTROL2CPLTIMEOUTVAL : out std_logic_vector(3 downto 0);
     CFGDEVCONTROL2IDOCPLEN : out std_ulogic;
     CFGDEVCONTROL2IDOREQEN : out std_ulogic;
     CFGDEVCONTROL2LTREN : out std_ulogic;
     CFGDEVCONTROL2TLPPREFIXBLOCK : out std_ulogic;
     CFGDEVCONTROLAUXPOWEREN : out std_ulogic;
     CFGDEVCONTROLCORRERRREPORTINGEN : out std_ulogic;
     CFGDEVCONTROLENABLERO : out std_ulogic;
     CFGDEVCONTROLEXTTAGEN : out std_ulogic;
     CFGDEVCONTROLFATALERRREPORTINGEN : out std_ulogic;
     CFGDEVCONTROLMAXPAYLOAD : out std_logic_vector(2 downto 0);
     CFGDEVCONTROLMAXREADREQ : out std_logic_vector(2 downto 0);
     CFGDEVCONTROLNONFATALREPORTINGEN : out std_ulogic;
     CFGDEVCONTROLNOSNOOPEN : out std_ulogic;
     CFGDEVCONTROLPHANTOMEN : out std_ulogic;
     CFGDEVCONTROLURERRREPORTINGEN : out std_ulogic;
     CFGDEVSTATUSCORRERRDETECTED : out std_ulogic;
     CFGDEVSTATUSFATALERRDETECTED : out std_ulogic;
     CFGDEVSTATUSNONFATALERRDETECTED : out std_ulogic;
     CFGDEVSTATUSURDETECTED : out std_ulogic;
     CFGERRAERHEADERLOGSETN : out std_ulogic;
     CFGERRCPLRDYN : out std_ulogic;
     CFGINTERRUPTDO : out std_logic_vector(7 downto 0);
     CFGINTERRUPTMMENABLE : out std_logic_vector(2 downto 0);
     CFGINTERRUPTMSIENABLE : out std_ulogic;
     CFGINTERRUPTMSIXENABLE : out std_ulogic;
     CFGINTERRUPTMSIXFM : out std_ulogic;
     CFGINTERRUPTRDYN : out std_ulogic;
     CFGLINKCONTROLASPMCONTROL : out std_logic_vector(1 downto 0);
     CFGLINKCONTROLAUTOBANDWIDTHINTEN : out std_ulogic;
     CFGLINKCONTROLBANDWIDTHINTEN : out std_ulogic;
     CFGLINKCONTROLCLOCKPMEN : out std_ulogic;
     CFGLINKCONTROLCOMMONCLOCK : out std_ulogic;
     CFGLINKCONTROLEXTENDEDSYNC : out std_ulogic;
     CFGLINKCONTROLHWAUTOWIDTHDIS : out std_ulogic;
     CFGLINKCONTROLLINKDISABLE : out std_ulogic;
     CFGLINKCONTROLRCB : out std_ulogic;
     CFGLINKCONTROLRETRAINLINK : out std_ulogic;
     CFGLINKSTATUSAUTOBANDWIDTHSTATUS : out std_ulogic;
     CFGLINKSTATUSBANDWIDTHSTATUS : out std_ulogic;
     CFGLINKSTATUSCURRENTSPEED : out std_logic_vector(1 downto 0);
     CFGLINKSTATUSDLLACTIVE : out std_ulogic;
     CFGLINKSTATUSLINKTRAINING : out std_ulogic;
     CFGLINKSTATUSNEGOTIATEDWIDTH : out std_logic_vector(3 downto 0);
     CFGMGMTDO : out std_logic_vector(31 downto 0);
     CFGMGMTRDWRDONEN : out std_ulogic;
     CFGMSGDATA : out std_logic_vector(15 downto 0);
     CFGMSGRECEIVED : out std_ulogic;
     CFGMSGRECEIVEDASSERTINTA : out std_ulogic;
     CFGMSGRECEIVEDASSERTINTB : out std_ulogic;
     CFGMSGRECEIVEDASSERTINTC : out std_ulogic;
     CFGMSGRECEIVEDASSERTINTD : out std_ulogic;
     CFGMSGRECEIVEDDEASSERTINTA : out std_ulogic;
     CFGMSGRECEIVEDDEASSERTINTB : out std_ulogic;
     CFGMSGRECEIVEDDEASSERTINTC : out std_ulogic;
     CFGMSGRECEIVEDDEASSERTINTD : out std_ulogic;
     CFGMSGRECEIVEDERRCOR : out std_ulogic;
     CFGMSGRECEIVEDERRFATAL : out std_ulogic;
     CFGMSGRECEIVEDERRNONFATAL : out std_ulogic;
     CFGMSGRECEIVEDPMASNAK : out std_ulogic;
     CFGMSGRECEIVEDPMETO : out std_ulogic;
     CFGMSGRECEIVEDPMETOACK : out std_ulogic;
     CFGMSGRECEIVEDPMPME : out std_ulogic;
     CFGMSGRECEIVEDSETSLOTPOWERLIMIT : out std_ulogic;
     CFGMSGRECEIVEDUNLOCK : out std_ulogic;
     CFGPCIELINKSTATE : out std_logic_vector(2 downto 0);
     CFGPMCSRPMEEN : out std_ulogic;
     CFGPMCSRPMESTATUS : out std_ulogic;
     CFGPMCSRPOWERSTATE : out std_logic_vector(1 downto 0);
     CFGPMRCVASREQL1N : out std_ulogic;
     CFGPMRCVENTERL1N : out std_ulogic;
     CFGPMRCVENTERL23N : out std_ulogic;
     CFGPMRCVREQACKN : out std_ulogic;
     CFGROOTCONTROLPMEINTEN : out std_ulogic;
     CFGROOTCONTROLSYSERRCORRERREN : out std_ulogic;
     CFGROOTCONTROLSYSERRFATALERREN : out std_ulogic;
     CFGROOTCONTROLSYSERRNONFATALERREN : out std_ulogic;
     CFGSLOTCONTROLELECTROMECHILCTLPULSE : out std_ulogic;
     CFGTRANSACTION : out std_ulogic;
     CFGTRANSACTIONADDR : out std_logic_vector(6 downto 0);
     CFGTRANSACTIONTYPE : out std_ulogic;
     CFGVCTCVCMAP : out std_logic_vector(6 downto 0);
     DBGSCLRA : out std_ulogic;
     DBGSCLRB : out std_ulogic;
     DBGSCLRC : out std_ulogic;
     DBGSCLRD : out std_ulogic;
     DBGSCLRE : out std_ulogic;
     DBGSCLRF : out std_ulogic;
     DBGSCLRG : out std_ulogic;
     DBGSCLRH : out std_ulogic;
     DBGSCLRI : out std_ulogic;
     DBGSCLRJ : out std_ulogic;
     DBGSCLRK : out std_ulogic;
     DBGVECA : out std_logic_vector(63 downto 0);
     DBGVECB : out std_logic_vector(63 downto 0);
     DBGVECC : out std_logic_vector(11 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     LL2BADDLLPERR : out std_ulogic;
     LL2BADTLPERR : out std_ulogic;
     LL2LINKSTATUS : out std_logic_vector(4 downto 0);
     LL2PROTOCOLERR : out std_ulogic;
     LL2RECEIVERERR : out std_ulogic;
     LL2REPLAYROERR : out std_ulogic;
     LL2REPLAYTOERR : out std_ulogic;
     LL2SUSPENDOK : out std_ulogic;
     LL2TFCINIT1SEQ : out std_ulogic;
     LL2TFCINIT2SEQ : out std_ulogic;
     LL2TXIDLE : out std_ulogic;
     LNKCLKEN : out std_ulogic;
     MIMRXRADDR : out std_logic_vector(12 downto 0);
     MIMRXREN : out std_ulogic;
     MIMRXWADDR : out std_logic_vector(12 downto 0);
     MIMRXWDATA : out std_logic_vector(67 downto 0);
     MIMRXWEN : out std_ulogic;
     MIMTXRADDR : out std_logic_vector(12 downto 0);
     MIMTXREN : out std_ulogic;
     MIMTXWADDR : out std_logic_vector(12 downto 0);
     MIMTXWDATA : out std_logic_vector(68 downto 0);
     MIMTXWEN : out std_ulogic;
     PIPERX0POLARITY : out std_ulogic;
     PIPERX1POLARITY : out std_ulogic;
     PIPERX2POLARITY : out std_ulogic;
     PIPERX3POLARITY : out std_ulogic;
     PIPERX4POLARITY : out std_ulogic;
     PIPERX5POLARITY : out std_ulogic;
     PIPERX6POLARITY : out std_ulogic;
     PIPERX7POLARITY : out std_ulogic;
     PIPETX0CHARISK : out std_logic_vector(1 downto 0);
     PIPETX0COMPLIANCE : out std_ulogic;
     PIPETX0DATA : out std_logic_vector(15 downto 0);
     PIPETX0ELECIDLE : out std_ulogic;
     PIPETX0POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX1CHARISK : out std_logic_vector(1 downto 0);
     PIPETX1COMPLIANCE : out std_ulogic;
     PIPETX1DATA : out std_logic_vector(15 downto 0);
     PIPETX1ELECIDLE : out std_ulogic;
     PIPETX1POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX2CHARISK : out std_logic_vector(1 downto 0);
     PIPETX2COMPLIANCE : out std_ulogic;
     PIPETX2DATA : out std_logic_vector(15 downto 0);
     PIPETX2ELECIDLE : out std_ulogic;
     PIPETX2POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX3CHARISK : out std_logic_vector(1 downto 0);
     PIPETX3COMPLIANCE : out std_ulogic;
     PIPETX3DATA : out std_logic_vector(15 downto 0);
     PIPETX3ELECIDLE : out std_ulogic;
     PIPETX3POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX4CHARISK : out std_logic_vector(1 downto 0);
     PIPETX4COMPLIANCE : out std_ulogic;
     PIPETX4DATA : out std_logic_vector(15 downto 0);
     PIPETX4ELECIDLE : out std_ulogic;
     PIPETX4POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX5CHARISK : out std_logic_vector(1 downto 0);
     PIPETX5COMPLIANCE : out std_ulogic;
     PIPETX5DATA : out std_logic_vector(15 downto 0);
     PIPETX5ELECIDLE : out std_ulogic;
     PIPETX5POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX6CHARISK : out std_logic_vector(1 downto 0);
     PIPETX6COMPLIANCE : out std_ulogic;
     PIPETX6DATA : out std_logic_vector(15 downto 0);
     PIPETX6ELECIDLE : out std_ulogic;
     PIPETX6POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX7CHARISK : out std_logic_vector(1 downto 0);
     PIPETX7COMPLIANCE : out std_ulogic;
     PIPETX7DATA : out std_logic_vector(15 downto 0);
     PIPETX7ELECIDLE : out std_ulogic;
     PIPETX7POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETXDEEMPH : out std_ulogic;
     PIPETXMARGIN : out std_logic_vector(2 downto 0);
     PIPETXRATE : out std_ulogic;
     PIPETXRCVRDET : out std_ulogic;
     PIPETXRESET : out std_ulogic;
     PL2L0REQ : out std_ulogic;
     PL2LINKUP : out std_ulogic;
     PL2RECEIVERERR : out std_ulogic;
     PL2RECOVERY : out std_ulogic;
     PL2RXELECIDLE : out std_ulogic;
     PL2RXPMSTATE : out std_logic_vector(1 downto 0);
     PL2SUSPENDOK : out std_ulogic;
     PLDBGVEC : out std_logic_vector(11 downto 0);
     PLDIRECTEDCHANGEDONE : out std_ulogic;
     PLINITIALLINKWIDTH : out std_logic_vector(2 downto 0);
     PLLANEREVERSALMODE : out std_logic_vector(1 downto 0);
     PLLINKGEN2CAP : out std_ulogic;
     PLLINKPARTNERGEN2SUPPORTED : out std_ulogic;
     PLLINKUPCFGCAP : out std_ulogic;
     PLLTSSMSTATE : out std_logic_vector(5 downto 0);
     PLPHYLNKUPN : out std_ulogic;
     PLRECEIVEDHOTRST : out std_ulogic;
     PLRXPMSTATE : out std_logic_vector(1 downto 0);
     PLSELLNKRATE : out std_ulogic;
     PLSELLNKWIDTH : out std_logic_vector(1 downto 0);
     PLTXPMSTATE : out std_logic_vector(2 downto 0);
     RECEIVEDFUNCLVLRSTN : out std_ulogic;
     TL2ASPMSUSPENDCREDITCHECKOK : out std_ulogic;
     TL2ASPMSUSPENDREQ : out std_ulogic;
     TL2ERRFCPE : out std_ulogic;
     TL2ERRHDR : out std_logic_vector(63 downto 0);
     TL2ERRMALFORMED : out std_ulogic;
     TL2ERRRXOVERFLOW : out std_ulogic;
     TL2PPMSUSPENDOK : out std_ulogic;
     TRNFCCPLD : out std_logic_vector(11 downto 0);
     TRNFCCPLH : out std_logic_vector(7 downto 0);
     TRNFCNPD : out std_logic_vector(11 downto 0);
     TRNFCNPH : out std_logic_vector(7 downto 0);
     TRNFCPD : out std_logic_vector(11 downto 0);
     TRNFCPH : out std_logic_vector(7 downto 0);
     TRNLNKUP : out std_ulogic;
     TRNRBARHIT : out std_logic_vector(7 downto 0);
     TRNRD : out std_logic_vector(127 downto 0);
     TRNRDLLPDATA : out std_logic_vector(63 downto 0);
     TRNRDLLPSRCRDY : out std_logic_vector(1 downto 0);
     TRNRECRCERR : out std_ulogic;
     TRNREOF : out std_ulogic;
     TRNRERRFWD : out std_ulogic;
     TRNRREM : out std_logic_vector(1 downto 0);
     TRNRSOF : out std_ulogic;
     TRNRSRCDSC : out std_ulogic;
     TRNRSRCRDY : out std_ulogic;
     TRNTBUFAV : out std_logic_vector(5 downto 0);
     TRNTCFGREQ : out std_ulogic;
     TRNTDLLPDSTRDY : out std_ulogic;
     TRNTDSTRDY : out std_logic_vector(3 downto 0);
     TRNTERRDROP : out std_ulogic;
     USERRSTN : out std_ulogic;
     CFGAERINTERRUPTMSGNUM : in std_logic_vector(4 downto 0);
     CFGDEVID : in std_logic_vector(15 downto 0);
     CFGDSBUSNUMBER : in std_logic_vector(7 downto 0);
     CFGDSDEVICENUMBER : in std_logic_vector(4 downto 0);
     CFGDSFUNCTIONNUMBER : in std_logic_vector(2 downto 0);
     CFGDSN : in std_logic_vector(63 downto 0);
     CFGERRACSN : in std_ulogic;
     CFGERRAERHEADERLOG : in std_logic_vector(127 downto 0);
     CFGERRATOMICEGRESSBLOCKEDN : in std_ulogic;
     CFGERRCORN : in std_ulogic;
     CFGERRCPLABORTN : in std_ulogic;
     CFGERRCPLTIMEOUTN : in std_ulogic;
     CFGERRCPLUNEXPECTN : in std_ulogic;
     CFGERRECRCN : in std_ulogic;
     CFGERRINTERNALCORN : in std_ulogic;
     CFGERRINTERNALUNCORN : in std_ulogic;
     CFGERRLOCKEDN : in std_ulogic;
     CFGERRMALFORMEDN : in std_ulogic;
     CFGERRMCBLOCKEDN : in std_ulogic;
     CFGERRNORECOVERYN : in std_ulogic;
     CFGERRPOISONEDN : in std_ulogic;
     CFGERRPOSTEDN : in std_ulogic;
     CFGERRTLPCPLHEADER : in std_logic_vector(47 downto 0);
     CFGERRURN : in std_ulogic;
     CFGFORCECOMMONCLOCKOFF : in std_ulogic;
     CFGFORCEEXTENDEDSYNCON : in std_ulogic;
     CFGFORCEMPS : in std_logic_vector(2 downto 0);
     CFGINTERRUPTASSERTN : in std_ulogic;
     CFGINTERRUPTDI : in std_logic_vector(7 downto 0);
     CFGINTERRUPTN : in std_ulogic;
     CFGINTERRUPTSTATN : in std_ulogic;
     CFGMGMTBYTEENN : in std_logic_vector(3 downto 0);
     CFGMGMTDI : in std_logic_vector(31 downto 0);
     CFGMGMTDWADDR : in std_logic_vector(9 downto 0);
     CFGMGMTRDENN : in std_ulogic;
     CFGMGMTWRENN : in std_ulogic;
     CFGMGMTWRREADONLYN : in std_ulogic;
     CFGMGMTWRRW1CASRWN : in std_ulogic;
     CFGPCIECAPINTERRUPTMSGNUM : in std_logic_vector(4 downto 0);
     CFGPMFORCESTATE : in std_logic_vector(1 downto 0);
     CFGPMFORCESTATEENN : in std_ulogic;
     CFGPMHALTASPML0SN : in std_ulogic;
     CFGPMHALTASPML1N : in std_ulogic;
     CFGPMSENDPMETON : in std_ulogic;
     CFGPMTURNOFFOKN : in std_ulogic;
     CFGPMWAKEN : in std_ulogic;
     CFGPORTNUMBER : in std_logic_vector(7 downto 0);
     CFGREVID : in std_logic_vector(7 downto 0);
     CFGSUBSYSID : in std_logic_vector(15 downto 0);
     CFGSUBSYSVENDID : in std_logic_vector(15 downto 0);
     CFGTRNPENDINGN : in std_ulogic;
     CFGVENDID : in std_logic_vector(15 downto 0);
     CMRSTN : in std_ulogic;
     CMSTICKYRSTN : in std_ulogic;
     DBGMODE : in std_logic_vector(1 downto 0);
     DBGSUBMODE : in std_ulogic;
     DLRSTN : in std_ulogic;
     DRPADDR : in std_logic_vector(8 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     FUNCLVLRSTN : in std_ulogic;
     LL2SENDASREQL1 : in std_ulogic;
     LL2SENDENTERL1 : in std_ulogic;
     LL2SENDENTERL23 : in std_ulogic;
     LL2SENDPMACK : in std_ulogic;
     LL2SUSPENDNOW : in std_ulogic;
     LL2TLPRCV : in std_ulogic;
     MIMRXRDATA : in std_logic_vector(67 downto 0);
     MIMTXRDATA : in std_logic_vector(68 downto 0);
     PIPECLK : in std_ulogic;
     PIPERX0CHANISALIGNED : in std_ulogic;
     PIPERX0CHARISK : in std_logic_vector(1 downto 0);
     PIPERX0DATA : in std_logic_vector(15 downto 0);
     PIPERX0ELECIDLE : in std_ulogic;
     PIPERX0PHYSTATUS : in std_ulogic;
     PIPERX0STATUS : in std_logic_vector(2 downto 0);
     PIPERX0VALID : in std_ulogic;
     PIPERX1CHANISALIGNED : in std_ulogic;
     PIPERX1CHARISK : in std_logic_vector(1 downto 0);
     PIPERX1DATA : in std_logic_vector(15 downto 0);
     PIPERX1ELECIDLE : in std_ulogic;
     PIPERX1PHYSTATUS : in std_ulogic;
     PIPERX1STATUS : in std_logic_vector(2 downto 0);
     PIPERX1VALID : in std_ulogic;
     PIPERX2CHANISALIGNED : in std_ulogic;
     PIPERX2CHARISK : in std_logic_vector(1 downto 0);
     PIPERX2DATA : in std_logic_vector(15 downto 0);
     PIPERX2ELECIDLE : in std_ulogic;
     PIPERX2PHYSTATUS : in std_ulogic;
     PIPERX2STATUS : in std_logic_vector(2 downto 0);
     PIPERX2VALID : in std_ulogic;
     PIPERX3CHANISALIGNED : in std_ulogic;
     PIPERX3CHARISK : in std_logic_vector(1 downto 0);
     PIPERX3DATA : in std_logic_vector(15 downto 0);
     PIPERX3ELECIDLE : in std_ulogic;
     PIPERX3PHYSTATUS : in std_ulogic;
     PIPERX3STATUS : in std_logic_vector(2 downto 0);
     PIPERX3VALID : in std_ulogic;
     PIPERX4CHANISALIGNED : in std_ulogic;
     PIPERX4CHARISK : in std_logic_vector(1 downto 0);
     PIPERX4DATA : in std_logic_vector(15 downto 0);
     PIPERX4ELECIDLE : in std_ulogic;
     PIPERX4PHYSTATUS : in std_ulogic;
     PIPERX4STATUS : in std_logic_vector(2 downto 0);
     PIPERX4VALID : in std_ulogic;
     PIPERX5CHANISALIGNED : in std_ulogic;
     PIPERX5CHARISK : in std_logic_vector(1 downto 0);
     PIPERX5DATA : in std_logic_vector(15 downto 0);
     PIPERX5ELECIDLE : in std_ulogic;
     PIPERX5PHYSTATUS : in std_ulogic;
     PIPERX5STATUS : in std_logic_vector(2 downto 0);
     PIPERX5VALID : in std_ulogic;
     PIPERX6CHANISALIGNED : in std_ulogic;
     PIPERX6CHARISK : in std_logic_vector(1 downto 0);
     PIPERX6DATA : in std_logic_vector(15 downto 0);
     PIPERX6ELECIDLE : in std_ulogic;
     PIPERX6PHYSTATUS : in std_ulogic;
     PIPERX6STATUS : in std_logic_vector(2 downto 0);
     PIPERX6VALID : in std_ulogic;
     PIPERX7CHANISALIGNED : in std_ulogic;
     PIPERX7CHARISK : in std_logic_vector(1 downto 0);
     PIPERX7DATA : in std_logic_vector(15 downto 0);
     PIPERX7ELECIDLE : in std_ulogic;
     PIPERX7PHYSTATUS : in std_ulogic;
     PIPERX7STATUS : in std_logic_vector(2 downto 0);
     PIPERX7VALID : in std_ulogic;
     PL2DIRECTEDLSTATE : in std_logic_vector(4 downto 0);
     PLDBGMODE : in std_logic_vector(2 downto 0);
     PLDIRECTEDLINKAUTON : in std_ulogic;
     PLDIRECTEDLINKCHANGE : in std_logic_vector(1 downto 0);
     PLDIRECTEDLINKSPEED : in std_ulogic;
     PLDIRECTEDLINKWIDTH : in std_logic_vector(1 downto 0);
     PLDIRECTEDLTSSMNEW : in std_logic_vector(5 downto 0);
     PLDIRECTEDLTSSMNEWVLD : in std_ulogic;
     PLDIRECTEDLTSSMSTALL : in std_ulogic;
     PLDOWNSTREAMDEEMPHSOURCE : in std_ulogic;
     PLRSTN : in std_ulogic;
     PLTRANSMITHOTRST : in std_ulogic;
     PLUPSTREAMPREFERDEEMPH : in std_ulogic;
     SYSRSTN : in std_ulogic;
     TL2ASPMSUSPENDCREDITCHECK : in std_ulogic;
     TL2PPMSUSPENDREQ : in std_ulogic;
     TLRSTN : in std_ulogic;
     TRNFCSEL : in std_logic_vector(2 downto 0);
     TRNRDSTRDY : in std_ulogic;
     TRNRFCPRET : in std_ulogic;
     TRNRNPOK : in std_ulogic;
     TRNRNPREQ : in std_ulogic;
     TRNTCFGGNT : in std_ulogic;
     TRNTD : in std_logic_vector(127 downto 0);
     TRNTDLLPDATA : in std_logic_vector(31 downto 0);
     TRNTDLLPSRCRDY : in std_ulogic;
     TRNTECRCGEN : in std_ulogic;
     TRNTEOF : in std_ulogic;
     TRNTERRFWD : in std_ulogic;
     TRNTREM : in std_logic_vector(1 downto 0);
     TRNTSOF : in std_ulogic;
     TRNTSRCDSC : in std_ulogic;
     TRNTSRCRDY : in std_ulogic;
     TRNTSTR : in std_ulogic;
     USERCLK : in std_ulogic;
     USERCLK2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PCIE_2_1 : component is "PRIMITIVE";

----- component PCIE_3_0 -----
component PCIE_3_0
  generic (
     ARI_CAP_ENABLE : string := "FALSE";
     AXISTEN_IF_CC_ALIGNMENT_MODE : string := "FALSE";
     AXISTEN_IF_CC_PARITY_CHK : string := "TRUE";
     AXISTEN_IF_CQ_ALIGNMENT_MODE : string := "FALSE";
     AXISTEN_IF_ENABLE_CLIENT_TAG : string := "FALSE";
     AXISTEN_IF_ENABLE_MSG_ROUTE : bit_vector := X"00000";
     AXISTEN_IF_ENABLE_RX_MSG_INTFC : string := "FALSE";
     AXISTEN_IF_RC_ALIGNMENT_MODE : string := "FALSE";
     AXISTEN_IF_RC_STRADDLE : string := "FALSE";
     AXISTEN_IF_RQ_ALIGNMENT_MODE : string := "FALSE";
     AXISTEN_IF_RQ_PARITY_CHK : string := "TRUE";
     AXISTEN_IF_WIDTH : bit_vector := X"2";
     CRM_CORE_CLK_FREQ_500 : string := "TRUE";
     CRM_USER_CLK_FREQ : bit_vector := X"2";
     DNSTREAM_LINK_NUM : bit_vector := X"00";
     GEN3_PCS_AUTO_REALIGN : bit_vector := X"1";
     GEN3_PCS_RX_ELECIDLE_INTERNAL : string := "TRUE";
     LL_ACK_TIMEOUT : bit_vector := X"000";
     LL_ACK_TIMEOUT_EN : string := "FALSE";
     LL_ACK_TIMEOUT_FUNC : integer := 0;
     LL_CPL_FC_UPDATE_TIMER : bit_vector := X"0000";
     LL_CPL_FC_UPDATE_TIMER_OVERRIDE : string := "FALSE";
     LL_FC_UPDATE_TIMER : bit_vector := X"0000";
     LL_FC_UPDATE_TIMER_OVERRIDE : string := "FALSE";
     LL_NP_FC_UPDATE_TIMER : bit_vector := X"0000";
     LL_NP_FC_UPDATE_TIMER_OVERRIDE : string := "FALSE";
     LL_P_FC_UPDATE_TIMER : bit_vector := X"0000";
     LL_P_FC_UPDATE_TIMER_OVERRIDE : string := "FALSE";
     LL_REPLAY_TIMEOUT : bit_vector := X"000";
     LL_REPLAY_TIMEOUT_EN : string := "FALSE";
     LL_REPLAY_TIMEOUT_FUNC : integer := 0;
     LTR_TX_MESSAGE_MINIMUM_INTERVAL : bit_vector := X"0FA";
     LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string := "FALSE";
     LTR_TX_MESSAGE_ON_LTR_ENABLE : string := "FALSE";
     PF0_AER_CAP_ECRC_CHECK_CAPABLE : string := "FALSE";
     PF0_AER_CAP_ECRC_GEN_CAPABLE : string := "FALSE";
     PF0_AER_CAP_NEXTPTR : bit_vector := X"000";
     PF0_ARI_CAP_NEXTPTR : bit_vector := X"000";
     PF0_ARI_CAP_NEXT_FUNC : bit_vector := X"00";
     PF0_ARI_CAP_VER : bit_vector := X"1";
     PF0_BAR0_APERTURE_SIZE : bit_vector := X"03";
     PF0_BAR0_CONTROL : bit_vector := X"4";
     PF0_BAR1_APERTURE_SIZE : bit_vector := X"00";
     PF0_BAR1_CONTROL : bit_vector := X"0";
     PF0_BAR2_APERTURE_SIZE : bit_vector := X"03";
     PF0_BAR2_CONTROL : bit_vector := X"4";
     PF0_BAR3_APERTURE_SIZE : bit_vector := X"03";
     PF0_BAR3_CONTROL : bit_vector := X"0";
     PF0_BAR4_APERTURE_SIZE : bit_vector := X"03";
     PF0_BAR4_CONTROL : bit_vector := X"4";
     PF0_BAR5_APERTURE_SIZE : bit_vector := X"03";
     PF0_BAR5_CONTROL : bit_vector := X"0";
     PF0_BIST_REGISTER : bit_vector := X"00";
     PF0_CAPABILITY_POINTER : bit_vector := X"50";
     PF0_CLASS_CODE : bit_vector := X"000000";
     PF0_DEVICE_ID : bit_vector := X"0000";
     PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string := "TRUE";
     PF0_DEV_CAP2_LTR_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_OBFF_SUPPORT : bit_vector := X"0";
     PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string := "FALSE";
     PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer := 0;
     PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer := 0;
     PF0_DEV_CAP_EXT_TAG_SUPPORTED : string := "TRUE";
     PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string := "TRUE";
     PF0_DEV_CAP_MAX_PAYLOAD_SIZE : bit_vector := X"3";
     PF0_DPA_CAP_NEXTPTR : bit_vector := X"000";
     PF0_DPA_CAP_SUB_STATE_CONTROL : bit_vector := X"00";
     PF0_DPA_CAP_SUB_STATE_CONTROL_EN : string := "TRUE";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : bit_vector := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : bit_vector := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : bit_vector := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : bit_vector := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : bit_vector := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : bit_vector := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : bit_vector := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : bit_vector := X"00";
     PF0_DPA_CAP_VER : bit_vector := X"1";
     PF0_DSN_CAP_NEXTPTR : bit_vector := X"10C";
     PF0_EXPANSION_ROM_APERTURE_SIZE : bit_vector := X"03";
     PF0_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF0_INTERRUPT_LINE : bit_vector := X"00";
     PF0_INTERRUPT_PIN : bit_vector := X"1";
     PF0_LINK_CAP_ASPM_SUPPORT : integer := 0;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer := 7;
     PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string := "TRUE";
     PF0_LTR_CAP_MAX_NOSNOOP_LAT : bit_vector := X"000";
     PF0_LTR_CAP_MAX_SNOOP_LAT : bit_vector := X"000";
     PF0_LTR_CAP_NEXTPTR : bit_vector := X"000";
     PF0_LTR_CAP_VER : bit_vector := X"1";
     PF0_MSIX_CAP_NEXTPTR : bit_vector := X"00";
     PF0_MSIX_CAP_PBA_BIR : integer := 0;
     PF0_MSIX_CAP_PBA_OFFSET : bit_vector := X"00000050";
     PF0_MSIX_CAP_TABLE_BIR : integer := 0;
     PF0_MSIX_CAP_TABLE_OFFSET : bit_vector := X"00000040";
     PF0_MSIX_CAP_TABLE_SIZE : bit_vector := X"000";
     PF0_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF0_MSI_CAP_NEXTPTR : bit_vector := X"00";
     PF0_PB_CAP_NEXTPTR : bit_vector := X"000";
     PF0_PB_CAP_SYSTEM_ALLOCATED : string := "FALSE";
     PF0_PB_CAP_VER : bit_vector := X"1";
     PF0_PM_CAP_ID : bit_vector := X"01";
     PF0_PM_CAP_NEXTPTR : bit_vector := X"00";
     PF0_PM_CAP_PMESUPPORT_D0 : string := "TRUE";
     PF0_PM_CAP_PMESUPPORT_D1 : string := "TRUE";
     PF0_PM_CAP_PMESUPPORT_D3HOT : string := "TRUE";
     PF0_PM_CAP_SUPP_D1_STATE : string := "TRUE";
     PF0_PM_CAP_VER_ID : bit_vector := X"3";
     PF0_PM_CSR_NOSOFTRESET : string := "TRUE";
     PF0_RBAR_CAP_ENABLE : string := "FALSE";
     PF0_RBAR_CAP_INDEX0 : bit_vector := X"0";
     PF0_RBAR_CAP_INDEX1 : bit_vector := X"0";
     PF0_RBAR_CAP_INDEX2 : bit_vector := X"0";
     PF0_RBAR_CAP_NEXTPTR : bit_vector := X"000";
     PF0_RBAR_CAP_SIZE0 : bit_vector := X"00000";
     PF0_RBAR_CAP_SIZE1 : bit_vector := X"00000";
     PF0_RBAR_CAP_SIZE2 : bit_vector := X"00000";
     PF0_RBAR_CAP_VER : bit_vector := X"1";
     PF0_RBAR_NUM : bit_vector := X"1";
     PF0_REVISION_ID : bit_vector := X"00";
     PF0_SRIOV_BAR0_APERTURE_SIZE : bit_vector := X"03";
     PF0_SRIOV_BAR0_CONTROL : bit_vector := X"4";
     PF0_SRIOV_BAR1_APERTURE_SIZE : bit_vector := X"00";
     PF0_SRIOV_BAR1_CONTROL : bit_vector := X"0";
     PF0_SRIOV_BAR2_APERTURE_SIZE : bit_vector := X"03";
     PF0_SRIOV_BAR2_CONTROL : bit_vector := X"4";
     PF0_SRIOV_BAR3_APERTURE_SIZE : bit_vector := X"03";
     PF0_SRIOV_BAR3_CONTROL : bit_vector := X"0";
     PF0_SRIOV_BAR4_APERTURE_SIZE : bit_vector := X"03";
     PF0_SRIOV_BAR4_CONTROL : bit_vector := X"4";
     PF0_SRIOV_BAR5_APERTURE_SIZE : bit_vector := X"03";
     PF0_SRIOV_BAR5_CONTROL : bit_vector := X"0";
     PF0_SRIOV_CAP_INITIAL_VF : bit_vector := X"0000";
     PF0_SRIOV_CAP_NEXTPTR : bit_vector := X"000";
     PF0_SRIOV_CAP_TOTAL_VF : bit_vector := X"0000";
     PF0_SRIOV_CAP_VER : bit_vector := X"1";
     PF0_SRIOV_FIRST_VF_OFFSET : bit_vector := X"0000";
     PF0_SRIOV_FUNC_DEP_LINK : bit_vector := X"0000";
     PF0_SRIOV_SUPPORTED_PAGE_SIZE : bit_vector := X"00000000";
     PF0_SRIOV_VF_DEVICE_ID : bit_vector := X"0000";
     PF0_SUBSYSTEM_ID : bit_vector := X"0000";
     PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     PF0_TPHR_CAP_ENABLE : string := "FALSE";
     PF0_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     PF0_TPHR_CAP_NEXTPTR : bit_vector := X"000";
     PF0_TPHR_CAP_ST_MODE_SEL : bit_vector := X"0";
     PF0_TPHR_CAP_ST_TABLE_LOC : bit_vector := X"0";
     PF0_TPHR_CAP_ST_TABLE_SIZE : bit_vector := X"000";
     PF0_TPHR_CAP_VER : bit_vector := X"1";
     PF0_VC_CAP_NEXTPTR : bit_vector := X"000";
     PF0_VC_CAP_VER : bit_vector := X"1";
     PF1_AER_CAP_ECRC_CHECK_CAPABLE : string := "FALSE";
     PF1_AER_CAP_ECRC_GEN_CAPABLE : string := "FALSE";
     PF1_AER_CAP_NEXTPTR : bit_vector := X"000";
     PF1_ARI_CAP_NEXTPTR : bit_vector := X"000";
     PF1_ARI_CAP_NEXT_FUNC : bit_vector := X"00";
     PF1_BAR0_APERTURE_SIZE : bit_vector := X"03";
     PF1_BAR0_CONTROL : bit_vector := X"4";
     PF1_BAR1_APERTURE_SIZE : bit_vector := X"00";
     PF1_BAR1_CONTROL : bit_vector := X"0";
     PF1_BAR2_APERTURE_SIZE : bit_vector := X"03";
     PF1_BAR2_CONTROL : bit_vector := X"4";
     PF1_BAR3_APERTURE_SIZE : bit_vector := X"03";
     PF1_BAR3_CONTROL : bit_vector := X"0";
     PF1_BAR4_APERTURE_SIZE : bit_vector := X"03";
     PF1_BAR4_CONTROL : bit_vector := X"4";
     PF1_BAR5_APERTURE_SIZE : bit_vector := X"03";
     PF1_BAR5_CONTROL : bit_vector := X"0";
     PF1_BIST_REGISTER : bit_vector := X"00";
     PF1_CAPABILITY_POINTER : bit_vector := X"50";
     PF1_CLASS_CODE : bit_vector := X"000000";
     PF1_DEVICE_ID : bit_vector := X"0000";
     PF1_DEV_CAP_MAX_PAYLOAD_SIZE : bit_vector := X"3";
     PF1_DPA_CAP_NEXTPTR : bit_vector := X"000";
     PF1_DPA_CAP_SUB_STATE_CONTROL : bit_vector := X"00";
     PF1_DPA_CAP_SUB_STATE_CONTROL_EN : string := "TRUE";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : bit_vector := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : bit_vector := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : bit_vector := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : bit_vector := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : bit_vector := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : bit_vector := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : bit_vector := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : bit_vector := X"00";
     PF1_DPA_CAP_VER : bit_vector := X"1";
     PF1_DSN_CAP_NEXTPTR : bit_vector := X"10C";
     PF1_EXPANSION_ROM_APERTURE_SIZE : bit_vector := X"03";
     PF1_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF1_INTERRUPT_LINE : bit_vector := X"00";
     PF1_INTERRUPT_PIN : bit_vector := X"1";
     PF1_MSIX_CAP_NEXTPTR : bit_vector := X"00";
     PF1_MSIX_CAP_PBA_BIR : integer := 0;
     PF1_MSIX_CAP_PBA_OFFSET : bit_vector := X"00000050";
     PF1_MSIX_CAP_TABLE_BIR : integer := 0;
     PF1_MSIX_CAP_TABLE_OFFSET : bit_vector := X"00000040";
     PF1_MSIX_CAP_TABLE_SIZE : bit_vector := X"000";
     PF1_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF1_MSI_CAP_NEXTPTR : bit_vector := X"00";
     PF1_PB_CAP_NEXTPTR : bit_vector := X"000";
     PF1_PB_CAP_SYSTEM_ALLOCATED : string := "FALSE";
     PF1_PB_CAP_VER : bit_vector := X"1";
     PF1_PM_CAP_ID : bit_vector := X"01";
     PF1_PM_CAP_NEXTPTR : bit_vector := X"00";
     PF1_PM_CAP_VER_ID : bit_vector := X"3";
     PF1_RBAR_CAP_ENABLE : string := "FALSE";
     PF1_RBAR_CAP_INDEX0 : bit_vector := X"0";
     PF1_RBAR_CAP_INDEX1 : bit_vector := X"0";
     PF1_RBAR_CAP_INDEX2 : bit_vector := X"0";
     PF1_RBAR_CAP_NEXTPTR : bit_vector := X"000";
     PF1_RBAR_CAP_SIZE0 : bit_vector := X"00000";
     PF1_RBAR_CAP_SIZE1 : bit_vector := X"00000";
     PF1_RBAR_CAP_SIZE2 : bit_vector := X"00000";
     PF1_RBAR_CAP_VER : bit_vector := X"1";
     PF1_RBAR_NUM : bit_vector := X"1";
     PF1_REVISION_ID : bit_vector := X"00";
     PF1_SRIOV_BAR0_APERTURE_SIZE : bit_vector := X"03";
     PF1_SRIOV_BAR0_CONTROL : bit_vector := X"4";
     PF1_SRIOV_BAR1_APERTURE_SIZE : bit_vector := X"00";
     PF1_SRIOV_BAR1_CONTROL : bit_vector := X"0";
     PF1_SRIOV_BAR2_APERTURE_SIZE : bit_vector := X"03";
     PF1_SRIOV_BAR2_CONTROL : bit_vector := X"4";
     PF1_SRIOV_BAR3_APERTURE_SIZE : bit_vector := X"03";
     PF1_SRIOV_BAR3_CONTROL : bit_vector := X"0";
     PF1_SRIOV_BAR4_APERTURE_SIZE : bit_vector := X"03";
     PF1_SRIOV_BAR4_CONTROL : bit_vector := X"4";
     PF1_SRIOV_BAR5_APERTURE_SIZE : bit_vector := X"03";
     PF1_SRIOV_BAR5_CONTROL : bit_vector := X"0";
     PF1_SRIOV_CAP_INITIAL_VF : bit_vector := X"0000";
     PF1_SRIOV_CAP_NEXTPTR : bit_vector := X"000";
     PF1_SRIOV_CAP_TOTAL_VF : bit_vector := X"0000";
     PF1_SRIOV_CAP_VER : bit_vector := X"1";
     PF1_SRIOV_FIRST_VF_OFFSET : bit_vector := X"0000";
     PF1_SRIOV_FUNC_DEP_LINK : bit_vector := X"0000";
     PF1_SRIOV_SUPPORTED_PAGE_SIZE : bit_vector := X"00000000";
     PF1_SRIOV_VF_DEVICE_ID : bit_vector := X"0000";
     PF1_SUBSYSTEM_ID : bit_vector := X"0000";
     PF1_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     PF1_TPHR_CAP_ENABLE : string := "FALSE";
     PF1_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     PF1_TPHR_CAP_NEXTPTR : bit_vector := X"000";
     PF1_TPHR_CAP_ST_MODE_SEL : bit_vector := X"0";
     PF1_TPHR_CAP_ST_TABLE_LOC : bit_vector := X"0";
     PF1_TPHR_CAP_ST_TABLE_SIZE : bit_vector := X"000";
     PF1_TPHR_CAP_VER : bit_vector := X"1";
     PL_DISABLE_EI_INFER_IN_L0 : string := "FALSE";
     PL_DISABLE_GEN3_DC_BALANCE : string := "FALSE";
     PL_DISABLE_SCRAMBLING : string := "FALSE";
     PL_DISABLE_UPCONFIG_CAPABLE : string := "FALSE";
     PL_EQ_ADAPT_DISABLE_COEFF_CHECK : string := "FALSE";
     PL_EQ_ADAPT_DISABLE_PRESET_CHECK : string := "FALSE";
     PL_EQ_ADAPT_ITER_COUNT : bit_vector := X"02";
     PL_EQ_ADAPT_REJECT_RETRY_COUNT : bit_vector := X"1";
     PL_EQ_BYPASS_PHASE23 : string := "FALSE";
     PL_EQ_SHORT_ADAPT_PHASE : string := "FALSE";
     PL_LANE0_EQ_CONTROL : bit_vector := X"3F00";
     PL_LANE1_EQ_CONTROL : bit_vector := X"3F00";
     PL_LANE2_EQ_CONTROL : bit_vector := X"3F00";
     PL_LANE3_EQ_CONTROL : bit_vector := X"3F00";
     PL_LANE4_EQ_CONTROL : bit_vector := X"3F00";
     PL_LANE5_EQ_CONTROL : bit_vector := X"3F00";
     PL_LANE6_EQ_CONTROL : bit_vector := X"3F00";
     PL_LANE7_EQ_CONTROL : bit_vector := X"3F00";
     PL_LINK_CAP_MAX_LINK_SPEED : bit_vector := X"4";
     PL_LINK_CAP_MAX_LINK_WIDTH : bit_vector := X"8";
     PL_N_FTS_COMCLK_GEN1 : integer := 255;
     PL_N_FTS_COMCLK_GEN2 : integer := 255;
     PL_N_FTS_COMCLK_GEN3 : integer := 255;
     PL_N_FTS_GEN1 : integer := 255;
     PL_N_FTS_GEN2 : integer := 255;
     PL_N_FTS_GEN3 : integer := 255;
     PL_SIM_FAST_LINK_TRAINING : string := "FALSE";
     PL_UPSTREAM_FACING : string := "TRUE";
     PM_ASPML0S_TIMEOUT : bit_vector := X"05DC";
     PM_ASPML1_ENTRY_DELAY : bit_vector := X"00000";
     PM_ENABLE_SLOT_POWER_CAPTURE : string := "TRUE";
     PM_L1_REENTRY_DELAY : bit_vector := X"00000000";
     PM_PME_SERVICE_TIMEOUT_DELAY : bit_vector := X"186A0";
     PM_PME_TURNOFF_ACK_DELAY : bit_vector := X"0064";
     SIM_VERSION : string := "1.0";
     SPARE_BIT0 : integer := 0;
     SPARE_BIT1 : integer := 0;
     SPARE_BIT2 : integer := 0;
     SPARE_BIT3 : integer := 0;
     SPARE_BIT4 : integer := 0;
     SPARE_BIT5 : integer := 0;
     SPARE_BIT6 : integer := 0;
     SPARE_BIT7 : integer := 0;
     SPARE_BIT8 : integer := 0;
     SPARE_BYTE0 : bit_vector := X"00";
     SPARE_BYTE1 : bit_vector := X"00";
     SPARE_BYTE2 : bit_vector := X"00";
     SPARE_BYTE3 : bit_vector := X"00";
     SPARE_WORD0 : bit_vector := X"00000000";
     SPARE_WORD1 : bit_vector := X"00000000";
     SPARE_WORD2 : bit_vector := X"00000000";
     SPARE_WORD3 : bit_vector := X"00000000";
     SRIOV_CAP_ENABLE : string := "FALSE";
     TL_COMPL_TIMEOUT_REG0 : bit_vector := X"BEBC20";
     TL_COMPL_TIMEOUT_REG1 : bit_vector := X"0000000";
     TL_CREDITS_CD : bit_vector := X"3E0";
     TL_CREDITS_CH : bit_vector := X"20";
     TL_CREDITS_NPD : bit_vector := X"028";
     TL_CREDITS_NPH : bit_vector := X"20";
     TL_CREDITS_PD : bit_vector := X"198";
     TL_CREDITS_PH : bit_vector := X"20";
     TL_ENABLE_MESSAGE_RID_CHECK_ENABLE : string := "TRUE";
     TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string := "FALSE";
     TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string := "FALSE";
     TL_LEGACY_MODE_ENABLE : string := "FALSE";
     TL_PF_ENABLE_REG : string := "FALSE";
     TL_TAG_MGMT_ENABLE : string := "TRUE";
     VF0_ARI_CAP_NEXTPTR : bit_vector := X"000";
     VF0_CAPABILITY_POINTER : bit_vector := X"50";
     VF0_MSIX_CAP_PBA_BIR : integer := 0;
     VF0_MSIX_CAP_PBA_OFFSET : bit_vector := X"00000050";
     VF0_MSIX_CAP_TABLE_BIR : integer := 0;
     VF0_MSIX_CAP_TABLE_OFFSET : bit_vector := X"00000040";
     VF0_MSIX_CAP_TABLE_SIZE : bit_vector := X"000";
     VF0_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF0_PM_CAP_ID : bit_vector := X"01";
     VF0_PM_CAP_NEXTPTR : bit_vector := X"00";
     VF0_PM_CAP_VER_ID : bit_vector := X"3";
     VF0_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF0_TPHR_CAP_ENABLE : string := "FALSE";
     VF0_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF0_TPHR_CAP_NEXTPTR : bit_vector := X"000";
     VF0_TPHR_CAP_ST_MODE_SEL : bit_vector := X"0";
     VF0_TPHR_CAP_ST_TABLE_LOC : bit_vector := X"0";
     VF0_TPHR_CAP_ST_TABLE_SIZE : bit_vector := X"000";
     VF0_TPHR_CAP_VER : bit_vector := X"1";
     VF1_ARI_CAP_NEXTPTR : bit_vector := X"000";
     VF1_MSIX_CAP_PBA_BIR : integer := 0;
     VF1_MSIX_CAP_PBA_OFFSET : bit_vector := X"00000050";
     VF1_MSIX_CAP_TABLE_BIR : integer := 0;
     VF1_MSIX_CAP_TABLE_OFFSET : bit_vector := X"00000040";
     VF1_MSIX_CAP_TABLE_SIZE : bit_vector := X"000";
     VF1_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF1_PM_CAP_ID : bit_vector := X"01";
     VF1_PM_CAP_NEXTPTR : bit_vector := X"00";
     VF1_PM_CAP_VER_ID : bit_vector := X"3";
     VF1_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF1_TPHR_CAP_ENABLE : string := "FALSE";
     VF1_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF1_TPHR_CAP_NEXTPTR : bit_vector := X"000";
     VF1_TPHR_CAP_ST_MODE_SEL : bit_vector := X"0";
     VF1_TPHR_CAP_ST_TABLE_LOC : bit_vector := X"0";
     VF1_TPHR_CAP_ST_TABLE_SIZE : bit_vector := X"000";
     VF1_TPHR_CAP_VER : bit_vector := X"1";
     VF2_ARI_CAP_NEXTPTR : bit_vector := X"000";
     VF2_MSIX_CAP_PBA_BIR : integer := 0;
     VF2_MSIX_CAP_PBA_OFFSET : bit_vector := X"00000050";
     VF2_MSIX_CAP_TABLE_BIR : integer := 0;
     VF2_MSIX_CAP_TABLE_OFFSET : bit_vector := X"00000040";
     VF2_MSIX_CAP_TABLE_SIZE : bit_vector := X"000";
     VF2_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF2_PM_CAP_ID : bit_vector := X"01";
     VF2_PM_CAP_NEXTPTR : bit_vector := X"00";
     VF2_PM_CAP_VER_ID : bit_vector := X"3";
     VF2_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF2_TPHR_CAP_ENABLE : string := "FALSE";
     VF2_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF2_TPHR_CAP_NEXTPTR : bit_vector := X"000";
     VF2_TPHR_CAP_ST_MODE_SEL : bit_vector := X"0";
     VF2_TPHR_CAP_ST_TABLE_LOC : bit_vector := X"0";
     VF2_TPHR_CAP_ST_TABLE_SIZE : bit_vector := X"000";
     VF2_TPHR_CAP_VER : bit_vector := X"1";
     VF3_ARI_CAP_NEXTPTR : bit_vector := X"000";
     VF3_MSIX_CAP_PBA_BIR : integer := 0;
     VF3_MSIX_CAP_PBA_OFFSET : bit_vector := X"00000050";
     VF3_MSIX_CAP_TABLE_BIR : integer := 0;
     VF3_MSIX_CAP_TABLE_OFFSET : bit_vector := X"00000040";
     VF3_MSIX_CAP_TABLE_SIZE : bit_vector := X"000";
     VF3_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF3_PM_CAP_ID : bit_vector := X"01";
     VF3_PM_CAP_NEXTPTR : bit_vector := X"00";
     VF3_PM_CAP_VER_ID : bit_vector := X"3";
     VF3_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF3_TPHR_CAP_ENABLE : string := "FALSE";
     VF3_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF3_TPHR_CAP_NEXTPTR : bit_vector := X"000";
     VF3_TPHR_CAP_ST_MODE_SEL : bit_vector := X"0";
     VF3_TPHR_CAP_ST_TABLE_LOC : bit_vector := X"0";
     VF3_TPHR_CAP_ST_TABLE_SIZE : bit_vector := X"000";
     VF3_TPHR_CAP_VER : bit_vector := X"1";
     VF4_ARI_CAP_NEXTPTR : bit_vector := X"000";
     VF4_MSIX_CAP_PBA_BIR : integer := 0;
     VF4_MSIX_CAP_PBA_OFFSET : bit_vector := X"00000050";
     VF4_MSIX_CAP_TABLE_BIR : integer := 0;
     VF4_MSIX_CAP_TABLE_OFFSET : bit_vector := X"00000040";
     VF4_MSIX_CAP_TABLE_SIZE : bit_vector := X"000";
     VF4_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF4_PM_CAP_ID : bit_vector := X"01";
     VF4_PM_CAP_NEXTPTR : bit_vector := X"00";
     VF4_PM_CAP_VER_ID : bit_vector := X"3";
     VF4_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF4_TPHR_CAP_ENABLE : string := "FALSE";
     VF4_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF4_TPHR_CAP_NEXTPTR : bit_vector := X"000";
     VF4_TPHR_CAP_ST_MODE_SEL : bit_vector := X"0";
     VF4_TPHR_CAP_ST_TABLE_LOC : bit_vector := X"0";
     VF4_TPHR_CAP_ST_TABLE_SIZE : bit_vector := X"000";
     VF4_TPHR_CAP_VER : bit_vector := X"1";
     VF5_ARI_CAP_NEXTPTR : bit_vector := X"000";
     VF5_MSIX_CAP_PBA_BIR : integer := 0;
     VF5_MSIX_CAP_PBA_OFFSET : bit_vector := X"00000050";
     VF5_MSIX_CAP_TABLE_BIR : integer := 0;
     VF5_MSIX_CAP_TABLE_OFFSET : bit_vector := X"00000040";
     VF5_MSIX_CAP_TABLE_SIZE : bit_vector := X"000";
     VF5_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF5_PM_CAP_ID : bit_vector := X"01";
     VF5_PM_CAP_NEXTPTR : bit_vector := X"00";
     VF5_PM_CAP_VER_ID : bit_vector := X"3";
     VF5_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF5_TPHR_CAP_ENABLE : string := "FALSE";
     VF5_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF5_TPHR_CAP_NEXTPTR : bit_vector := X"000";
     VF5_TPHR_CAP_ST_MODE_SEL : bit_vector := X"0";
     VF5_TPHR_CAP_ST_TABLE_LOC : bit_vector := X"0";
     VF5_TPHR_CAP_ST_TABLE_SIZE : bit_vector := X"000";
     VF5_TPHR_CAP_VER : bit_vector := X"1"
  );
  port (
     CFGCURRENTSPEED : out std_logic_vector(2 downto 0);
     CFGDPASUBSTATECHANGE : out std_logic_vector(1 downto 0);
     CFGERRCOROUT : out std_ulogic;
     CFGERRFATALOUT : out std_ulogic;
     CFGERRNONFATALOUT : out std_ulogic;
     CFGEXTFUNCTIONNUMBER : out std_logic_vector(7 downto 0);
     CFGEXTREADRECEIVED : out std_ulogic;
     CFGEXTREGISTERNUMBER : out std_logic_vector(9 downto 0);
     CFGEXTWRITEBYTEENABLE : out std_logic_vector(3 downto 0);
     CFGEXTWRITEDATA : out std_logic_vector(31 downto 0);
     CFGEXTWRITERECEIVED : out std_ulogic;
     CFGFCCPLD : out std_logic_vector(11 downto 0);
     CFGFCCPLH : out std_logic_vector(7 downto 0);
     CFGFCNPD : out std_logic_vector(11 downto 0);
     CFGFCNPH : out std_logic_vector(7 downto 0);
     CFGFCPD : out std_logic_vector(11 downto 0);
     CFGFCPH : out std_logic_vector(7 downto 0);
     CFGFLRINPROCESS : out std_logic_vector(1 downto 0);
     CFGFUNCTIONPOWERSTATE : out std_logic_vector(5 downto 0);
     CFGFUNCTIONSTATUS : out std_logic_vector(7 downto 0);
     CFGHOTRESETOUT : out std_ulogic;
     CFGINPUTUPDATEDONE : out std_ulogic;
     CFGINTERRUPTAOUTPUT : out std_ulogic;
     CFGINTERRUPTBOUTPUT : out std_ulogic;
     CFGINTERRUPTCOUTPUT : out std_ulogic;
     CFGINTERRUPTDOUTPUT : out std_ulogic;
     CFGINTERRUPTMSIDATA : out std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIENABLE : out std_logic_vector(1 downto 0);
     CFGINTERRUPTMSIFAIL : out std_ulogic;
     CFGINTERRUPTMSIMASKUPDATE : out std_ulogic;
     CFGINTERRUPTMSIMMENABLE : out std_logic_vector(5 downto 0);
     CFGINTERRUPTMSISENT : out std_ulogic;
     CFGINTERRUPTMSIVFENABLE : out std_logic_vector(5 downto 0);
     CFGINTERRUPTMSIXENABLE : out std_logic_vector(1 downto 0);
     CFGINTERRUPTMSIXFAIL : out std_ulogic;
     CFGINTERRUPTMSIXMASK : out std_logic_vector(1 downto 0);
     CFGINTERRUPTMSIXSENT : out std_ulogic;
     CFGINTERRUPTMSIXVFENABLE : out std_logic_vector(5 downto 0);
     CFGINTERRUPTMSIXVFMASK : out std_logic_vector(5 downto 0);
     CFGINTERRUPTSENT : out std_ulogic;
     CFGLINKPOWERSTATE : out std_logic_vector(1 downto 0);
     CFGLOCALERROR : out std_ulogic;
     CFGLTRENABLE : out std_ulogic;
     CFGLTSSMSTATE : out std_logic_vector(5 downto 0);
     CFGMAXPAYLOAD : out std_logic_vector(2 downto 0);
     CFGMAXREADREQ : out std_logic_vector(2 downto 0);
     CFGMCUPDATEDONE : out std_ulogic;
     CFGMGMTREADDATA : out std_logic_vector(31 downto 0);
     CFGMGMTREADWRITEDONE : out std_ulogic;
     CFGMSGRECEIVED : out std_ulogic;
     CFGMSGRECEIVEDDATA : out std_logic_vector(7 downto 0);
     CFGMSGRECEIVEDTYPE : out std_logic_vector(4 downto 0);
     CFGMSGTRANSMITDONE : out std_ulogic;
     CFGNEGOTIATEDWIDTH : out std_logic_vector(3 downto 0);
     CFGOBFFENABLE : out std_logic_vector(1 downto 0);
     CFGPERFUNCSTATUSDATA : out std_logic_vector(15 downto 0);
     CFGPERFUNCTIONUPDATEDONE : out std_ulogic;
     CFGPHYLINKDOWN : out std_ulogic;
     CFGPHYLINKSTATUS : out std_logic_vector(1 downto 0);
     CFGPLSTATUSCHANGE : out std_ulogic;
     CFGPOWERSTATECHANGEINTERRUPT : out std_ulogic;
     CFGRCBSTATUS : out std_logic_vector(1 downto 0);
     CFGTPHFUNCTIONNUM : out std_logic_vector(2 downto 0);
     CFGTPHREQUESTERENABLE : out std_logic_vector(1 downto 0);
     CFGTPHSTMODE : out std_logic_vector(5 downto 0);
     CFGTPHSTTADDRESS : out std_logic_vector(4 downto 0);
     CFGTPHSTTREADENABLE : out std_ulogic;
     CFGTPHSTTWRITEBYTEVALID : out std_logic_vector(3 downto 0);
     CFGTPHSTTWRITEDATA : out std_logic_vector(31 downto 0);
     CFGTPHSTTWRITEENABLE : out std_ulogic;
     CFGVFFLRINPROCESS : out std_logic_vector(5 downto 0);
     CFGVFPOWERSTATE : out std_logic_vector(17 downto 0);
     CFGVFSTATUS : out std_logic_vector(11 downto 0);
     CFGVFTPHREQUESTERENABLE : out std_logic_vector(5 downto 0);
     CFGVFTPHSTMODE : out std_logic_vector(17 downto 0);
     DBGDATAOUT : out std_logic_vector(15 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     MAXISCQTDATA : out std_logic_vector(255 downto 0);
     MAXISCQTKEEP : out std_logic_vector(7 downto 0);
     MAXISCQTLAST : out std_ulogic;
     MAXISCQTUSER : out std_logic_vector(84 downto 0);
     MAXISCQTVALID : out std_ulogic;
     MAXISRCTDATA : out std_logic_vector(255 downto 0);
     MAXISRCTKEEP : out std_logic_vector(7 downto 0);
     MAXISRCTLAST : out std_ulogic;
     MAXISRCTUSER : out std_logic_vector(74 downto 0);
     MAXISRCTVALID : out std_ulogic;
     MICOMPLETIONRAMREADADDRESSAL : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMREADADDRESSAU : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMREADADDRESSBL : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMREADADDRESSBU : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMREADENABLEL : out std_logic_vector(3 downto 0);
     MICOMPLETIONRAMREADENABLEU : out std_logic_vector(3 downto 0);
     MICOMPLETIONRAMWRITEADDRESSAL : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMWRITEADDRESSAU : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMWRITEADDRESSBL : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMWRITEADDRESSBU : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMWRITEDATAL : out std_logic_vector(71 downto 0);
     MICOMPLETIONRAMWRITEDATAU : out std_logic_vector(71 downto 0);
     MICOMPLETIONRAMWRITEENABLEL : out std_logic_vector(3 downto 0);
     MICOMPLETIONRAMWRITEENABLEU : out std_logic_vector(3 downto 0);
     MIREPLAYRAMADDRESS : out std_logic_vector(8 downto 0);
     MIREPLAYRAMREADENABLE : out std_logic_vector(1 downto 0);
     MIREPLAYRAMWRITEDATA : out std_logic_vector(143 downto 0);
     MIREPLAYRAMWRITEENABLE : out std_logic_vector(1 downto 0);
     MIREQUESTRAMREADADDRESSA : out std_logic_vector(8 downto 0);
     MIREQUESTRAMREADADDRESSB : out std_logic_vector(8 downto 0);
     MIREQUESTRAMREADENABLE : out std_logic_vector(3 downto 0);
     MIREQUESTRAMWRITEADDRESSA : out std_logic_vector(8 downto 0);
     MIREQUESTRAMWRITEADDRESSB : out std_logic_vector(8 downto 0);
     MIREQUESTRAMWRITEDATA : out std_logic_vector(143 downto 0);
     MIREQUESTRAMWRITEENABLE : out std_logic_vector(3 downto 0);
     PCIECQNPREQCOUNT : out std_logic_vector(5 downto 0);
     PCIERQSEQNUM : out std_logic_vector(3 downto 0);
     PCIERQSEQNUMVLD : out std_ulogic;
     PCIERQTAG : out std_logic_vector(5 downto 0);
     PCIERQTAGAV : out std_logic_vector(1 downto 0);
     PCIERQTAGVLD : out std_ulogic;
     PCIETFCNPDAV : out std_logic_vector(1 downto 0);
     PCIETFCNPHAV : out std_logic_vector(1 downto 0);
     PIPERX0EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX0EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX0EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX0EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX0POLARITY : out std_ulogic;
     PIPERX1EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX1EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX1EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX1EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX1POLARITY : out std_ulogic;
     PIPERX2EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX2EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX2EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX2EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX2POLARITY : out std_ulogic;
     PIPERX3EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX3EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX3EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX3EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX3POLARITY : out std_ulogic;
     PIPERX4EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX4EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX4EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX4EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX4POLARITY : out std_ulogic;
     PIPERX5EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX5EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX5EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX5EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX5POLARITY : out std_ulogic;
     PIPERX6EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX6EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX6EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX6EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX6POLARITY : out std_ulogic;
     PIPERX7EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX7EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX7EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX7EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX7POLARITY : out std_ulogic;
     PIPETX0CHARISK : out std_logic_vector(1 downto 0);
     PIPETX0COMPLIANCE : out std_ulogic;
     PIPETX0DATA : out std_logic_vector(31 downto 0);
     PIPETX0DATAVALID : out std_ulogic;
     PIPETX0ELECIDLE : out std_ulogic;
     PIPETX0EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX0EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX0EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX0POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX0STARTBLOCK : out std_ulogic;
     PIPETX0SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX1CHARISK : out std_logic_vector(1 downto 0);
     PIPETX1COMPLIANCE : out std_ulogic;
     PIPETX1DATA : out std_logic_vector(31 downto 0);
     PIPETX1DATAVALID : out std_ulogic;
     PIPETX1ELECIDLE : out std_ulogic;
     PIPETX1EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX1EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX1EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX1POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX1STARTBLOCK : out std_ulogic;
     PIPETX1SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX2CHARISK : out std_logic_vector(1 downto 0);
     PIPETX2COMPLIANCE : out std_ulogic;
     PIPETX2DATA : out std_logic_vector(31 downto 0);
     PIPETX2DATAVALID : out std_ulogic;
     PIPETX2ELECIDLE : out std_ulogic;
     PIPETX2EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX2EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX2EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX2POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX2STARTBLOCK : out std_ulogic;
     PIPETX2SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX3CHARISK : out std_logic_vector(1 downto 0);
     PIPETX3COMPLIANCE : out std_ulogic;
     PIPETX3DATA : out std_logic_vector(31 downto 0);
     PIPETX3DATAVALID : out std_ulogic;
     PIPETX3ELECIDLE : out std_ulogic;
     PIPETX3EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX3EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX3EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX3POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX3STARTBLOCK : out std_ulogic;
     PIPETX3SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX4CHARISK : out std_logic_vector(1 downto 0);
     PIPETX4COMPLIANCE : out std_ulogic;
     PIPETX4DATA : out std_logic_vector(31 downto 0);
     PIPETX4DATAVALID : out std_ulogic;
     PIPETX4ELECIDLE : out std_ulogic;
     PIPETX4EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX4EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX4EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX4POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX4STARTBLOCK : out std_ulogic;
     PIPETX4SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX5CHARISK : out std_logic_vector(1 downto 0);
     PIPETX5COMPLIANCE : out std_ulogic;
     PIPETX5DATA : out std_logic_vector(31 downto 0);
     PIPETX5DATAVALID : out std_ulogic;
     PIPETX5ELECIDLE : out std_ulogic;
     PIPETX5EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX5EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX5EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX5POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX5STARTBLOCK : out std_ulogic;
     PIPETX5SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX6CHARISK : out std_logic_vector(1 downto 0);
     PIPETX6COMPLIANCE : out std_ulogic;
     PIPETX6DATA : out std_logic_vector(31 downto 0);
     PIPETX6DATAVALID : out std_ulogic;
     PIPETX6ELECIDLE : out std_ulogic;
     PIPETX6EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX6EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX6EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX6POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX6STARTBLOCK : out std_ulogic;
     PIPETX6SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX7CHARISK : out std_logic_vector(1 downto 0);
     PIPETX7COMPLIANCE : out std_ulogic;
     PIPETX7DATA : out std_logic_vector(31 downto 0);
     PIPETX7DATAVALID : out std_ulogic;
     PIPETX7ELECIDLE : out std_ulogic;
     PIPETX7EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX7EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX7EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX7POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX7STARTBLOCK : out std_ulogic;
     PIPETX7SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETXDEEMPH : out std_ulogic;
     PIPETXMARGIN : out std_logic_vector(2 downto 0);
     PIPETXRATE : out std_logic_vector(1 downto 0);
     PIPETXRCVRDET : out std_ulogic;
     PIPETXRESET : out std_ulogic;
     PIPETXSWING : out std_ulogic;
     PLEQINPROGRESS : out std_ulogic;
     PLEQPHASE : out std_logic_vector(1 downto 0);
     PLGEN3PCSRXSLIDE : out std_logic_vector(7 downto 0);
     SAXISCCTREADY : out std_logic_vector(3 downto 0);
     SAXISRQTREADY : out std_logic_vector(3 downto 0);
     CFGCONFIGSPACEENABLE : in std_ulogic;
     CFGDEVID : in std_logic_vector(15 downto 0);
     CFGDSBUSNUMBER : in std_logic_vector(7 downto 0);
     CFGDSDEVICENUMBER : in std_logic_vector(4 downto 0);
     CFGDSFUNCTIONNUMBER : in std_logic_vector(2 downto 0);
     CFGDSN : in std_logic_vector(63 downto 0);
     CFGDSPORTNUMBER : in std_logic_vector(7 downto 0);
     CFGERRCORIN : in std_ulogic;
     CFGERRUNCORIN : in std_ulogic;
     CFGEXTREADDATA : in std_logic_vector(31 downto 0);
     CFGEXTREADDATAVALID : in std_ulogic;
     CFGFCSEL : in std_logic_vector(2 downto 0);
     CFGFLRDONE : in std_logic_vector(1 downto 0);
     CFGHOTRESETIN : in std_ulogic;
     CFGINPUTUPDATEREQUEST : in std_ulogic;
     CFGINTERRUPTINT : in std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIATTR : in std_logic_vector(2 downto 0);
     CFGINTERRUPTMSIFUNCTIONNUMBER : in std_logic_vector(2 downto 0);
     CFGINTERRUPTMSIINT : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIPENDINGSTATUS : in std_logic_vector(63 downto 0);
     CFGINTERRUPTMSISELECT : in std_logic_vector(3 downto 0);
     CFGINTERRUPTMSITPHPRESENT : in std_ulogic;
     CFGINTERRUPTMSITPHSTTAG : in std_logic_vector(8 downto 0);
     CFGINTERRUPTMSITPHTYPE : in std_logic_vector(1 downto 0);
     CFGINTERRUPTMSIXADDRESS : in std_logic_vector(63 downto 0);
     CFGINTERRUPTMSIXDATA : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIXINT : in std_ulogic;
     CFGINTERRUPTPENDING : in std_logic_vector(1 downto 0);
     CFGLINKTRAININGENABLE : in std_ulogic;
     CFGMCUPDATEREQUEST : in std_ulogic;
     CFGMGMTADDR : in std_logic_vector(18 downto 0);
     CFGMGMTBYTEENABLE : in std_logic_vector(3 downto 0);
     CFGMGMTREAD : in std_ulogic;
     CFGMGMTTYPE1CFGREGACCESS : in std_ulogic;
     CFGMGMTWRITE : in std_ulogic;
     CFGMGMTWRITEDATA : in std_logic_vector(31 downto 0);
     CFGMSGTRANSMIT : in std_ulogic;
     CFGMSGTRANSMITDATA : in std_logic_vector(31 downto 0);
     CFGMSGTRANSMITTYPE : in std_logic_vector(2 downto 0);
     CFGPERFUNCSTATUSCONTROL : in std_logic_vector(2 downto 0);
     CFGPERFUNCTIONNUMBER : in std_logic_vector(2 downto 0);
     CFGPERFUNCTIONOUTPUTREQUEST : in std_ulogic;
     CFGPOWERSTATECHANGEACK : in std_ulogic;
     CFGREQPMTRANSITIONL23READY : in std_ulogic;
     CFGREVID : in std_logic_vector(7 downto 0);
     CFGSUBSYSID : in std_logic_vector(15 downto 0);
     CFGSUBSYSVENDID : in std_logic_vector(15 downto 0);
     CFGTPHSTTREADDATA : in std_logic_vector(31 downto 0);
     CFGTPHSTTREADDATAVALID : in std_ulogic;
     CFGVENDID : in std_logic_vector(15 downto 0);
     CFGVFFLRDONE : in std_logic_vector(5 downto 0);
     CORECLK : in std_ulogic;
     CORECLKMICOMPLETIONRAML : in std_ulogic;
     CORECLKMICOMPLETIONRAMU : in std_ulogic;
     CORECLKMIREPLAYRAM : in std_ulogic;
     CORECLKMIREQUESTRAM : in std_ulogic;
     DRPADDR : in std_logic_vector(10 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     MAXISCQTREADY : in std_logic_vector(21 downto 0);
     MAXISRCTREADY : in std_logic_vector(21 downto 0);
     MGMTRESETN : in std_ulogic;
     MGMTSTICKYRESETN : in std_ulogic;
     MICOMPLETIONRAMREADDATA : in std_logic_vector(143 downto 0);
     MIREPLAYRAMREADDATA : in std_logic_vector(143 downto 0);
     MIREQUESTRAMREADDATA : in std_logic_vector(143 downto 0);
     PCIECQNPREQ : in std_ulogic;
     PIPECLK : in std_ulogic;
     PIPEEQFS : in std_logic_vector(5 downto 0);
     PIPEEQLF : in std_logic_vector(5 downto 0);
     PIPERESETN : in std_ulogic;
     PIPERX0CHARISK : in std_logic_vector(1 downto 0);
     PIPERX0DATA : in std_logic_vector(31 downto 0);
     PIPERX0DATAVALID : in std_ulogic;
     PIPERX0ELECIDLE : in std_ulogic;
     PIPERX0EQDONE : in std_ulogic;
     PIPERX0EQLPADAPTDONE : in std_ulogic;
     PIPERX0EQLPLFFSSEL : in std_ulogic;
     PIPERX0EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX0PHYSTATUS : in std_ulogic;
     PIPERX0STARTBLOCK : in std_ulogic;
     PIPERX0STATUS : in std_logic_vector(2 downto 0);
     PIPERX0SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX0VALID : in std_ulogic;
     PIPERX1CHARISK : in std_logic_vector(1 downto 0);
     PIPERX1DATA : in std_logic_vector(31 downto 0);
     PIPERX1DATAVALID : in std_ulogic;
     PIPERX1ELECIDLE : in std_ulogic;
     PIPERX1EQDONE : in std_ulogic;
     PIPERX1EQLPADAPTDONE : in std_ulogic;
     PIPERX1EQLPLFFSSEL : in std_ulogic;
     PIPERX1EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX1PHYSTATUS : in std_ulogic;
     PIPERX1STARTBLOCK : in std_ulogic;
     PIPERX1STATUS : in std_logic_vector(2 downto 0);
     PIPERX1SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX1VALID : in std_ulogic;
     PIPERX2CHARISK : in std_logic_vector(1 downto 0);
     PIPERX2DATA : in std_logic_vector(31 downto 0);
     PIPERX2DATAVALID : in std_ulogic;
     PIPERX2ELECIDLE : in std_ulogic;
     PIPERX2EQDONE : in std_ulogic;
     PIPERX2EQLPADAPTDONE : in std_ulogic;
     PIPERX2EQLPLFFSSEL : in std_ulogic;
     PIPERX2EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX2PHYSTATUS : in std_ulogic;
     PIPERX2STARTBLOCK : in std_ulogic;
     PIPERX2STATUS : in std_logic_vector(2 downto 0);
     PIPERX2SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX2VALID : in std_ulogic;
     PIPERX3CHARISK : in std_logic_vector(1 downto 0);
     PIPERX3DATA : in std_logic_vector(31 downto 0);
     PIPERX3DATAVALID : in std_ulogic;
     PIPERX3ELECIDLE : in std_ulogic;
     PIPERX3EQDONE : in std_ulogic;
     PIPERX3EQLPADAPTDONE : in std_ulogic;
     PIPERX3EQLPLFFSSEL : in std_ulogic;
     PIPERX3EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX3PHYSTATUS : in std_ulogic;
     PIPERX3STARTBLOCK : in std_ulogic;
     PIPERX3STATUS : in std_logic_vector(2 downto 0);
     PIPERX3SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX3VALID : in std_ulogic;
     PIPERX4CHARISK : in std_logic_vector(1 downto 0);
     PIPERX4DATA : in std_logic_vector(31 downto 0);
     PIPERX4DATAVALID : in std_ulogic;
     PIPERX4ELECIDLE : in std_ulogic;
     PIPERX4EQDONE : in std_ulogic;
     PIPERX4EQLPADAPTDONE : in std_ulogic;
     PIPERX4EQLPLFFSSEL : in std_ulogic;
     PIPERX4EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX4PHYSTATUS : in std_ulogic;
     PIPERX4STARTBLOCK : in std_ulogic;
     PIPERX4STATUS : in std_logic_vector(2 downto 0);
     PIPERX4SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX4VALID : in std_ulogic;
     PIPERX5CHARISK : in std_logic_vector(1 downto 0);
     PIPERX5DATA : in std_logic_vector(31 downto 0);
     PIPERX5DATAVALID : in std_ulogic;
     PIPERX5ELECIDLE : in std_ulogic;
     PIPERX5EQDONE : in std_ulogic;
     PIPERX5EQLPADAPTDONE : in std_ulogic;
     PIPERX5EQLPLFFSSEL : in std_ulogic;
     PIPERX5EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX5PHYSTATUS : in std_ulogic;
     PIPERX5STARTBLOCK : in std_ulogic;
     PIPERX5STATUS : in std_logic_vector(2 downto 0);
     PIPERX5SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX5VALID : in std_ulogic;
     PIPERX6CHARISK : in std_logic_vector(1 downto 0);
     PIPERX6DATA : in std_logic_vector(31 downto 0);
     PIPERX6DATAVALID : in std_ulogic;
     PIPERX6ELECIDLE : in std_ulogic;
     PIPERX6EQDONE : in std_ulogic;
     PIPERX6EQLPADAPTDONE : in std_ulogic;
     PIPERX6EQLPLFFSSEL : in std_ulogic;
     PIPERX6EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX6PHYSTATUS : in std_ulogic;
     PIPERX6STARTBLOCK : in std_ulogic;
     PIPERX6STATUS : in std_logic_vector(2 downto 0);
     PIPERX6SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX6VALID : in std_ulogic;
     PIPERX7CHARISK : in std_logic_vector(1 downto 0);
     PIPERX7DATA : in std_logic_vector(31 downto 0);
     PIPERX7DATAVALID : in std_ulogic;
     PIPERX7ELECIDLE : in std_ulogic;
     PIPERX7EQDONE : in std_ulogic;
     PIPERX7EQLPADAPTDONE : in std_ulogic;
     PIPERX7EQLPLFFSSEL : in std_ulogic;
     PIPERX7EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX7PHYSTATUS : in std_ulogic;
     PIPERX7STARTBLOCK : in std_ulogic;
     PIPERX7STATUS : in std_logic_vector(2 downto 0);
     PIPERX7SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX7VALID : in std_ulogic;
     PIPETX0EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX0EQDONE : in std_ulogic;
     PIPETX1EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX1EQDONE : in std_ulogic;
     PIPETX2EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX2EQDONE : in std_ulogic;
     PIPETX3EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX3EQDONE : in std_ulogic;
     PIPETX4EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX4EQDONE : in std_ulogic;
     PIPETX5EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX5EQDONE : in std_ulogic;
     PIPETX6EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX6EQDONE : in std_ulogic;
     PIPETX7EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX7EQDONE : in std_ulogic;
     PLDISABLESCRAMBLER : in std_ulogic;
     PLEQRESETEIEOSCOUNT : in std_ulogic;
     PLGEN3PCSDISABLE : in std_ulogic;
     PLGEN3PCSRXSYNCDONE : in std_logic_vector(7 downto 0);
     RECCLK : in std_ulogic;
     RESETN : in std_ulogic;
     SAXISCCTDATA : in std_logic_vector(255 downto 0);
     SAXISCCTKEEP : in std_logic_vector(7 downto 0);
     SAXISCCTLAST : in std_ulogic;
     SAXISCCTUSER : in std_logic_vector(32 downto 0);
     SAXISCCTVALID : in std_ulogic;
     SAXISRQTDATA : in std_logic_vector(255 downto 0);
     SAXISRQTKEEP : in std_logic_vector(7 downto 0);
     SAXISRQTLAST : in std_ulogic;
     SAXISRQTUSER : in std_logic_vector(59 downto 0);
     SAXISRQTVALID : in std_ulogic;
     USERCLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PCIE_3_0 : component is "PRIMITIVE";

----- component PCIE_3_1 -----
component PCIE_3_1
  generic (
     ARI_CAP_ENABLE : string := "FALSE";
     AXISTEN_IF_CC_ALIGNMENT_MODE : string := "FALSE";
     AXISTEN_IF_CC_PARITY_CHK : string := "TRUE";
     AXISTEN_IF_CQ_ALIGNMENT_MODE : string := "FALSE";
     AXISTEN_IF_ENABLE_CLIENT_TAG : string := "FALSE";
     AXISTEN_IF_ENABLE_MSG_ROUTE : std_logic_vector(17 downto 0) := "00" & X"0000";
     AXISTEN_IF_ENABLE_RX_MSG_INTFC : string := "FALSE";
     AXISTEN_IF_RC_ALIGNMENT_MODE : string := "FALSE";
     AXISTEN_IF_RC_STRADDLE : string := "FALSE";
     AXISTEN_IF_RQ_ALIGNMENT_MODE : string := "FALSE";
     AXISTEN_IF_RQ_PARITY_CHK : string := "TRUE";
     AXISTEN_IF_WIDTH : std_logic_vector(1 downto 0) := "10";
     CRM_CORE_CLK_FREQ_500 : string := "TRUE";
     CRM_USER_CLK_FREQ : std_logic_vector(1 downto 0) := "10";
     DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE : string := "FALSE";
     DEBUG_PL_DISABLE_EI_INFER_IN_L0 : string := "FALSE";
     DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS : string := "FALSE";
     DNSTREAM_LINK_NUM : std_logic_vector(7 downto 0) := X"00";
     LL_ACK_TIMEOUT : std_logic_vector(8 downto 0) := "0" & X"00";
     LL_ACK_TIMEOUT_EN : string := "FALSE";
     LL_ACK_TIMEOUT_FUNC : integer := 0;
     LL_CPL_FC_UPDATE_TIMER : std_logic_vector(15 downto 0) := X"0000";
     LL_CPL_FC_UPDATE_TIMER_OVERRIDE : string := "FALSE";
     LL_FC_UPDATE_TIMER : std_logic_vector(15 downto 0) := X"0000";
     LL_FC_UPDATE_TIMER_OVERRIDE : string := "FALSE";
     LL_NP_FC_UPDATE_TIMER : std_logic_vector(15 downto 0) := X"0000";
     LL_NP_FC_UPDATE_TIMER_OVERRIDE : string := "FALSE";
     LL_P_FC_UPDATE_TIMER : std_logic_vector(15 downto 0) := X"0000";
     LL_P_FC_UPDATE_TIMER_OVERRIDE : string := "FALSE";
     LL_REPLAY_TIMEOUT : std_logic_vector(8 downto 0) := "0" & X"00";
     LL_REPLAY_TIMEOUT_EN : string := "FALSE";
     LL_REPLAY_TIMEOUT_FUNC : integer := 0;
     LTR_TX_MESSAGE_MINIMUM_INTERVAL : std_logic_vector(9 downto 0) := "00" & X"FA";
     LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string := "FALSE";
     LTR_TX_MESSAGE_ON_LTR_ENABLE : string := "FALSE";
     MCAP_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     MCAP_CONFIGURE_OVERRIDE : string := "FALSE";
     MCAP_ENABLE : string := "FALSE";
     MCAP_EOS_DESIGN_SWITCH : string := "FALSE";
     MCAP_FPGA_BITSTREAM_VERSION : std_logic_vector(31 downto 0) := X"00000000";
     MCAP_GATE_IO_ENABLE_DESIGN_SWITCH : string := "FALSE";
     MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH : string := "FALSE";
     MCAP_INPUT_GATE_DESIGN_SWITCH : string := "FALSE";
     MCAP_INTERRUPT_ON_MCAP_EOS : string := "FALSE";
     MCAP_INTERRUPT_ON_MCAP_ERROR : string := "FALSE";
     MCAP_VSEC_ID : std_logic_vector(15 downto 0) := X"0000";
     MCAP_VSEC_LEN : std_logic_vector(11 downto 0) := X"02C";
     MCAP_VSEC_REV : std_logic_vector(3 downto 0) := X"0";
     PF0_AER_CAP_ECRC_CHECK_CAPABLE : string := "FALSE";
     PF0_AER_CAP_ECRC_GEN_CAPABLE : string := "FALSE";
     PF0_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF0_ARI_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "11" & X"3";
     PF0_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_BAR1_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"0";
     PF0_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_BAR2_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_BAR4_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_BIST_REGISTER : std_logic_vector(7 downto 0) := X"00";
     PF0_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"50";
     PF0_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF0_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_ARI_FORWARD_ENABLE : string := "FALSE";
     PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string := "TRUE";
     PF0_DEV_CAP2_LTR_SUPPORT : string := "TRUE";
     PF0_DEV_CAP2_OBFF_SUPPORT : std_logic_vector(1 downto 0) := "00";
     PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string := "FALSE";
     PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer := 0;
     PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer := 0;
     PF0_DEV_CAP_EXT_TAG_SUPPORTED : string := "TRUE";
     PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string := "TRUE";
     PF0_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF0_DPA_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_DPA_CAP_SUB_STATE_CONTROL : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_DPA_CAP_SUB_STATE_CONTROL_EN : string := "TRUE";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : std_logic_vector(7 downto 0) := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : std_logic_vector(7 downto 0) := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : std_logic_vector(7 downto 0) := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : std_logic_vector(7 downto 0) := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : std_logic_vector(7 downto 0) := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : std_logic_vector(7 downto 0) := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : std_logic_vector(7 downto 0) := X"00";
     PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : std_logic_vector(7 downto 0) := X"00";
     PF0_DPA_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF0_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF0_INTERRUPT_LINE : std_logic_vector(7 downto 0) := X"00";
     PF0_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF0_LINK_CAP_ASPM_SUPPORT : integer := 0;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer := 7;
     PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer := 7;
     PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer := 7;
     PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string := "TRUE";
     PF0_LTR_CAP_MAX_NOSNOOP_LAT : std_logic_vector(9 downto 0) := "00" & X"00";
     PF0_LTR_CAP_MAX_SNOOP_LAT : std_logic_vector(9 downto 0) := "00" & X"00";
     PF0_LTR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_LTR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_MSIX_CAP_PBA_BIR : integer := 0;
     PF0_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF0_MSIX_CAP_TABLE_BIR : integer := 0;
     PF0_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF0_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF0_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF0_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF0_PB_CAP_DATA_REG_D0 : std_logic_vector(31 downto 0) := X"00000000";
     PF0_PB_CAP_DATA_REG_D0_SUSTAINED : std_logic_vector(31 downto 0) := X"00000000";
     PF0_PB_CAP_DATA_REG_D1 : std_logic_vector(31 downto 0) := X"00000000";
     PF0_PB_CAP_DATA_REG_D3HOT : std_logic_vector(31 downto 0) := X"00000000";
     PF0_PB_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_PB_CAP_SYSTEM_ALLOCATED : string := "FALSE";
     PF0_PB_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     PF0_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF0_PM_CAP_PMESUPPORT_D0 : string := "TRUE";
     PF0_PM_CAP_PMESUPPORT_D1 : string := "TRUE";
     PF0_PM_CAP_PMESUPPORT_D3HOT : string := "TRUE";
     PF0_PM_CAP_SUPP_D1_STATE : string := "TRUE";
     PF0_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     PF0_PM_CSR_NOSOFTRESET : string := "TRUE";
     PF0_RBAR_CAP_ENABLE : string := "FALSE";
     PF0_RBAR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_RBAR_CAP_SIZE0 : std_logic_vector(19 downto 0) := X"00000";
     PF0_RBAR_CAP_SIZE1 : std_logic_vector(19 downto 0) := X"00000";
     PF0_RBAR_CAP_SIZE2 : std_logic_vector(19 downto 0) := X"00000";
     PF0_RBAR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_RBAR_CONTROL_INDEX0 : std_logic_vector(2 downto 0) := "000";
     PF0_RBAR_CONTROL_INDEX1 : std_logic_vector(2 downto 0) := "000";
     PF0_RBAR_CONTROL_INDEX2 : std_logic_vector(2 downto 0) := "000";
     PF0_RBAR_CONTROL_SIZE0 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_RBAR_CONTROL_SIZE1 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_RBAR_CONTROL_SIZE2 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_RBAR_NUM : std_logic_vector(2 downto 0) := "001";
     PF0_REVISION_ID : std_logic_vector(7 downto 0) := X"00";
     PF0_SECONDARY_PCIE_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF0_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF0_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF0_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF0_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF0_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF0_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF0_SUBSYSTEM_ID : std_logic_vector(15 downto 0) := X"0000";
     PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     PF0_TPHR_CAP_ENABLE : string := "FALSE";
     PF0_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     PF0_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF0_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     PF0_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF0_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF0_VC_CAP_ENABLE : string := "FALSE";
     PF0_VC_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF0_VC_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF1_AER_CAP_ECRC_CHECK_CAPABLE : string := "FALSE";
     PF1_AER_CAP_ECRC_GEN_CAPABLE : string := "FALSE";
     PF1_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF1_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "11" & X"3";
     PF1_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_BAR1_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"0";
     PF1_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_BAR2_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_BAR4_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_BIST_REGISTER : std_logic_vector(7 downto 0) := X"00";
     PF1_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"50";
     PF1_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF1_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF1_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF1_DPA_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_DPA_CAP_SUB_STATE_CONTROL : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_DPA_CAP_SUB_STATE_CONTROL_EN : string := "TRUE";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : std_logic_vector(7 downto 0) := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : std_logic_vector(7 downto 0) := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : std_logic_vector(7 downto 0) := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : std_logic_vector(7 downto 0) := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : std_logic_vector(7 downto 0) := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : std_logic_vector(7 downto 0) := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : std_logic_vector(7 downto 0) := X"00";
     PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : std_logic_vector(7 downto 0) := X"00";
     PF1_DPA_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF1_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF1_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF1_INTERRUPT_LINE : std_logic_vector(7 downto 0) := X"00";
     PF1_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF1_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_MSIX_CAP_PBA_BIR : integer := 0;
     PF1_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF1_MSIX_CAP_TABLE_BIR : integer := 0;
     PF1_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF1_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF1_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF1_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF1_PB_CAP_DATA_REG_D0 : std_logic_vector(31 downto 0) := X"00000000";
     PF1_PB_CAP_DATA_REG_D0_SUSTAINED : std_logic_vector(31 downto 0) := X"00000000";
     PF1_PB_CAP_DATA_REG_D1 : std_logic_vector(31 downto 0) := X"00000000";
     PF1_PB_CAP_DATA_REG_D3HOT : std_logic_vector(31 downto 0) := X"00000000";
     PF1_PB_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_PB_CAP_SYSTEM_ALLOCATED : string := "FALSE";
     PF1_PB_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF1_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     PF1_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF1_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     PF1_RBAR_CAP_ENABLE : string := "FALSE";
     PF1_RBAR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_RBAR_CAP_SIZE0 : std_logic_vector(19 downto 0) := X"00000";
     PF1_RBAR_CAP_SIZE1 : std_logic_vector(19 downto 0) := X"00000";
     PF1_RBAR_CAP_SIZE2 : std_logic_vector(19 downto 0) := X"00000";
     PF1_RBAR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF1_RBAR_CONTROL_INDEX0 : std_logic_vector(2 downto 0) := "000";
     PF1_RBAR_CONTROL_INDEX1 : std_logic_vector(2 downto 0) := "000";
     PF1_RBAR_CONTROL_INDEX2 : std_logic_vector(2 downto 0) := "000";
     PF1_RBAR_CONTROL_SIZE0 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_RBAR_CONTROL_SIZE1 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_RBAR_CONTROL_SIZE2 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_RBAR_NUM : std_logic_vector(2 downto 0) := "001";
     PF1_REVISION_ID : std_logic_vector(7 downto 0) := X"00";
     PF1_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF1_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF1_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF1_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF1_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF1_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF1_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF1_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF1_SUBSYSTEM_ID : std_logic_vector(15 downto 0) := X"0000";
     PF1_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     PF1_TPHR_CAP_ENABLE : string := "FALSE";
     PF1_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     PF1_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF1_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF1_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     PF1_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF1_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF2_AER_CAP_ECRC_CHECK_CAPABLE : string := "FALSE";
     PF2_AER_CAP_ECRC_GEN_CAPABLE : string := "FALSE";
     PF2_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF2_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "11" & X"3";
     PF2_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_BAR1_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"0";
     PF2_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_BAR2_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_BAR4_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_BIST_REGISTER : std_logic_vector(7 downto 0) := X"00";
     PF2_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"50";
     PF2_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF2_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF2_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF2_DPA_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_DPA_CAP_SUB_STATE_CONTROL : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_DPA_CAP_SUB_STATE_CONTROL_EN : string := "TRUE";
     PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : std_logic_vector(7 downto 0) := X"00";
     PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : std_logic_vector(7 downto 0) := X"00";
     PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : std_logic_vector(7 downto 0) := X"00";
     PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : std_logic_vector(7 downto 0) := X"00";
     PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : std_logic_vector(7 downto 0) := X"00";
     PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : std_logic_vector(7 downto 0) := X"00";
     PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : std_logic_vector(7 downto 0) := X"00";
     PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : std_logic_vector(7 downto 0) := X"00";
     PF2_DPA_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF2_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF2_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF2_INTERRUPT_LINE : std_logic_vector(7 downto 0) := X"00";
     PF2_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF2_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_MSIX_CAP_PBA_BIR : integer := 0;
     PF2_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF2_MSIX_CAP_TABLE_BIR : integer := 0;
     PF2_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF2_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF2_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF2_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF2_PB_CAP_DATA_REG_D0 : std_logic_vector(31 downto 0) := X"00000000";
     PF2_PB_CAP_DATA_REG_D0_SUSTAINED : std_logic_vector(31 downto 0) := X"00000000";
     PF2_PB_CAP_DATA_REG_D1 : std_logic_vector(31 downto 0) := X"00000000";
     PF2_PB_CAP_DATA_REG_D3HOT : std_logic_vector(31 downto 0) := X"00000000";
     PF2_PB_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_PB_CAP_SYSTEM_ALLOCATED : string := "FALSE";
     PF2_PB_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF2_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     PF2_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF2_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     PF2_RBAR_CAP_ENABLE : string := "FALSE";
     PF2_RBAR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_RBAR_CAP_SIZE0 : std_logic_vector(19 downto 0) := X"00000";
     PF2_RBAR_CAP_SIZE1 : std_logic_vector(19 downto 0) := X"00000";
     PF2_RBAR_CAP_SIZE2 : std_logic_vector(19 downto 0) := X"00000";
     PF2_RBAR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF2_RBAR_CONTROL_INDEX0 : std_logic_vector(2 downto 0) := "000";
     PF2_RBAR_CONTROL_INDEX1 : std_logic_vector(2 downto 0) := "000";
     PF2_RBAR_CONTROL_INDEX2 : std_logic_vector(2 downto 0) := "000";
     PF2_RBAR_CONTROL_SIZE0 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_RBAR_CONTROL_SIZE1 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_RBAR_CONTROL_SIZE2 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_RBAR_NUM : std_logic_vector(2 downto 0) := "001";
     PF2_REVISION_ID : std_logic_vector(7 downto 0) := X"00";
     PF2_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF2_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF2_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF2_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF2_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF2_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF2_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF2_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF2_SUBSYSTEM_ID : std_logic_vector(15 downto 0) := X"0000";
     PF2_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     PF2_TPHR_CAP_ENABLE : string := "FALSE";
     PF2_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     PF2_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF2_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF2_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     PF2_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF2_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF3_AER_CAP_ECRC_CHECK_CAPABLE : string := "FALSE";
     PF3_AER_CAP_ECRC_GEN_CAPABLE : string := "FALSE";
     PF3_AER_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_ARI_CAP_NEXT_FUNC : std_logic_vector(7 downto 0) := X"00";
     PF3_BAR0_APERTURE_SIZE : std_logic_vector(5 downto 0) := "11" & X"3";
     PF3_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_BAR1_APERTURE_SIZE : std_logic_vector(5 downto 0) := "00" & X"0";
     PF3_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_BAR2_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_BAR4_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_BIST_REGISTER : std_logic_vector(7 downto 0) := X"00";
     PF3_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"50";
     PF3_CLASS_CODE : std_logic_vector(23 downto 0) := X"000000";
     PF3_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF3_DEV_CAP_MAX_PAYLOAD_SIZE : std_logic_vector(2 downto 0) := "011";
     PF3_DPA_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_DPA_CAP_SUB_STATE_CONTROL : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_DPA_CAP_SUB_STATE_CONTROL_EN : string := "TRUE";
     PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : std_logic_vector(7 downto 0) := X"00";
     PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : std_logic_vector(7 downto 0) := X"00";
     PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : std_logic_vector(7 downto 0) := X"00";
     PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : std_logic_vector(7 downto 0) := X"00";
     PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : std_logic_vector(7 downto 0) := X"00";
     PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : std_logic_vector(7 downto 0) := X"00";
     PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : std_logic_vector(7 downto 0) := X"00";
     PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : std_logic_vector(7 downto 0) := X"00";
     PF3_DPA_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF3_DSN_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"10C";
     PF3_EXPANSION_ROM_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_EXPANSION_ROM_ENABLE : string := "FALSE";
     PF3_INTERRUPT_LINE : std_logic_vector(7 downto 0) := X"00";
     PF3_INTERRUPT_PIN : std_logic_vector(2 downto 0) := "001";
     PF3_MSIX_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_MSIX_CAP_PBA_BIR : integer := 0;
     PF3_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     PF3_MSIX_CAP_TABLE_BIR : integer := 0;
     PF3_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     PF3_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF3_MSI_CAP_MULTIMSGCAP : integer := 0;
     PF3_MSI_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_MSI_CAP_PERVECMASKCAP : string := "FALSE";
     PF3_PB_CAP_DATA_REG_D0 : std_logic_vector(31 downto 0) := X"00000000";
     PF3_PB_CAP_DATA_REG_D0_SUSTAINED : std_logic_vector(31 downto 0) := X"00000000";
     PF3_PB_CAP_DATA_REG_D1 : std_logic_vector(31 downto 0) := X"00000000";
     PF3_PB_CAP_DATA_REG_D3HOT : std_logic_vector(31 downto 0) := X"00000000";
     PF3_PB_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_PB_CAP_SYSTEM_ALLOCATED : string := "FALSE";
     PF3_PB_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF3_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     PF3_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     PF3_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     PF3_RBAR_CAP_ENABLE : string := "FALSE";
     PF3_RBAR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_RBAR_CAP_SIZE0 : std_logic_vector(19 downto 0) := X"00000";
     PF3_RBAR_CAP_SIZE1 : std_logic_vector(19 downto 0) := X"00000";
     PF3_RBAR_CAP_SIZE2 : std_logic_vector(19 downto 0) := X"00000";
     PF3_RBAR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF3_RBAR_CONTROL_INDEX0 : std_logic_vector(2 downto 0) := "000";
     PF3_RBAR_CONTROL_INDEX1 : std_logic_vector(2 downto 0) := "000";
     PF3_RBAR_CONTROL_INDEX2 : std_logic_vector(2 downto 0) := "000";
     PF3_RBAR_CONTROL_SIZE0 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_RBAR_CONTROL_SIZE1 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_RBAR_CONTROL_SIZE2 : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_RBAR_NUM : std_logic_vector(2 downto 0) := "001";
     PF3_REVISION_ID : std_logic_vector(7 downto 0) := X"00";
     PF3_SRIOV_BAR0_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_SRIOV_BAR0_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_SRIOV_BAR1_APERTURE_SIZE : std_logic_vector(4 downto 0) := "0" & X"0";
     PF3_SRIOV_BAR1_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_SRIOV_BAR2_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_SRIOV_BAR2_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_SRIOV_BAR3_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_SRIOV_BAR3_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_SRIOV_BAR4_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_SRIOV_BAR4_CONTROL : std_logic_vector(2 downto 0) := "100";
     PF3_SRIOV_BAR5_APERTURE_SIZE : std_logic_vector(4 downto 0) := "1" & X"3";
     PF3_SRIOV_BAR5_CONTROL : std_logic_vector(2 downto 0) := "000";
     PF3_SRIOV_CAP_INITIAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_SRIOV_CAP_TOTAL_VF : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PF3_SRIOV_FIRST_VF_OFFSET : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_FUNC_DEP_LINK : std_logic_vector(15 downto 0) := X"0000";
     PF3_SRIOV_SUPPORTED_PAGE_SIZE : std_logic_vector(31 downto 0) := X"00000000";
     PF3_SRIOV_VF_DEVICE_ID : std_logic_vector(15 downto 0) := X"0000";
     PF3_SUBSYSTEM_ID : std_logic_vector(15 downto 0) := X"0000";
     PF3_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     PF3_TPHR_CAP_ENABLE : string := "FALSE";
     PF3_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     PF3_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     PF3_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     PF3_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     PF3_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     PF3_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 : string := "FALSE";
     PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 : string := "FALSE";
     PL_DISABLE_EI_INFER_IN_L0 : string := "FALSE";
     PL_DISABLE_GEN3_DC_BALANCE : string := "FALSE";
     PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP : string := "TRUE";
     PL_DISABLE_RETRAIN_ON_FRAMING_ERROR : string := "FALSE";
     PL_DISABLE_SCRAMBLING : string := "FALSE";
     PL_DISABLE_SYNC_HEADER_FRAMING_ERROR : string := "FALSE";
     PL_DISABLE_UPCONFIG_CAPABLE : string := "FALSE";
     PL_EQ_ADAPT_DISABLE_COEFF_CHECK : string := "FALSE";
     PL_EQ_ADAPT_DISABLE_PRESET_CHECK : string := "FALSE";
     PL_EQ_ADAPT_ITER_COUNT : std_logic_vector(4 downto 0) := "0" & X"2";
     PL_EQ_ADAPT_REJECT_RETRY_COUNT : std_logic_vector(1 downto 0) := "01";
     PL_EQ_BYPASS_PHASE23 : string := "FALSE";
     PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT : std_logic_vector(2 downto 0) := "011";
     PL_EQ_DEFAULT_GEN3_TX_PRESET : std_logic_vector(3 downto 0) := X"4";
     PL_EQ_PHASE01_RX_ADAPT : string := "FALSE";
     PL_EQ_SHORT_ADAPT_PHASE : string := "FALSE";
     PL_LANE0_EQ_CONTROL : std_logic_vector(15 downto 0) := X"3F00";
     PL_LANE1_EQ_CONTROL : std_logic_vector(15 downto 0) := X"3F00";
     PL_LANE2_EQ_CONTROL : std_logic_vector(15 downto 0) := X"3F00";
     PL_LANE3_EQ_CONTROL : std_logic_vector(15 downto 0) := X"3F00";
     PL_LANE4_EQ_CONTROL : std_logic_vector(15 downto 0) := X"3F00";
     PL_LANE5_EQ_CONTROL : std_logic_vector(15 downto 0) := X"3F00";
     PL_LANE6_EQ_CONTROL : std_logic_vector(15 downto 0) := X"3F00";
     PL_LANE7_EQ_CONTROL : std_logic_vector(15 downto 0) := X"3F00";
     PL_LINK_CAP_MAX_LINK_SPEED : std_logic_vector(2 downto 0) := "100";
     PL_LINK_CAP_MAX_LINK_WIDTH : std_logic_vector(3 downto 0) := X"8";
     PL_N_FTS_COMCLK_GEN1 : integer := 255;
     PL_N_FTS_COMCLK_GEN2 : integer := 255;
     PL_N_FTS_COMCLK_GEN3 : integer := 255;
     PL_N_FTS_GEN1 : integer := 255;
     PL_N_FTS_GEN2 : integer := 255;
     PL_N_FTS_GEN3 : integer := 255;
     PL_REPORT_ALL_PHY_ERRORS : string := "TRUE";
     PL_SIM_FAST_LINK_TRAINING : string := "FALSE";
     PL_UPSTREAM_FACING : string := "TRUE";
     PM_ASPML0S_TIMEOUT : std_logic_vector(15 downto 0) := X"05DC";
     PM_ASPML1_ENTRY_DELAY : std_logic_vector(19 downto 0) := X"00000";
     PM_ENABLE_L23_ENTRY : string := "FALSE";
     PM_ENABLE_SLOT_POWER_CAPTURE : string := "TRUE";
     PM_L1_REENTRY_DELAY : std_logic_vector(31 downto 0) := X"00000000";
     PM_PME_SERVICE_TIMEOUT_DELAY : std_logic_vector(19 downto 0) := X"186A0";
     PM_PME_TURNOFF_ACK_DELAY : std_logic_vector(15 downto 0) := X"0064";
     SIM_JTAG_IDCODE : std_logic_vector(31 downto 0) := X"00000000";
     SIM_VERSION : string := "1.0";
     SPARE_BIT0 : integer := 0;
     SPARE_BIT1 : integer := 0;
     SPARE_BIT2 : integer := 0;
     SPARE_BIT3 : integer := 0;
     SPARE_BIT4 : integer := 0;
     SPARE_BIT5 : integer := 0;
     SPARE_BIT6 : integer := 0;
     SPARE_BIT7 : integer := 0;
     SPARE_BIT8 : integer := 0;
     SPARE_BYTE0 : std_logic_vector(7 downto 0) := X"00";
     SPARE_BYTE1 : std_logic_vector(7 downto 0) := X"00";
     SPARE_BYTE2 : std_logic_vector(7 downto 0) := X"00";
     SPARE_BYTE3 : std_logic_vector(7 downto 0) := X"00";
     SPARE_WORD0 : std_logic_vector(31 downto 0) := X"00000000";
     SPARE_WORD1 : std_logic_vector(31 downto 0) := X"00000000";
     SPARE_WORD2 : std_logic_vector(31 downto 0) := X"00000000";
     SPARE_WORD3 : std_logic_vector(31 downto 0) := X"00000000";
     SRIOV_CAP_ENABLE : string := "FALSE";
     TL_COMPLETION_RAM_SIZE_16K : string := "TRUE";
     TL_COMPL_TIMEOUT_REG0 : std_logic_vector(23 downto 0) := X"BEBC20";
     TL_COMPL_TIMEOUT_REG1 : std_logic_vector(27 downto 0) := X"2FAF080";
     TL_CREDITS_CD : std_logic_vector(11 downto 0) := X"3E0";
     TL_CREDITS_CH : std_logic_vector(7 downto 0) := X"20";
     TL_CREDITS_NPD : std_logic_vector(11 downto 0) := X"028";
     TL_CREDITS_NPH : std_logic_vector(7 downto 0) := X"20";
     TL_CREDITS_PD : std_logic_vector(11 downto 0) := X"198";
     TL_CREDITS_PH : std_logic_vector(7 downto 0) := X"20";
     TL_ENABLE_MESSAGE_RID_CHECK_ENABLE : string := "TRUE";
     TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string := "FALSE";
     TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string := "FALSE";
     TL_LEGACY_MODE_ENABLE : string := "FALSE";
     TL_PF_ENABLE_REG : std_logic_vector(1 downto 0) := "00";
     TL_TX_MUX_STRICT_PRIORITY : string := "TRUE";
     TWO_LAYER_MODE_DLCMSM_ENABLE : string := "TRUE";
     TWO_LAYER_MODE_ENABLE : string := "FALSE";
     TWO_LAYER_MODE_WIDTH_256 : string := "TRUE";
     VF0_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF0_CAPABILITY_POINTER : std_logic_vector(7 downto 0) := X"50";
     VF0_MSIX_CAP_PBA_BIR : integer := 0;
     VF0_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VF0_MSIX_CAP_TABLE_BIR : integer := 0;
     VF0_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VF0_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF0_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF0_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     VF0_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VF0_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     VF0_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF0_TPHR_CAP_ENABLE : string := "FALSE";
     VF0_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF0_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF0_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VF0_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     VF0_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF0_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     VF1_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF1_MSIX_CAP_PBA_BIR : integer := 0;
     VF1_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VF1_MSIX_CAP_TABLE_BIR : integer := 0;
     VF1_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VF1_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF1_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF1_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     VF1_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VF1_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     VF1_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF1_TPHR_CAP_ENABLE : string := "FALSE";
     VF1_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF1_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF1_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VF1_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     VF1_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF1_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     VF2_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF2_MSIX_CAP_PBA_BIR : integer := 0;
     VF2_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VF2_MSIX_CAP_TABLE_BIR : integer := 0;
     VF2_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VF2_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF2_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF2_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     VF2_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VF2_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     VF2_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF2_TPHR_CAP_ENABLE : string := "FALSE";
     VF2_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF2_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF2_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VF2_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     VF2_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF2_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     VF3_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF3_MSIX_CAP_PBA_BIR : integer := 0;
     VF3_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VF3_MSIX_CAP_TABLE_BIR : integer := 0;
     VF3_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VF3_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF3_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF3_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     VF3_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VF3_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     VF3_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF3_TPHR_CAP_ENABLE : string := "FALSE";
     VF3_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF3_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF3_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VF3_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     VF3_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF3_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     VF4_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF4_MSIX_CAP_PBA_BIR : integer := 0;
     VF4_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VF4_MSIX_CAP_TABLE_BIR : integer := 0;
     VF4_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VF4_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF4_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF4_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     VF4_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VF4_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     VF4_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF4_TPHR_CAP_ENABLE : string := "FALSE";
     VF4_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF4_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF4_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VF4_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     VF4_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF4_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     VF5_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF5_MSIX_CAP_PBA_BIR : integer := 0;
     VF5_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VF5_MSIX_CAP_TABLE_BIR : integer := 0;
     VF5_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VF5_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF5_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF5_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     VF5_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VF5_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     VF5_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF5_TPHR_CAP_ENABLE : string := "FALSE";
     VF5_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF5_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF5_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VF5_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     VF5_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF5_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     VF6_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF6_MSIX_CAP_PBA_BIR : integer := 0;
     VF6_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VF6_MSIX_CAP_TABLE_BIR : integer := 0;
     VF6_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VF6_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF6_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF6_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     VF6_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VF6_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     VF6_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF6_TPHR_CAP_ENABLE : string := "FALSE";
     VF6_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF6_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF6_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VF6_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     VF6_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF6_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1";
     VF7_ARI_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF7_MSIX_CAP_PBA_BIR : integer := 0;
     VF7_MSIX_CAP_PBA_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000050";
     VF7_MSIX_CAP_TABLE_BIR : integer := 0;
     VF7_MSIX_CAP_TABLE_OFFSET : std_logic_vector(28 downto 0) := "0" & X"0000040";
     VF7_MSIX_CAP_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF7_MSI_CAP_MULTIMSGCAP : integer := 0;
     VF7_PM_CAP_ID : std_logic_vector(7 downto 0) := X"01";
     VF7_PM_CAP_NEXTPTR : std_logic_vector(7 downto 0) := X"00";
     VF7_PM_CAP_VER_ID : std_logic_vector(2 downto 0) := "011";
     VF7_TPHR_CAP_DEV_SPECIFIC_MODE : string := "TRUE";
     VF7_TPHR_CAP_ENABLE : string := "FALSE";
     VF7_TPHR_CAP_INT_VEC_MODE : string := "TRUE";
     VF7_TPHR_CAP_NEXTPTR : std_logic_vector(11 downto 0) := X"000";
     VF7_TPHR_CAP_ST_MODE_SEL : std_logic_vector(2 downto 0) := "000";
     VF7_TPHR_CAP_ST_TABLE_LOC : std_logic_vector(1 downto 0) := "00";
     VF7_TPHR_CAP_ST_TABLE_SIZE : std_logic_vector(10 downto 0) := "000" & X"00";
     VF7_TPHR_CAP_VER : std_logic_vector(3 downto 0) := X"1"
  );
  port (
     CFGCURRENTSPEED : out std_logic_vector(2 downto 0);
     CFGDPASUBSTATECHANGE : out std_logic_vector(3 downto 0);
     CFGERRCOROUT : out std_ulogic;
     CFGERRFATALOUT : out std_ulogic;
     CFGERRNONFATALOUT : out std_ulogic;
     CFGEXTFUNCTIONNUMBER : out std_logic_vector(7 downto 0);
     CFGEXTREADRECEIVED : out std_ulogic;
     CFGEXTREGISTERNUMBER : out std_logic_vector(9 downto 0);
     CFGEXTWRITEBYTEENABLE : out std_logic_vector(3 downto 0);
     CFGEXTWRITEDATA : out std_logic_vector(31 downto 0);
     CFGEXTWRITERECEIVED : out std_ulogic;
     CFGFCCPLD : out std_logic_vector(11 downto 0);
     CFGFCCPLH : out std_logic_vector(7 downto 0);
     CFGFCNPD : out std_logic_vector(11 downto 0);
     CFGFCNPH : out std_logic_vector(7 downto 0);
     CFGFCPD : out std_logic_vector(11 downto 0);
     CFGFCPH : out std_logic_vector(7 downto 0);
     CFGFLRINPROCESS : out std_logic_vector(3 downto 0);
     CFGFUNCTIONPOWERSTATE : out std_logic_vector(11 downto 0);
     CFGFUNCTIONSTATUS : out std_logic_vector(15 downto 0);
     CFGHOTRESETOUT : out std_ulogic;
     CFGINTERRUPTMSIDATA : out std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIENABLE : out std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIFAIL : out std_ulogic;
     CFGINTERRUPTMSIMASKUPDATE : out std_ulogic;
     CFGINTERRUPTMSIMMENABLE : out std_logic_vector(11 downto 0);
     CFGINTERRUPTMSISENT : out std_ulogic;
     CFGINTERRUPTMSIVFENABLE : out std_logic_vector(7 downto 0);
     CFGINTERRUPTMSIXENABLE : out std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIXFAIL : out std_ulogic;
     CFGINTERRUPTMSIXMASK : out std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIXSENT : out std_ulogic;
     CFGINTERRUPTMSIXVFENABLE : out std_logic_vector(7 downto 0);
     CFGINTERRUPTMSIXVFMASK : out std_logic_vector(7 downto 0);
     CFGINTERRUPTSENT : out std_ulogic;
     CFGLINKPOWERSTATE : out std_logic_vector(1 downto 0);
     CFGLOCALERROR : out std_ulogic;
     CFGLTRENABLE : out std_ulogic;
     CFGLTSSMSTATE : out std_logic_vector(5 downto 0);
     CFGMAXPAYLOAD : out std_logic_vector(2 downto 0);
     CFGMAXREADREQ : out std_logic_vector(2 downto 0);
     CFGMGMTREADDATA : out std_logic_vector(31 downto 0);
     CFGMGMTREADWRITEDONE : out std_ulogic;
     CFGMSGRECEIVED : out std_ulogic;
     CFGMSGRECEIVEDDATA : out std_logic_vector(7 downto 0);
     CFGMSGRECEIVEDTYPE : out std_logic_vector(4 downto 0);
     CFGMSGTRANSMITDONE : out std_ulogic;
     CFGNEGOTIATEDWIDTH : out std_logic_vector(3 downto 0);
     CFGOBFFENABLE : out std_logic_vector(1 downto 0);
     CFGPERFUNCSTATUSDATA : out std_logic_vector(15 downto 0);
     CFGPERFUNCTIONUPDATEDONE : out std_ulogic;
     CFGPHYLINKDOWN : out std_ulogic;
     CFGPHYLINKSTATUS : out std_logic_vector(1 downto 0);
     CFGPLSTATUSCHANGE : out std_ulogic;
     CFGPOWERSTATECHANGEINTERRUPT : out std_ulogic;
     CFGRCBSTATUS : out std_logic_vector(3 downto 0);
     CFGTPHFUNCTIONNUM : out std_logic_vector(3 downto 0);
     CFGTPHREQUESTERENABLE : out std_logic_vector(3 downto 0);
     CFGTPHSTMODE : out std_logic_vector(11 downto 0);
     CFGTPHSTTADDRESS : out std_logic_vector(4 downto 0);
     CFGTPHSTTREADENABLE : out std_ulogic;
     CFGTPHSTTWRITEBYTEVALID : out std_logic_vector(3 downto 0);
     CFGTPHSTTWRITEDATA : out std_logic_vector(31 downto 0);
     CFGTPHSTTWRITEENABLE : out std_ulogic;
     CFGVFFLRINPROCESS : out std_logic_vector(7 downto 0);
     CFGVFPOWERSTATE : out std_logic_vector(23 downto 0);
     CFGVFSTATUS : out std_logic_vector(15 downto 0);
     CFGVFTPHREQUESTERENABLE : out std_logic_vector(7 downto 0);
     CFGVFTPHSTMODE : out std_logic_vector(23 downto 0);
     CONFMCAPDESIGNSWITCH : out std_ulogic;
     CONFMCAPEOS : out std_ulogic;
     CONFMCAPINUSEBYPCIE : out std_ulogic;
     CONFREQREADY : out std_ulogic;
     CONFRESPRDATA : out std_logic_vector(31 downto 0);
     CONFRESPVALID : out std_ulogic;
     DBGDATAOUT : out std_logic_vector(15 downto 0);
     DBGMCAPCSB : out std_ulogic;
     DBGMCAPDATA : out std_logic_vector(31 downto 0);
     DBGMCAPEOS : out std_ulogic;
     DBGMCAPERROR : out std_ulogic;
     DBGMCAPMODE : out std_ulogic;
     DBGMCAPRDATAVALID : out std_ulogic;
     DBGMCAPRDWRB : out std_ulogic;
     DBGMCAPRESET : out std_ulogic;
     DBGPLDATABLOCKRECEIVEDAFTEREDS : out std_ulogic;
     DBGPLGEN3FRAMINGERRORDETECTED : out std_ulogic;
     DBGPLGEN3SYNCHEADERERRORDETECTED : out std_ulogic;
     DBGPLINFERREDRXELECTRICALIDLE : out std_logic_vector(7 downto 0);
     DRPDO : out std_logic_vector(15 downto 0);
     DRPRDY : out std_ulogic;
     LL2LMMASTERTLPSENT0 : out std_ulogic;
     LL2LMMASTERTLPSENT1 : out std_ulogic;
     LL2LMMASTERTLPSENTTLPID0 : out std_logic_vector(3 downto 0);
     LL2LMMASTERTLPSENTTLPID1 : out std_logic_vector(3 downto 0);
     LL2LMMAXISRXTDATA : out std_logic_vector(255 downto 0);
     LL2LMMAXISRXTUSER : out std_logic_vector(17 downto 0);
     LL2LMMAXISRXTVALID : out std_logic_vector(7 downto 0);
     LL2LMSAXISTXTREADY : out std_logic_vector(7 downto 0);
     MAXISCQTDATA : out std_logic_vector(255 downto 0);
     MAXISCQTKEEP : out std_logic_vector(7 downto 0);
     MAXISCQTLAST : out std_ulogic;
     MAXISCQTUSER : out std_logic_vector(84 downto 0);
     MAXISCQTVALID : out std_ulogic;
     MAXISRCTDATA : out std_logic_vector(255 downto 0);
     MAXISRCTKEEP : out std_logic_vector(7 downto 0);
     MAXISRCTLAST : out std_ulogic;
     MAXISRCTUSER : out std_logic_vector(74 downto 0);
     MAXISRCTVALID : out std_ulogic;
     MICOMPLETIONRAMREADADDRESSAL : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMREADADDRESSAU : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMREADADDRESSBL : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMREADADDRESSBU : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMREADENABLEL : out std_logic_vector(3 downto 0);
     MICOMPLETIONRAMREADENABLEU : out std_logic_vector(3 downto 0);
     MICOMPLETIONRAMWRITEADDRESSAL : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMWRITEADDRESSAU : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMWRITEADDRESSBL : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMWRITEADDRESSBU : out std_logic_vector(9 downto 0);
     MICOMPLETIONRAMWRITEDATAL : out std_logic_vector(71 downto 0);
     MICOMPLETIONRAMWRITEDATAU : out std_logic_vector(71 downto 0);
     MICOMPLETIONRAMWRITEENABLEL : out std_logic_vector(3 downto 0);
     MICOMPLETIONRAMWRITEENABLEU : out std_logic_vector(3 downto 0);
     MIREPLAYRAMADDRESS : out std_logic_vector(8 downto 0);
     MIREPLAYRAMREADENABLE : out std_logic_vector(1 downto 0);
     MIREPLAYRAMWRITEDATA : out std_logic_vector(143 downto 0);
     MIREPLAYRAMWRITEENABLE : out std_logic_vector(1 downto 0);
     MIREQUESTRAMREADADDRESSA : out std_logic_vector(8 downto 0);
     MIREQUESTRAMREADADDRESSB : out std_logic_vector(8 downto 0);
     MIREQUESTRAMREADENABLE : out std_logic_vector(3 downto 0);
     MIREQUESTRAMWRITEADDRESSA : out std_logic_vector(8 downto 0);
     MIREQUESTRAMWRITEADDRESSB : out std_logic_vector(8 downto 0);
     MIREQUESTRAMWRITEDATA : out std_logic_vector(143 downto 0);
     MIREQUESTRAMWRITEENABLE : out std_logic_vector(3 downto 0);
     PCIECQNPREQCOUNT : out std_logic_vector(5 downto 0);
     PCIEPERST0B : out std_ulogic;
     PCIEPERST1B : out std_ulogic;
     PCIERQSEQNUM : out std_logic_vector(3 downto 0);
     PCIERQSEQNUMVLD : out std_ulogic;
     PCIERQTAG : out std_logic_vector(5 downto 0);
     PCIERQTAGAV : out std_logic_vector(1 downto 0);
     PCIERQTAGVLD : out std_ulogic;
     PCIETFCNPDAV : out std_logic_vector(1 downto 0);
     PCIETFCNPHAV : out std_logic_vector(1 downto 0);
     PIPERX0EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX0EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX0EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX0EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX0POLARITY : out std_ulogic;
     PIPERX1EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX1EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX1EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX1EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX1POLARITY : out std_ulogic;
     PIPERX2EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX2EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX2EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX2EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX2POLARITY : out std_ulogic;
     PIPERX3EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX3EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX3EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX3EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX3POLARITY : out std_ulogic;
     PIPERX4EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX4EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX4EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX4EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX4POLARITY : out std_ulogic;
     PIPERX5EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX5EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX5EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX5EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX5POLARITY : out std_ulogic;
     PIPERX6EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX6EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX6EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX6EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX6POLARITY : out std_ulogic;
     PIPERX7EQCONTROL : out std_logic_vector(1 downto 0);
     PIPERX7EQLPLFFS : out std_logic_vector(5 downto 0);
     PIPERX7EQLPTXPRESET : out std_logic_vector(3 downto 0);
     PIPERX7EQPRESET : out std_logic_vector(2 downto 0);
     PIPERX7POLARITY : out std_ulogic;
     PIPETX0CHARISK : out std_logic_vector(1 downto 0);
     PIPETX0COMPLIANCE : out std_ulogic;
     PIPETX0DATA : out std_logic_vector(31 downto 0);
     PIPETX0DATAVALID : out std_ulogic;
     PIPETX0DEEMPH : out std_ulogic;
     PIPETX0ELECIDLE : out std_ulogic;
     PIPETX0EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX0EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX0EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX0MARGIN : out std_logic_vector(2 downto 0);
     PIPETX0POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX0RATE : out std_logic_vector(1 downto 0);
     PIPETX0RCVRDET : out std_ulogic;
     PIPETX0RESET : out std_ulogic;
     PIPETX0STARTBLOCK : out std_ulogic;
     PIPETX0SWING : out std_ulogic;
     PIPETX0SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX1CHARISK : out std_logic_vector(1 downto 0);
     PIPETX1COMPLIANCE : out std_ulogic;
     PIPETX1DATA : out std_logic_vector(31 downto 0);
     PIPETX1DATAVALID : out std_ulogic;
     PIPETX1DEEMPH : out std_ulogic;
     PIPETX1ELECIDLE : out std_ulogic;
     PIPETX1EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX1EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX1EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX1MARGIN : out std_logic_vector(2 downto 0);
     PIPETX1POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX1RATE : out std_logic_vector(1 downto 0);
     PIPETX1RCVRDET : out std_ulogic;
     PIPETX1RESET : out std_ulogic;
     PIPETX1STARTBLOCK : out std_ulogic;
     PIPETX1SWING : out std_ulogic;
     PIPETX1SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX2CHARISK : out std_logic_vector(1 downto 0);
     PIPETX2COMPLIANCE : out std_ulogic;
     PIPETX2DATA : out std_logic_vector(31 downto 0);
     PIPETX2DATAVALID : out std_ulogic;
     PIPETX2DEEMPH : out std_ulogic;
     PIPETX2ELECIDLE : out std_ulogic;
     PIPETX2EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX2EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX2EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX2MARGIN : out std_logic_vector(2 downto 0);
     PIPETX2POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX2RATE : out std_logic_vector(1 downto 0);
     PIPETX2RCVRDET : out std_ulogic;
     PIPETX2RESET : out std_ulogic;
     PIPETX2STARTBLOCK : out std_ulogic;
     PIPETX2SWING : out std_ulogic;
     PIPETX2SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX3CHARISK : out std_logic_vector(1 downto 0);
     PIPETX3COMPLIANCE : out std_ulogic;
     PIPETX3DATA : out std_logic_vector(31 downto 0);
     PIPETX3DATAVALID : out std_ulogic;
     PIPETX3DEEMPH : out std_ulogic;
     PIPETX3ELECIDLE : out std_ulogic;
     PIPETX3EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX3EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX3EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX3MARGIN : out std_logic_vector(2 downto 0);
     PIPETX3POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX3RATE : out std_logic_vector(1 downto 0);
     PIPETX3RCVRDET : out std_ulogic;
     PIPETX3RESET : out std_ulogic;
     PIPETX3STARTBLOCK : out std_ulogic;
     PIPETX3SWING : out std_ulogic;
     PIPETX3SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX4CHARISK : out std_logic_vector(1 downto 0);
     PIPETX4COMPLIANCE : out std_ulogic;
     PIPETX4DATA : out std_logic_vector(31 downto 0);
     PIPETX4DATAVALID : out std_ulogic;
     PIPETX4DEEMPH : out std_ulogic;
     PIPETX4ELECIDLE : out std_ulogic;
     PIPETX4EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX4EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX4EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX4MARGIN : out std_logic_vector(2 downto 0);
     PIPETX4POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX4RATE : out std_logic_vector(1 downto 0);
     PIPETX4RCVRDET : out std_ulogic;
     PIPETX4RESET : out std_ulogic;
     PIPETX4STARTBLOCK : out std_ulogic;
     PIPETX4SWING : out std_ulogic;
     PIPETX4SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX5CHARISK : out std_logic_vector(1 downto 0);
     PIPETX5COMPLIANCE : out std_ulogic;
     PIPETX5DATA : out std_logic_vector(31 downto 0);
     PIPETX5DATAVALID : out std_ulogic;
     PIPETX5DEEMPH : out std_ulogic;
     PIPETX5ELECIDLE : out std_ulogic;
     PIPETX5EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX5EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX5EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX5MARGIN : out std_logic_vector(2 downto 0);
     PIPETX5POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX5RATE : out std_logic_vector(1 downto 0);
     PIPETX5RCVRDET : out std_ulogic;
     PIPETX5RESET : out std_ulogic;
     PIPETX5STARTBLOCK : out std_ulogic;
     PIPETX5SWING : out std_ulogic;
     PIPETX5SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX6CHARISK : out std_logic_vector(1 downto 0);
     PIPETX6COMPLIANCE : out std_ulogic;
     PIPETX6DATA : out std_logic_vector(31 downto 0);
     PIPETX6DATAVALID : out std_ulogic;
     PIPETX6DEEMPH : out std_ulogic;
     PIPETX6ELECIDLE : out std_ulogic;
     PIPETX6EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX6EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX6EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX6MARGIN : out std_logic_vector(2 downto 0);
     PIPETX6POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX6RATE : out std_logic_vector(1 downto 0);
     PIPETX6RCVRDET : out std_ulogic;
     PIPETX6RESET : out std_ulogic;
     PIPETX6STARTBLOCK : out std_ulogic;
     PIPETX6SWING : out std_ulogic;
     PIPETX6SYNCHEADER : out std_logic_vector(1 downto 0);
     PIPETX7CHARISK : out std_logic_vector(1 downto 0);
     PIPETX7COMPLIANCE : out std_ulogic;
     PIPETX7DATA : out std_logic_vector(31 downto 0);
     PIPETX7DATAVALID : out std_ulogic;
     PIPETX7DEEMPH : out std_ulogic;
     PIPETX7ELECIDLE : out std_ulogic;
     PIPETX7EQCONTROL : out std_logic_vector(1 downto 0);
     PIPETX7EQDEEMPH : out std_logic_vector(5 downto 0);
     PIPETX7EQPRESET : out std_logic_vector(3 downto 0);
     PIPETX7MARGIN : out std_logic_vector(2 downto 0);
     PIPETX7POWERDOWN : out std_logic_vector(1 downto 0);
     PIPETX7RATE : out std_logic_vector(1 downto 0);
     PIPETX7RCVRDET : out std_ulogic;
     PIPETX7RESET : out std_ulogic;
     PIPETX7STARTBLOCK : out std_ulogic;
     PIPETX7SWING : out std_ulogic;
     PIPETX7SYNCHEADER : out std_logic_vector(1 downto 0);
     PLEQINPROGRESS : out std_ulogic;
     PLEQPHASE : out std_logic_vector(1 downto 0);
     SAXISCCTREADY : out std_logic_vector(3 downto 0);
     SAXISRQTREADY : out std_logic_vector(3 downto 0);
     SPAREOUT : out std_logic_vector(31 downto 0);
     CFGCONFIGSPACEENABLE : in std_ulogic;
     CFGDEVID : in std_logic_vector(15 downto 0);
     CFGDSBUSNUMBER : in std_logic_vector(7 downto 0);
     CFGDSDEVICENUMBER : in std_logic_vector(4 downto 0);
     CFGDSFUNCTIONNUMBER : in std_logic_vector(2 downto 0);
     CFGDSN : in std_logic_vector(63 downto 0);
     CFGDSPORTNUMBER : in std_logic_vector(7 downto 0);
     CFGERRCORIN : in std_ulogic;
     CFGERRUNCORIN : in std_ulogic;
     CFGEXTREADDATA : in std_logic_vector(31 downto 0);
     CFGEXTREADDATAVALID : in std_ulogic;
     CFGFCSEL : in std_logic_vector(2 downto 0);
     CFGFLRDONE : in std_logic_vector(3 downto 0);
     CFGHOTRESETIN : in std_ulogic;
     CFGINTERRUPTINT : in std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIATTR : in std_logic_vector(2 downto 0);
     CFGINTERRUPTMSIFUNCTIONNUMBER : in std_logic_vector(3 downto 0);
     CFGINTERRUPTMSIINT : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIPENDINGSTATUS : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE : in std_ulogic;
     CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM : in std_logic_vector(3 downto 0);
     CFGINTERRUPTMSISELECT : in std_logic_vector(3 downto 0);
     CFGINTERRUPTMSITPHPRESENT : in std_ulogic;
     CFGINTERRUPTMSITPHSTTAG : in std_logic_vector(8 downto 0);
     CFGINTERRUPTMSITPHTYPE : in std_logic_vector(1 downto 0);
     CFGINTERRUPTMSIXADDRESS : in std_logic_vector(63 downto 0);
     CFGINTERRUPTMSIXDATA : in std_logic_vector(31 downto 0);
     CFGINTERRUPTMSIXINT : in std_ulogic;
     CFGINTERRUPTPENDING : in std_logic_vector(3 downto 0);
     CFGLINKTRAININGENABLE : in std_ulogic;
     CFGMGMTADDR : in std_logic_vector(18 downto 0);
     CFGMGMTBYTEENABLE : in std_logic_vector(3 downto 0);
     CFGMGMTREAD : in std_ulogic;
     CFGMGMTTYPE1CFGREGACCESS : in std_ulogic;
     CFGMGMTWRITE : in std_ulogic;
     CFGMGMTWRITEDATA : in std_logic_vector(31 downto 0);
     CFGMSGTRANSMIT : in std_ulogic;
     CFGMSGTRANSMITDATA : in std_logic_vector(31 downto 0);
     CFGMSGTRANSMITTYPE : in std_logic_vector(2 downto 0);
     CFGPERFUNCSTATUSCONTROL : in std_logic_vector(2 downto 0);
     CFGPERFUNCTIONNUMBER : in std_logic_vector(3 downto 0);
     CFGPERFUNCTIONOUTPUTREQUEST : in std_ulogic;
     CFGPOWERSTATECHANGEACK : in std_ulogic;
     CFGREQPMTRANSITIONL23READY : in std_ulogic;
     CFGREVID : in std_logic_vector(7 downto 0);
     CFGSUBSYSID : in std_logic_vector(15 downto 0);
     CFGSUBSYSVENDID : in std_logic_vector(15 downto 0);
     CFGTPHSTTREADDATA : in std_logic_vector(31 downto 0);
     CFGTPHSTTREADDATAVALID : in std_ulogic;
     CFGVENDID : in std_logic_vector(15 downto 0);
     CFGVFFLRDONE : in std_logic_vector(7 downto 0);
     CONFMCAPREQUESTBYCONF : in std_ulogic;
     CONFREQDATA : in std_logic_vector(31 downto 0);
     CONFREQREGNUM : in std_logic_vector(3 downto 0);
     CONFREQTYPE : in std_logic_vector(1 downto 0);
     CONFREQVALID : in std_ulogic;
     CORECLK : in std_ulogic;
     CORECLKMICOMPLETIONRAML : in std_ulogic;
     CORECLKMICOMPLETIONRAMU : in std_ulogic;
     CORECLKMIREPLAYRAM : in std_ulogic;
     CORECLKMIREQUESTRAM : in std_ulogic;
     DBGCFGLOCALMGMTREGOVERRIDE : in std_ulogic;
     DBGDATASEL : in std_logic_vector(3 downto 0);
     DRPADDR : in std_logic_vector(9 downto 0);
     DRPCLK : in std_ulogic;
     DRPDI : in std_logic_vector(15 downto 0);
     DRPEN : in std_ulogic;
     DRPWE : in std_ulogic;
     LL2LMSAXISTXTUSER : in std_logic_vector(13 downto 0);
     LL2LMSAXISTXTVALID : in std_ulogic;
     LL2LMTXTLPID0 : in std_logic_vector(3 downto 0);
     LL2LMTXTLPID1 : in std_logic_vector(3 downto 0);
     MAXISCQTREADY : in std_logic_vector(21 downto 0);
     MAXISRCTREADY : in std_logic_vector(21 downto 0);
     MCAPCLK : in std_ulogic;
     MCAPPERST0B : in std_ulogic;
     MCAPPERST1B : in std_ulogic;
     MGMTRESETN : in std_ulogic;
     MGMTSTICKYRESETN : in std_ulogic;
     MICOMPLETIONRAMREADDATA : in std_logic_vector(143 downto 0);
     MIREPLAYRAMREADDATA : in std_logic_vector(143 downto 0);
     MIREQUESTRAMREADDATA : in std_logic_vector(143 downto 0);
     PCIECQNPREQ : in std_ulogic;
     PIPECLK : in std_ulogic;
     PIPEEQFS : in std_logic_vector(5 downto 0);
     PIPEEQLF : in std_logic_vector(5 downto 0);
     PIPERESETN : in std_ulogic;
     PIPERX0CHARISK : in std_logic_vector(1 downto 0);
     PIPERX0DATA : in std_logic_vector(31 downto 0);
     PIPERX0DATAVALID : in std_ulogic;
     PIPERX0ELECIDLE : in std_ulogic;
     PIPERX0EQDONE : in std_ulogic;
     PIPERX0EQLPADAPTDONE : in std_ulogic;
     PIPERX0EQLPLFFSSEL : in std_ulogic;
     PIPERX0EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX0PHYSTATUS : in std_ulogic;
     PIPERX0STARTBLOCK : in std_ulogic;
     PIPERX0STATUS : in std_logic_vector(2 downto 0);
     PIPERX0SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX0VALID : in std_ulogic;
     PIPERX1CHARISK : in std_logic_vector(1 downto 0);
     PIPERX1DATA : in std_logic_vector(31 downto 0);
     PIPERX1DATAVALID : in std_ulogic;
     PIPERX1ELECIDLE : in std_ulogic;
     PIPERX1EQDONE : in std_ulogic;
     PIPERX1EQLPADAPTDONE : in std_ulogic;
     PIPERX1EQLPLFFSSEL : in std_ulogic;
     PIPERX1EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX1PHYSTATUS : in std_ulogic;
     PIPERX1STARTBLOCK : in std_ulogic;
     PIPERX1STATUS : in std_logic_vector(2 downto 0);
     PIPERX1SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX1VALID : in std_ulogic;
     PIPERX2CHARISK : in std_logic_vector(1 downto 0);
     PIPERX2DATA : in std_logic_vector(31 downto 0);
     PIPERX2DATAVALID : in std_ulogic;
     PIPERX2ELECIDLE : in std_ulogic;
     PIPERX2EQDONE : in std_ulogic;
     PIPERX2EQLPADAPTDONE : in std_ulogic;
     PIPERX2EQLPLFFSSEL : in std_ulogic;
     PIPERX2EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX2PHYSTATUS : in std_ulogic;
     PIPERX2STARTBLOCK : in std_ulogic;
     PIPERX2STATUS : in std_logic_vector(2 downto 0);
     PIPERX2SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX2VALID : in std_ulogic;
     PIPERX3CHARISK : in std_logic_vector(1 downto 0);
     PIPERX3DATA : in std_logic_vector(31 downto 0);
     PIPERX3DATAVALID : in std_ulogic;
     PIPERX3ELECIDLE : in std_ulogic;
     PIPERX3EQDONE : in std_ulogic;
     PIPERX3EQLPADAPTDONE : in std_ulogic;
     PIPERX3EQLPLFFSSEL : in std_ulogic;
     PIPERX3EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX3PHYSTATUS : in std_ulogic;
     PIPERX3STARTBLOCK : in std_ulogic;
     PIPERX3STATUS : in std_logic_vector(2 downto 0);
     PIPERX3SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX3VALID : in std_ulogic;
     PIPERX4CHARISK : in std_logic_vector(1 downto 0);
     PIPERX4DATA : in std_logic_vector(31 downto 0);
     PIPERX4DATAVALID : in std_ulogic;
     PIPERX4ELECIDLE : in std_ulogic;
     PIPERX4EQDONE : in std_ulogic;
     PIPERX4EQLPADAPTDONE : in std_ulogic;
     PIPERX4EQLPLFFSSEL : in std_ulogic;
     PIPERX4EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX4PHYSTATUS : in std_ulogic;
     PIPERX4STARTBLOCK : in std_ulogic;
     PIPERX4STATUS : in std_logic_vector(2 downto 0);
     PIPERX4SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX4VALID : in std_ulogic;
     PIPERX5CHARISK : in std_logic_vector(1 downto 0);
     PIPERX5DATA : in std_logic_vector(31 downto 0);
     PIPERX5DATAVALID : in std_ulogic;
     PIPERX5ELECIDLE : in std_ulogic;
     PIPERX5EQDONE : in std_ulogic;
     PIPERX5EQLPADAPTDONE : in std_ulogic;
     PIPERX5EQLPLFFSSEL : in std_ulogic;
     PIPERX5EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX5PHYSTATUS : in std_ulogic;
     PIPERX5STARTBLOCK : in std_ulogic;
     PIPERX5STATUS : in std_logic_vector(2 downto 0);
     PIPERX5SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX5VALID : in std_ulogic;
     PIPERX6CHARISK : in std_logic_vector(1 downto 0);
     PIPERX6DATA : in std_logic_vector(31 downto 0);
     PIPERX6DATAVALID : in std_ulogic;
     PIPERX6ELECIDLE : in std_ulogic;
     PIPERX6EQDONE : in std_ulogic;
     PIPERX6EQLPADAPTDONE : in std_ulogic;
     PIPERX6EQLPLFFSSEL : in std_ulogic;
     PIPERX6EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX6PHYSTATUS : in std_ulogic;
     PIPERX6STARTBLOCK : in std_ulogic;
     PIPERX6STATUS : in std_logic_vector(2 downto 0);
     PIPERX6SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX6VALID : in std_ulogic;
     PIPERX7CHARISK : in std_logic_vector(1 downto 0);
     PIPERX7DATA : in std_logic_vector(31 downto 0);
     PIPERX7DATAVALID : in std_ulogic;
     PIPERX7ELECIDLE : in std_ulogic;
     PIPERX7EQDONE : in std_ulogic;
     PIPERX7EQLPADAPTDONE : in std_ulogic;
     PIPERX7EQLPLFFSSEL : in std_ulogic;
     PIPERX7EQLPNEWTXCOEFFORPRESET : in std_logic_vector(17 downto 0);
     PIPERX7PHYSTATUS : in std_ulogic;
     PIPERX7STARTBLOCK : in std_ulogic;
     PIPERX7STATUS : in std_logic_vector(2 downto 0);
     PIPERX7SYNCHEADER : in std_logic_vector(1 downto 0);
     PIPERX7VALID : in std_ulogic;
     PIPETX0EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX0EQDONE : in std_ulogic;
     PIPETX1EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX1EQDONE : in std_ulogic;
     PIPETX2EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX2EQDONE : in std_ulogic;
     PIPETX3EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX3EQDONE : in std_ulogic;
     PIPETX4EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX4EQDONE : in std_ulogic;
     PIPETX5EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX5EQDONE : in std_ulogic;
     PIPETX6EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX6EQDONE : in std_ulogic;
     PIPETX7EQCOEFF : in std_logic_vector(17 downto 0);
     PIPETX7EQDONE : in std_ulogic;
     PLEQRESETEIEOSCOUNT : in std_ulogic;
     PLGEN2UPSTREAMPREFERDEEMPH : in std_ulogic;
     RESETN : in std_ulogic;
     SAXISCCTDATA : in std_logic_vector(255 downto 0);
     SAXISCCTKEEP : in std_logic_vector(7 downto 0);
     SAXISCCTLAST : in std_ulogic;
     SAXISCCTUSER : in std_logic_vector(32 downto 0);
     SAXISCCTVALID : in std_ulogic;
     SAXISRQTDATA : in std_logic_vector(255 downto 0);
     SAXISRQTKEEP : in std_logic_vector(7 downto 0);
     SAXISRQTLAST : in std_ulogic;
     SAXISRQTUSER : in std_logic_vector(59 downto 0);
     SAXISRQTVALID : in std_ulogic;
     SPAREIN : in std_logic_vector(31 downto 0);
     USERCLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PCIE_3_1 : component is "PRIMITIVE";

----- component PHASER_IN -----
component PHASER_IN
  generic (
     CLKOUT_DIV : integer := 4;
     DQS_BIAS_MODE : string := "FALSE";
     EN_ISERDES_RST : string := "FALSE";
     FINE_DELAY : integer := 0;
     FREQ_REF_DIV : string := "NONE";
     IS_RST_INVERTED : bit := '0';
     MEMREFCLK_PERIOD : real := 0.000;
     OUTPUT_CLK_SRC : string := "PHASE_REF";
     PHASEREFCLK_PERIOD : real := 0.000;
     REFCLK_PERIOD : real := 0.000;
     SEL_CLK_OFFSET : integer := 5;
     SYNC_IN_DIV_RST : string := "FALSE"
  );
  port (
     COUNTERREADVAL : out std_logic_vector(5 downto 0);
     FINEOVERFLOW : out std_ulogic;
     ICLK : out std_ulogic;
     ICLKDIV : out std_ulogic;
     ISERDESRST : out std_ulogic;
     RCLK : out std_ulogic;
     COUNTERLOADEN : in std_ulogic;
     COUNTERLOADVAL : in std_logic_vector(5 downto 0);
     COUNTERREADEN : in std_ulogic;
     DIVIDERST : in std_ulogic;
     EDGEADV : in std_ulogic;
     FINEENABLE : in std_ulogic;
     FINEINC : in std_ulogic;
     FREQREFCLK : in std_ulogic;
     MEMREFCLK : in std_ulogic;
     PHASEREFCLK : in std_ulogic;
     RANKSEL : in std_logic_vector(1 downto 0);
     RST : in std_ulogic;
     SYNCIN : in std_ulogic;
     SYSCLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PHASER_IN : component is "PRIMITIVE";

----- component PHASER_IN_PHY -----
component PHASER_IN_PHY
  generic (
     BURST_MODE : string := "FALSE";
     CLKOUT_DIV : integer := 4;
     DQS_AUTO_RECAL : bit := '1';
     DQS_BIAS_MODE : string := "FALSE";
     DQS_FIND_PATTERN : bit_vector := "001";
     FINE_DELAY : integer := 0;
     FREQ_REF_DIV : string := "NONE";
     IS_RST_INVERTED : bit := '0';
     MEMREFCLK_PERIOD : real := 0.000;
     OUTPUT_CLK_SRC : string := "PHASE_REF";
     PHASEREFCLK_PERIOD : real := 0.000;
     REFCLK_PERIOD : real := 0.000;
     SEL_CLK_OFFSET : integer := 5;
     SYNC_IN_DIV_RST : string := "FALSE";
     WR_CYCLES : string := "FALSE"
  );
  port (
     COUNTERREADVAL : out std_logic_vector(5 downto 0);
     DQSFOUND : out std_ulogic;
     DQSOUTOFRANGE : out std_ulogic;
     FINEOVERFLOW : out std_ulogic;
     ICLK : out std_ulogic;
     ICLKDIV : out std_ulogic;
     ISERDESRST : out std_ulogic;
     PHASELOCKED : out std_ulogic;
     RCLK : out std_ulogic;
     WRENABLE : out std_ulogic;
     BURSTPENDINGPHY : in std_ulogic;
     COUNTERLOADEN : in std_ulogic;
     COUNTERLOADVAL : in std_logic_vector(5 downto 0);
     COUNTERREADEN : in std_ulogic;
     ENCALIBPHY : in std_logic_vector(1 downto 0);
     FINEENABLE : in std_ulogic;
     FINEINC : in std_ulogic;
     FREQREFCLK : in std_ulogic;
     MEMREFCLK : in std_ulogic;
     PHASEREFCLK : in std_ulogic;
     RANKSELPHY : in std_logic_vector(1 downto 0);
     RST : in std_ulogic;
     RSTDQSFIND : in std_ulogic;
     SYNCIN : in std_ulogic;
     SYSCLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PHASER_IN_PHY : component is "PRIMITIVE";

----- component PHASER_OUT -----
component PHASER_OUT
  generic (
     CLKOUT_DIV : integer := 4;
     COARSE_BYPASS : string := "FALSE";
     COARSE_DELAY : integer := 0;
     EN_OSERDES_RST : string := "FALSE";
     FINE_DELAY : integer := 0;
     IS_RST_INVERTED : bit := '0';
     MEMREFCLK_PERIOD : real := 0.000;
     OCLKDELAY_INV : string := "FALSE";
     OCLK_DELAY : integer := 0;
     OUTPUT_CLK_SRC : string := "PHASE_REF";
     PHASEREFCLK_PERIOD : real := 0.000;
     PO : bit_vector := "000";
     REFCLK_PERIOD : real := 0.000;
     SYNC_IN_DIV_RST : string := "FALSE"
  );
  port (
     COARSEOVERFLOW : out std_ulogic;
     COUNTERREADVAL : out std_logic_vector(8 downto 0);
     FINEOVERFLOW : out std_ulogic;
     OCLK : out std_ulogic;
     OCLKDELAYED : out std_ulogic;
     OCLKDIV : out std_ulogic;
     OSERDESRST : out std_ulogic;
     COARSEENABLE : in std_ulogic;
     COARSEINC : in std_ulogic;
     COUNTERLOADEN : in std_ulogic;
     COUNTERLOADVAL : in std_logic_vector(8 downto 0);
     COUNTERREADEN : in std_ulogic;
     DIVIDERST : in std_ulogic;
     EDGEADV : in std_ulogic;
     FINEENABLE : in std_ulogic;
     FINEINC : in std_ulogic;
     FREQREFCLK : in std_ulogic;
     MEMREFCLK : in std_ulogic;
     PHASEREFCLK : in std_ulogic;
     RST : in std_ulogic;
     SELFINEOCLKDELAY : in std_ulogic;
     SYNCIN : in std_ulogic;
     SYSCLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PHASER_OUT : component is "PRIMITIVE";

----- component PHASER_OUT_PHY -----
component PHASER_OUT_PHY
  generic (
     CLKOUT_DIV : integer := 4;
     COARSE_BYPASS : string := "FALSE";
     COARSE_DELAY : integer := 0;
     DATA_CTL_N : string := "FALSE";
     DATA_RD_CYCLES : string := "FALSE";
     FINE_DELAY : integer := 0;
     IS_RST_INVERTED : bit := '0';
     MEMREFCLK_PERIOD : real := 0.000;
     OCLKDELAY_INV : string := "FALSE";
     OCLK_DELAY : integer := 0;
     OUTPUT_CLK_SRC : string := "PHASE_REF";
     PHASEREFCLK_PERIOD : real := 0.000;
     PO : bit_vector := "000";
     REFCLK_PERIOD : real := 0.000;
     SYNC_IN_DIV_RST : string := "FALSE"
  );
  port (
     COARSEOVERFLOW : out std_ulogic;
     COUNTERREADVAL : out std_logic_vector(8 downto 0);
     CTSBUS : out std_logic_vector(1 downto 0);
     DQSBUS : out std_logic_vector(1 downto 0);
     DTSBUS : out std_logic_vector(1 downto 0);
     FINEOVERFLOW : out std_ulogic;
     OCLK : out std_ulogic;
     OCLKDELAYED : out std_ulogic;
     OCLKDIV : out std_ulogic;
     OSERDESRST : out std_ulogic;
     RDENABLE : out std_ulogic;
     BURSTPENDINGPHY : in std_ulogic;
     COARSEENABLE : in std_ulogic;
     COARSEINC : in std_ulogic;
     COUNTERLOADEN : in std_ulogic;
     COUNTERLOADVAL : in std_logic_vector(8 downto 0);
     COUNTERREADEN : in std_ulogic;
     ENCALIBPHY : in std_logic_vector(1 downto 0);
     FINEENABLE : in std_ulogic;
     FINEINC : in std_ulogic;
     FREQREFCLK : in std_ulogic;
     MEMREFCLK : in std_ulogic;
     PHASEREFCLK : in std_ulogic;
     RST : in std_ulogic;
     SELFINEOCLKDELAY : in std_ulogic;
     SYNCIN : in std_ulogic;
     SYSCLK : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PHASER_OUT_PHY : component is "PRIMITIVE";

----- component PHASER_REF -----
component PHASER_REF
  generic (
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0'
  );
  port (
     LOCKED : out std_ulogic;
     CLKIN : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PHASER_REF : component is "PRIMITIVE";

----- component PHY_CONTROL -----
component PHY_CONTROL
  generic (
     AO_TOGGLE : integer := 0;
     AO_WRLVL_EN : bit_vector := "0000";
     BURST_MODE : string := "FALSE";
     CLK_RATIO : integer := 1;
     CMD_OFFSET : integer := 0;
     CO_DURATION : integer := 0;
     DATA_CTL_A_N : string := "FALSE";
     DATA_CTL_B_N : string := "FALSE";
     DATA_CTL_C_N : string := "FALSE";
     DATA_CTL_D_N : string := "FALSE";
     DISABLE_SEQ_MATCH : string := "TRUE";
     DI_DURATION : integer := 0;
     DO_DURATION : integer := 0;
     EVENTS_DELAY : integer := 63;
     FOUR_WINDOW_CLOCKS : integer := 63;
     MULTI_REGION : string := "FALSE";
     PHY_COUNT_ENABLE : string := "FALSE";
     RD_CMD_OFFSET_0 : integer := 0;
     RD_CMD_OFFSET_1 : integer := 00;
     RD_CMD_OFFSET_2 : integer := 0;
     RD_CMD_OFFSET_3 : integer := 0;
     RD_DURATION_0 : integer := 0;
     RD_DURATION_1 : integer := 0;
     RD_DURATION_2 : integer := 0;
     RD_DURATION_3 : integer := 0;
     SYNC_MODE : string := "FALSE";
     WR_CMD_OFFSET_0 : integer := 0;
     WR_CMD_OFFSET_1 : integer := 0;
     WR_CMD_OFFSET_2 : integer := 0;
     WR_CMD_OFFSET_3 : integer := 0;
     WR_DURATION_0 : integer := 0;
     WR_DURATION_1 : integer := 0;
     WR_DURATION_2 : integer := 0;
     WR_DURATION_3 : integer := 0
  );
  port (
     AUXOUTPUT : out std_logic_vector(3 downto 0);
     INBURSTPENDING : out std_logic_vector(3 downto 0);
     INRANKA : out std_logic_vector(1 downto 0);
     INRANKB : out std_logic_vector(1 downto 0);
     INRANKC : out std_logic_vector(1 downto 0);
     INRANKD : out std_logic_vector(1 downto 0);
     OUTBURSTPENDING : out std_logic_vector(3 downto 0);
     PCENABLECALIB : out std_logic_vector(1 downto 0);
     PHYCTLALMOSTFULL : out std_ulogic;
     PHYCTLEMPTY : out std_ulogic;
     PHYCTLFULL : out std_ulogic;
     PHYCTLREADY : out std_ulogic;
     MEMREFCLK : in std_ulogic;
     PHYCLK : in std_ulogic;
     PHYCTLMSTREMPTY : in std_ulogic;
     PHYCTLWD : in std_logic_vector(31 downto 0);
     PHYCTLWRENABLE : in std_ulogic;
     PLLLOCK : in std_ulogic;
     READCALIBENABLE : in std_ulogic;
     REFDLLLOCK : in std_ulogic;
     RESET : in std_ulogic;
     SYNCIN : in std_ulogic;
     WRITECALIBENABLE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PHY_CONTROL : component is "PRIMITIVE";

----- component PLLE2_ADV -----
component PLLE2_ADV
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT : integer := 5;
     CLKFBOUT_PHASE : real := 0.0;
     CLKIN1_PERIOD : real := 0.0;
     CLKIN2_PERIOD : real := 0.0;
     CLKOUT0_DIVIDE : integer := 1;
     CLKOUT0_DUTY_CYCLE : real := 0.5;
     CLKOUT0_PHASE : real := 0.0;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.5;
     CLKOUT1_PHASE : real := 0.0;
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.5;
     CLKOUT2_PHASE : real := 0.0;
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.5;
     CLKOUT3_PHASE : real := 0.0;
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.5;
     CLKOUT4_PHASE : real := 0.0;
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.5;
     CLKOUT5_PHASE : real := 0.0;
     COMPENSATION : string := "ZHOLD";
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKINSEL_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER1 : real := 0.0;
     REF_JITTER2 : real := 0.0;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CLKFBOUT : out std_ulogic := '0';
     CLKOUT0 : out std_ulogic := '0';
     CLKOUT1 : out std_ulogic := '0';
     CLKOUT2 : out std_ulogic := '0';
     CLKOUT3 : out std_ulogic := '0';
     CLKOUT4 : out std_ulogic := '0';
     CLKOUT5 : out std_ulogic := '0';
     DO : out std_logic_vector (15 downto 0);
     DRDY : out std_ulogic := '0';
     LOCKED : out std_ulogic := '0';
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     CLKIN2 : in std_ulogic;
     CLKINSEL : in std_ulogic;
     DADDR : in std_logic_vector(6 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PLLE2_ADV : component is "PRIMITIVE";

----- component PLLE2_BASE -----
component PLLE2_BASE
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT : integer := 5;
     CLKFBOUT_PHASE : real := 0.000;
     CLKIN1_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE : integer := 1;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.500;
     CLKOUT2_PHASE : real := 0.000;
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.500;
     CLKOUT3_PHASE : real := 0.000;
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.500;
     CLKOUT4_PHASE : real := 0.000;
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.500;
     CLKOUT5_PHASE : real := 0.000;
     DIVCLK_DIVIDE : integer := 1;
     REF_JITTER1 : real := 0.010;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT2 : out std_ulogic;
     CLKOUT3 : out std_ulogic;
     CLKOUT4 : out std_ulogic;
     CLKOUT5 : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PLLE2_BASE : component is "PRIMITIVE";

----- component PLLE3_ADV -----
component PLLE3_ADV
  generic (
     CLKFBOUT_MULT : integer := 5;
     CLKFBOUT_PHASE : real := 0.000;
     CLKIN_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE : integer := 1;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUTPHY_MODE : string := "VCO_2X";
     COMPENSATION : string := "AUTO";
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKFBIN_INVERTED : bit := '0';
     IS_CLKIN_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER : real := 0.010;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUTPHY : out std_ulogic;
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN : in std_ulogic;
     CLKOUTPHYEN : in std_ulogic;
     DADDR : in std_logic_vector(6 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PLLE3_ADV : component is "PRIMITIVE";

----- component PLLE3_BASE -----
component PLLE3_BASE
  generic (
     CLKFBOUT_MULT : integer := 5;
     CLKFBOUT_PHASE : real := 0.000;
     CLKIN_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE : integer := 1;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUTPHY_MODE : string := "VCO_2X";
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKFBIN_INVERTED : bit := '0';
     IS_CLKIN_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER : real := 0.010;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUTPHY : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN : in std_ulogic;
     CLKOUTPHYEN : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PLLE3_BASE : component is "PRIMITIVE";

----- component PLLE4_ADV -----
component PLLE4_ADV
  generic (
     CLKFBOUT_MULT : integer := 5;
     CLKFBOUT_PHASE : real := 0.000;
     CLKIN_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE : integer := 1;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUTPHY_MODE : string := "VCO_2X";
     COMPENSATION : string := "AUTO";
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKFBIN_INVERTED : bit := '0';
     IS_CLKIN_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER : real := 0.010;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUTPHY : out std_ulogic;
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN : in std_ulogic;
     CLKOUTPHYEN : in std_ulogic;
     DADDR : in std_logic_vector(6 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PLLE4_ADV : component is "PRIMITIVE";

----- component PLLE4_BASE -----
component PLLE4_BASE
  generic (
     CLKFBOUT_MULT : integer := 5;
     CLKFBOUT_PHASE : real := 0.000;
     CLKIN_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE : integer := 1;
     CLKOUT0_DUTY_CYCLE : real := 0.500;
     CLKOUT0_PHASE : real := 0.000;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.500;
     CLKOUT1_PHASE : real := 0.000;
     CLKOUTPHY_MODE : string := "VCO_2X";
     DIVCLK_DIVIDE : integer := 1;
     IS_CLKFBIN_INVERTED : bit := '0';
     IS_CLKIN_INVERTED : bit := '0';
     IS_PWRDWN_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REF_JITTER : real := 0.010;
     STARTUP_WAIT : string := "FALSE"
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT0B : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT1B : out std_ulogic;
     CLKOUTPHY : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN : in std_ulogic;
     CLKOUTPHYEN : in std_ulogic;
     PWRDWN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PLLE4_BASE : component is "PRIMITIVE";

----- component PLL_ADV -----
component PLL_ADV
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_DESKEW_ADJUST : string := "NONE";
     CLKFBOUT_MULT : integer := 1;
     CLKFBOUT_PHASE : real := 0.0;
     CLKIN1_PERIOD : real := 0.000;
     CLKIN2_PERIOD : real := 0.000;
     CLKOUT0_DESKEW_ADJUST : string := "NONE";
     CLKOUT0_DIVIDE : integer := 1;
     CLKOUT0_DUTY_CYCLE : real := 0.5;
     CLKOUT0_PHASE : real := 0.0;
     CLKOUT1_DESKEW_ADJUST : string := "NONE";
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.5;
     CLKOUT1_PHASE : real := 0.0;
     CLKOUT2_DESKEW_ADJUST : string := "NONE";
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.5;
     CLKOUT2_PHASE : real := 0.0;
     CLKOUT3_DESKEW_ADJUST : string := "NONE";
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.5;
     CLKOUT3_PHASE : real := 0.0;
     CLKOUT4_DESKEW_ADJUST : string := "NONE";
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.5;
     CLKOUT4_PHASE : real := 0.0;
     CLKOUT5_DESKEW_ADJUST : string := "NONE";
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.5;
     CLKOUT5_PHASE : real := 0.0;
     CLK_FEEDBACK : string := "CLKFBOUT";
     COMPENSATION : string := "SYSTEM_SYNCHRONOUS";
     DIVCLK_DIVIDE : integer := 1;
     EN_REL : boolean := FALSE;
     PLL_PMCD_MODE : boolean := FALSE;
     REF_JITTER : real := 0.100;
     RESET_ON_LOSS_OF_LOCK : boolean := FALSE;
     RST_DEASSERT_CLK : string := "CLKIN1";
     SIM_DEVICE : string := "VIRTEX5"
  );
  port (
     CLKFBDCM : out std_ulogic := '0';
     CLKFBOUT : out std_ulogic := '0';
     CLKOUT0 : out std_ulogic := '0';
     CLKOUT1 : out std_ulogic := '0';
     CLKOUT2 : out std_ulogic := '0';
     CLKOUT3 : out std_ulogic := '0';
     CLKOUT4 : out std_ulogic := '0';
     CLKOUT5 : out std_ulogic := '0';
     CLKOUTDCM0 : out std_ulogic := '0';
     CLKOUTDCM1 : out std_ulogic := '0';
     CLKOUTDCM2 : out std_ulogic := '0';
     CLKOUTDCM3 : out std_ulogic := '0';
     CLKOUTDCM4 : out std_ulogic := '0';
     CLKOUTDCM5 : out std_ulogic := '0';
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic := '0';
     LOCKED : out std_ulogic := '0';
     CLKFBIN : in std_ulogic;
     CLKIN1 : in std_ulogic;
     CLKIN2 : in std_ulogic;
     CLKINSEL : in std_ulogic;
     DADDR : in std_logic_vector(4 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     REL : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PLL_ADV : component is "PRIMITIVE";

----- component PLL_BASE -----
component PLL_BASE
  generic (
     BANDWIDTH : string := "OPTIMIZED";
     CLKFBOUT_MULT : integer := 1;
     CLKFBOUT_PHASE : real := 0.0;
     CLKIN_PERIOD : real := 0.000;
     CLKOUT0_DIVIDE : integer := 1;
     CLKOUT0_DUTY_CYCLE : real := 0.5;
     CLKOUT0_PHASE : real := 0.0;
     CLKOUT1_DIVIDE : integer := 1;
     CLKOUT1_DUTY_CYCLE : real := 0.5;
     CLKOUT1_PHASE : real := 0.0;
     CLKOUT2_DIVIDE : integer := 1;
     CLKOUT2_DUTY_CYCLE : real := 0.5;
     CLKOUT2_PHASE : real := 0.0;
     CLKOUT3_DIVIDE : integer := 1;
     CLKOUT3_DUTY_CYCLE : real := 0.5;
     CLKOUT3_PHASE : real := 0.0;
     CLKOUT4_DIVIDE : integer := 1;
     CLKOUT4_DUTY_CYCLE : real := 0.5;
     CLKOUT4_PHASE : real := 0.0;
     CLKOUT5_DIVIDE : integer := 1;
     CLKOUT5_DUTY_CYCLE : real := 0.5;
     CLKOUT5_PHASE : real := 0.0;
     CLK_FEEDBACK : string := "CLKFBOUT";
     COMPENSATION : string := "SYSTEM_SYNCHRONOUS";
     DIVCLK_DIVIDE : integer := 1;
     REF_JITTER : real := 0.100;
     RESET_ON_LOSS_OF_LOCK : boolean := FALSE
  );
  port (
     CLKFBOUT : out std_ulogic;
     CLKOUT0 : out std_ulogic;
     CLKOUT1 : out std_ulogic;
     CLKOUT2 : out std_ulogic;
     CLKOUT3 : out std_ulogic;
     CLKOUT4 : out std_ulogic;
     CLKOUT5 : out std_ulogic;
     LOCKED : out std_ulogic;
     CLKFBIN : in std_ulogic;
     CLKIN : in std_ulogic;
     RST : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PLL_BASE : component is "PRIMITIVE";

----- component PS7 -----
component PS7
  port (
     DMA0DATYPE : out std_logic_vector(1 downto 0);
     DMA0DAVALID : out std_ulogic;
     DMA0DRREADY : out std_ulogic;
     DMA0RSTN : out std_ulogic;
     DMA1DATYPE : out std_logic_vector(1 downto 0);
     DMA1DAVALID : out std_ulogic;
     DMA1DRREADY : out std_ulogic;
     DMA1RSTN : out std_ulogic;
     DMA2DATYPE : out std_logic_vector(1 downto 0);
     DMA2DAVALID : out std_ulogic;
     DMA2DRREADY : out std_ulogic;
     DMA2RSTN : out std_ulogic;
     DMA3DATYPE : out std_logic_vector(1 downto 0);
     DMA3DAVALID : out std_ulogic;
     DMA3DRREADY : out std_ulogic;
     DMA3RSTN : out std_ulogic;
     EMIOCAN0PHYTX : out std_ulogic;
     EMIOCAN1PHYTX : out std_ulogic;
     EMIOENET0GMIITXD : out std_logic_vector(7 downto 0);
     EMIOENET0GMIITXEN : out std_ulogic;
     EMIOENET0GMIITXER : out std_ulogic;
     EMIOENET0MDIOMDC : out std_ulogic;
     EMIOENET0MDIOO : out std_ulogic;
     EMIOENET0MDIOTN : out std_ulogic;
     EMIOENET0PTPDELAYREQRX : out std_ulogic;
     EMIOENET0PTPDELAYREQTX : out std_ulogic;
     EMIOENET0PTPPDELAYREQRX : out std_ulogic;
     EMIOENET0PTPPDELAYREQTX : out std_ulogic;
     EMIOENET0PTPPDELAYRESPRX : out std_ulogic;
     EMIOENET0PTPPDELAYRESPTX : out std_ulogic;
     EMIOENET0PTPSYNCFRAMERX : out std_ulogic;
     EMIOENET0PTPSYNCFRAMETX : out std_ulogic;
     EMIOENET0SOFRX : out std_ulogic;
     EMIOENET0SOFTX : out std_ulogic;
     EMIOENET1GMIITXD : out std_logic_vector(7 downto 0);
     EMIOENET1GMIITXEN : out std_ulogic;
     EMIOENET1GMIITXER : out std_ulogic;
     EMIOENET1MDIOMDC : out std_ulogic;
     EMIOENET1MDIOO : out std_ulogic;
     EMIOENET1MDIOTN : out std_ulogic;
     EMIOENET1PTPDELAYREQRX : out std_ulogic;
     EMIOENET1PTPDELAYREQTX : out std_ulogic;
     EMIOENET1PTPPDELAYREQRX : out std_ulogic;
     EMIOENET1PTPPDELAYREQTX : out std_ulogic;
     EMIOENET1PTPPDELAYRESPRX : out std_ulogic;
     EMIOENET1PTPPDELAYRESPTX : out std_ulogic;
     EMIOENET1PTPSYNCFRAMERX : out std_ulogic;
     EMIOENET1PTPSYNCFRAMETX : out std_ulogic;
     EMIOENET1SOFRX : out std_ulogic;
     EMIOENET1SOFTX : out std_ulogic;
     EMIOGPIOO : out std_logic_vector(63 downto 0);
     EMIOGPIOTN : out std_logic_vector(63 downto 0);
     EMIOI2C0SCLO : out std_ulogic;
     EMIOI2C0SCLTN : out std_ulogic;
     EMIOI2C0SDAO : out std_ulogic;
     EMIOI2C0SDATN : out std_ulogic;
     EMIOI2C1SCLO : out std_ulogic;
     EMIOI2C1SCLTN : out std_ulogic;
     EMIOI2C1SDAO : out std_ulogic;
     EMIOI2C1SDATN : out std_ulogic;
     EMIOPJTAGTDO : out std_ulogic;
     EMIOPJTAGTDTN : out std_ulogic;
     EMIOSDIO0BUSPOW : out std_ulogic;
     EMIOSDIO0BUSVOLT : out std_logic_vector(2 downto 0);
     EMIOSDIO0CLK : out std_ulogic;
     EMIOSDIO0CMDO : out std_ulogic;
     EMIOSDIO0CMDTN : out std_ulogic;
     EMIOSDIO0DATAO : out std_logic_vector(3 downto 0);
     EMIOSDIO0DATATN : out std_logic_vector(3 downto 0);
     EMIOSDIO0LED : out std_ulogic;
     EMIOSDIO1BUSPOW : out std_ulogic;
     EMIOSDIO1BUSVOLT : out std_logic_vector(2 downto 0);
     EMIOSDIO1CLK : out std_ulogic;
     EMIOSDIO1CMDO : out std_ulogic;
     EMIOSDIO1CMDTN : out std_ulogic;
     EMIOSDIO1DATAO : out std_logic_vector(3 downto 0);
     EMIOSDIO1DATATN : out std_logic_vector(3 downto 0);
     EMIOSDIO1LED : out std_ulogic;
     EMIOSPI0MO : out std_ulogic;
     EMIOSPI0MOTN : out std_ulogic;
     EMIOSPI0SCLKO : out std_ulogic;
     EMIOSPI0SCLKTN : out std_ulogic;
     EMIOSPI0SO : out std_ulogic;
     EMIOSPI0SSNTN : out std_ulogic;
     EMIOSPI0SSON : out std_logic_vector(2 downto 0);
     EMIOSPI0STN : out std_ulogic;
     EMIOSPI1MO : out std_ulogic;
     EMIOSPI1MOTN : out std_ulogic;
     EMIOSPI1SCLKO : out std_ulogic;
     EMIOSPI1SCLKTN : out std_ulogic;
     EMIOSPI1SO : out std_ulogic;
     EMIOSPI1SSNTN : out std_ulogic;
     EMIOSPI1SSON : out std_logic_vector(2 downto 0);
     EMIOSPI1STN : out std_ulogic;
     EMIOTRACECTL : out std_ulogic;
     EMIOTRACEDATA : out std_logic_vector(31 downto 0);
     EMIOTTC0WAVEO : out std_logic_vector(2 downto 0);
     EMIOTTC1WAVEO : out std_logic_vector(2 downto 0);
     EMIOUART0DTRN : out std_ulogic;
     EMIOUART0RTSN : out std_ulogic;
     EMIOUART0TX : out std_ulogic;
     EMIOUART1DTRN : out std_ulogic;
     EMIOUART1RTSN : out std_ulogic;
     EMIOUART1TX : out std_ulogic;
     EMIOUSB0PORTINDCTL : out std_logic_vector(1 downto 0);
     EMIOUSB0VBUSPWRSELECT : out std_ulogic;
     EMIOUSB1PORTINDCTL : out std_logic_vector(1 downto 0);
     EMIOUSB1VBUSPWRSELECT : out std_ulogic;
     EMIOWDTRSTO : out std_ulogic;
     EVENTEVENTO : out std_ulogic;
     EVENTSTANDBYWFE : out std_logic_vector(1 downto 0);
     EVENTSTANDBYWFI : out std_logic_vector(1 downto 0);
     FCLKCLK : out std_logic_vector(3 downto 0);
     FCLKRESETN : out std_logic_vector(3 downto 0);
     FTMTF2PTRIGACK : out std_logic_vector(3 downto 0);
     FTMTP2FDEBUG : out std_logic_vector(31 downto 0);
     FTMTP2FTRIG : out std_logic_vector(3 downto 0);
     IRQP2F : out std_logic_vector(28 downto 0);
     MAXIGP0ARADDR : out std_logic_vector(31 downto 0);
     MAXIGP0ARBURST : out std_logic_vector(1 downto 0);
     MAXIGP0ARCACHE : out std_logic_vector(3 downto 0);
     MAXIGP0ARESETN : out std_ulogic;
     MAXIGP0ARID : out std_logic_vector(11 downto 0);
     MAXIGP0ARLEN : out std_logic_vector(3 downto 0);
     MAXIGP0ARLOCK : out std_logic_vector(1 downto 0);
     MAXIGP0ARPROT : out std_logic_vector(2 downto 0);
     MAXIGP0ARQOS : out std_logic_vector(3 downto 0);
     MAXIGP0ARSIZE : out std_logic_vector(1 downto 0);
     MAXIGP0ARVALID : out std_ulogic;
     MAXIGP0AWADDR : out std_logic_vector(31 downto 0);
     MAXIGP0AWBURST : out std_logic_vector(1 downto 0);
     MAXIGP0AWCACHE : out std_logic_vector(3 downto 0);
     MAXIGP0AWID : out std_logic_vector(11 downto 0);
     MAXIGP0AWLEN : out std_logic_vector(3 downto 0);
     MAXIGP0AWLOCK : out std_logic_vector(1 downto 0);
     MAXIGP0AWPROT : out std_logic_vector(2 downto 0);
     MAXIGP0AWQOS : out std_logic_vector(3 downto 0);
     MAXIGP0AWSIZE : out std_logic_vector(1 downto 0);
     MAXIGP0AWVALID : out std_ulogic;
     MAXIGP0BREADY : out std_ulogic;
     MAXIGP0RREADY : out std_ulogic;
     MAXIGP0WDATA : out std_logic_vector(31 downto 0);
     MAXIGP0WID : out std_logic_vector(11 downto 0);
     MAXIGP0WLAST : out std_ulogic;
     MAXIGP0WSTRB : out std_logic_vector(3 downto 0);
     MAXIGP0WVALID : out std_ulogic;
     MAXIGP1ARADDR : out std_logic_vector(31 downto 0);
     MAXIGP1ARBURST : out std_logic_vector(1 downto 0);
     MAXIGP1ARCACHE : out std_logic_vector(3 downto 0);
     MAXIGP1ARESETN : out std_ulogic;
     MAXIGP1ARID : out std_logic_vector(11 downto 0);
     MAXIGP1ARLEN : out std_logic_vector(3 downto 0);
     MAXIGP1ARLOCK : out std_logic_vector(1 downto 0);
     MAXIGP1ARPROT : out std_logic_vector(2 downto 0);
     MAXIGP1ARQOS : out std_logic_vector(3 downto 0);
     MAXIGP1ARSIZE : out std_logic_vector(1 downto 0);
     MAXIGP1ARVALID : out std_ulogic;
     MAXIGP1AWADDR : out std_logic_vector(31 downto 0);
     MAXIGP1AWBURST : out std_logic_vector(1 downto 0);
     MAXIGP1AWCACHE : out std_logic_vector(3 downto 0);
     MAXIGP1AWID : out std_logic_vector(11 downto 0);
     MAXIGP1AWLEN : out std_logic_vector(3 downto 0);
     MAXIGP1AWLOCK : out std_logic_vector(1 downto 0);
     MAXIGP1AWPROT : out std_logic_vector(2 downto 0);
     MAXIGP1AWQOS : out std_logic_vector(3 downto 0);
     MAXIGP1AWSIZE : out std_logic_vector(1 downto 0);
     MAXIGP1AWVALID : out std_ulogic;
     MAXIGP1BREADY : out std_ulogic;
     MAXIGP1RREADY : out std_ulogic;
     MAXIGP1WDATA : out std_logic_vector(31 downto 0);
     MAXIGP1WID : out std_logic_vector(11 downto 0);
     MAXIGP1WLAST : out std_ulogic;
     MAXIGP1WSTRB : out std_logic_vector(3 downto 0);
     MAXIGP1WVALID : out std_ulogic;
     SAXIACPARESETN : out std_ulogic;
     SAXIACPARREADY : out std_ulogic;
     SAXIACPAWREADY : out std_ulogic;
     SAXIACPBID : out std_logic_vector(2 downto 0);
     SAXIACPBRESP : out std_logic_vector(1 downto 0);
     SAXIACPBVALID : out std_ulogic;
     SAXIACPRDATA : out std_logic_vector(63 downto 0);
     SAXIACPRID : out std_logic_vector(2 downto 0);
     SAXIACPRLAST : out std_ulogic;
     SAXIACPRRESP : out std_logic_vector(1 downto 0);
     SAXIACPRVALID : out std_ulogic;
     SAXIACPWREADY : out std_ulogic;
     SAXIGP0ARESETN : out std_ulogic;
     SAXIGP0ARREADY : out std_ulogic;
     SAXIGP0AWREADY : out std_ulogic;
     SAXIGP0BID : out std_logic_vector(5 downto 0);
     SAXIGP0BRESP : out std_logic_vector(1 downto 0);
     SAXIGP0BVALID : out std_ulogic;
     SAXIGP0RDATA : out std_logic_vector(31 downto 0);
     SAXIGP0RID : out std_logic_vector(5 downto 0);
     SAXIGP0RLAST : out std_ulogic;
     SAXIGP0RRESP : out std_logic_vector(1 downto 0);
     SAXIGP0RVALID : out std_ulogic;
     SAXIGP0WREADY : out std_ulogic;
     SAXIGP1ARESETN : out std_ulogic;
     SAXIGP1ARREADY : out std_ulogic;
     SAXIGP1AWREADY : out std_ulogic;
     SAXIGP1BID : out std_logic_vector(5 downto 0);
     SAXIGP1BRESP : out std_logic_vector(1 downto 0);
     SAXIGP1BVALID : out std_ulogic;
     SAXIGP1RDATA : out std_logic_vector(31 downto 0);
     SAXIGP1RID : out std_logic_vector(5 downto 0);
     SAXIGP1RLAST : out std_ulogic;
     SAXIGP1RRESP : out std_logic_vector(1 downto 0);
     SAXIGP1RVALID : out std_ulogic;
     SAXIGP1WREADY : out std_ulogic;
     SAXIHP0ARESETN : out std_ulogic;
     SAXIHP0ARREADY : out std_ulogic;
     SAXIHP0AWREADY : out std_ulogic;
     SAXIHP0BID : out std_logic_vector(5 downto 0);
     SAXIHP0BRESP : out std_logic_vector(1 downto 0);
     SAXIHP0BVALID : out std_ulogic;
     SAXIHP0RACOUNT : out std_logic_vector(2 downto 0);
     SAXIHP0RCOUNT : out std_logic_vector(7 downto 0);
     SAXIHP0RDATA : out std_logic_vector(63 downto 0);
     SAXIHP0RID : out std_logic_vector(5 downto 0);
     SAXIHP0RLAST : out std_ulogic;
     SAXIHP0RRESP : out std_logic_vector(1 downto 0);
     SAXIHP0RVALID : out std_ulogic;
     SAXIHP0WACOUNT : out std_logic_vector(5 downto 0);
     SAXIHP0WCOUNT : out std_logic_vector(7 downto 0);
     SAXIHP0WREADY : out std_ulogic;
     SAXIHP1ARESETN : out std_ulogic;
     SAXIHP1ARREADY : out std_ulogic;
     SAXIHP1AWREADY : out std_ulogic;
     SAXIHP1BID : out std_logic_vector(5 downto 0);
     SAXIHP1BRESP : out std_logic_vector(1 downto 0);
     SAXIHP1BVALID : out std_ulogic;
     SAXIHP1RACOUNT : out std_logic_vector(2 downto 0);
     SAXIHP1RCOUNT : out std_logic_vector(7 downto 0);
     SAXIHP1RDATA : out std_logic_vector(63 downto 0);
     SAXIHP1RID : out std_logic_vector(5 downto 0);
     SAXIHP1RLAST : out std_ulogic;
     SAXIHP1RRESP : out std_logic_vector(1 downto 0);
     SAXIHP1RVALID : out std_ulogic;
     SAXIHP1WACOUNT : out std_logic_vector(5 downto 0);
     SAXIHP1WCOUNT : out std_logic_vector(7 downto 0);
     SAXIHP1WREADY : out std_ulogic;
     SAXIHP2ARESETN : out std_ulogic;
     SAXIHP2ARREADY : out std_ulogic;
     SAXIHP2AWREADY : out std_ulogic;
     SAXIHP2BID : out std_logic_vector(5 downto 0);
     SAXIHP2BRESP : out std_logic_vector(1 downto 0);
     SAXIHP2BVALID : out std_ulogic;
     SAXIHP2RACOUNT : out std_logic_vector(2 downto 0);
     SAXIHP2RCOUNT : out std_logic_vector(7 downto 0);
     SAXIHP2RDATA : out std_logic_vector(63 downto 0);
     SAXIHP2RID : out std_logic_vector(5 downto 0);
     SAXIHP2RLAST : out std_ulogic;
     SAXIHP2RRESP : out std_logic_vector(1 downto 0);
     SAXIHP2RVALID : out std_ulogic;
     SAXIHP2WACOUNT : out std_logic_vector(5 downto 0);
     SAXIHP2WCOUNT : out std_logic_vector(7 downto 0);
     SAXIHP2WREADY : out std_ulogic;
     SAXIHP3ARESETN : out std_ulogic;
     SAXIHP3ARREADY : out std_ulogic;
     SAXIHP3AWREADY : out std_ulogic;
     SAXIHP3BID : out std_logic_vector(5 downto 0);
     SAXIHP3BRESP : out std_logic_vector(1 downto 0);
     SAXIHP3BVALID : out std_ulogic;
     SAXIHP3RACOUNT : out std_logic_vector(2 downto 0);
     SAXIHP3RCOUNT : out std_logic_vector(7 downto 0);
     SAXIHP3RDATA : out std_logic_vector(63 downto 0);
     SAXIHP3RID : out std_logic_vector(5 downto 0);
     SAXIHP3RLAST : out std_ulogic;
     SAXIHP3RRESP : out std_logic_vector(1 downto 0);
     SAXIHP3RVALID : out std_ulogic;
     SAXIHP3WACOUNT : out std_logic_vector(5 downto 0);
     SAXIHP3WCOUNT : out std_logic_vector(7 downto 0);
     SAXIHP3WREADY : out std_ulogic;
     DDRA : inout std_logic_vector(14 downto 0);
     DDRBA : inout std_logic_vector(2 downto 0);
     DDRCASB : inout std_ulogic;
     DDRCKE : inout std_ulogic;
     DDRCKN : inout std_ulogic;
     DDRCKP : inout std_ulogic;
     DDRCSB : inout std_ulogic;
     DDRDM : inout std_logic_vector(3 downto 0);
     DDRDQ : inout std_logic_vector(31 downto 0);
     DDRDQSN : inout std_logic_vector(3 downto 0);
     DDRDQSP : inout std_logic_vector(3 downto 0);
     DDRDRSTB : inout std_ulogic;
     DDRODT : inout std_ulogic;
     DDRRASB : inout std_ulogic;
     DDRVRN : inout std_ulogic;
     DDRVRP : inout std_ulogic;
     DDRWEB : inout std_ulogic;
     MIO : inout std_logic_vector(53 downto 0);
     PSCLK : inout std_ulogic;
     PSPORB : inout std_ulogic;
     PSSRSTB : inout std_ulogic;
     DDRARB : in std_logic_vector(3 downto 0);
     DMA0ACLK : in std_ulogic;
     DMA0DAREADY : in std_ulogic;
     DMA0DRLAST : in std_ulogic;
     DMA0DRTYPE : in std_logic_vector(1 downto 0);
     DMA0DRVALID : in std_ulogic;
     DMA1ACLK : in std_ulogic;
     DMA1DAREADY : in std_ulogic;
     DMA1DRLAST : in std_ulogic;
     DMA1DRTYPE : in std_logic_vector(1 downto 0);
     DMA1DRVALID : in std_ulogic;
     DMA2ACLK : in std_ulogic;
     DMA2DAREADY : in std_ulogic;
     DMA2DRLAST : in std_ulogic;
     DMA2DRTYPE : in std_logic_vector(1 downto 0);
     DMA2DRVALID : in std_ulogic;
     DMA3ACLK : in std_ulogic;
     DMA3DAREADY : in std_ulogic;
     DMA3DRLAST : in std_ulogic;
     DMA3DRTYPE : in std_logic_vector(1 downto 0);
     DMA3DRVALID : in std_ulogic;
     EMIOCAN0PHYRX : in std_ulogic;
     EMIOCAN1PHYRX : in std_ulogic;
     EMIOENET0EXTINTIN : in std_ulogic;
     EMIOENET0GMIICOL : in std_ulogic;
     EMIOENET0GMIICRS : in std_ulogic;
     EMIOENET0GMIIRXCLK : in std_ulogic;
     EMIOENET0GMIIRXD : in std_logic_vector(7 downto 0);
     EMIOENET0GMIIRXDV : in std_ulogic;
     EMIOENET0GMIIRXER : in std_ulogic;
     EMIOENET0GMIITXCLK : in std_ulogic;
     EMIOENET0MDIOI : in std_ulogic;
     EMIOENET1EXTINTIN : in std_ulogic;
     EMIOENET1GMIICOL : in std_ulogic;
     EMIOENET1GMIICRS : in std_ulogic;
     EMIOENET1GMIIRXCLK : in std_ulogic;
     EMIOENET1GMIIRXD : in std_logic_vector(7 downto 0);
     EMIOENET1GMIIRXDV : in std_ulogic;
     EMIOENET1GMIIRXER : in std_ulogic;
     EMIOENET1GMIITXCLK : in std_ulogic;
     EMIOENET1MDIOI : in std_ulogic;
     EMIOGPIOI : in std_logic_vector(63 downto 0);
     EMIOI2C0SCLI : in std_ulogic;
     EMIOI2C0SDAI : in std_ulogic;
     EMIOI2C1SCLI : in std_ulogic;
     EMIOI2C1SDAI : in std_ulogic;
     EMIOPJTAGTCK : in std_ulogic;
     EMIOPJTAGTDI : in std_ulogic;
     EMIOPJTAGTMS : in std_ulogic;
     EMIOSDIO0CDN : in std_ulogic;
     EMIOSDIO0CLKFB : in std_ulogic;
     EMIOSDIO0CMDI : in std_ulogic;
     EMIOSDIO0DATAI : in std_logic_vector(3 downto 0);
     EMIOSDIO0WP : in std_ulogic;
     EMIOSDIO1CDN : in std_ulogic;
     EMIOSDIO1CLKFB : in std_ulogic;
     EMIOSDIO1CMDI : in std_ulogic;
     EMIOSDIO1DATAI : in std_logic_vector(3 downto 0);
     EMIOSDIO1WP : in std_ulogic;
     EMIOSPI0MI : in std_ulogic;
     EMIOSPI0SCLKI : in std_ulogic;
     EMIOSPI0SI : in std_ulogic;
     EMIOSPI0SSIN : in std_ulogic;
     EMIOSPI1MI : in std_ulogic;
     EMIOSPI1SCLKI : in std_ulogic;
     EMIOSPI1SI : in std_ulogic;
     EMIOSPI1SSIN : in std_ulogic;
     EMIOSRAMINTIN : in std_ulogic;
     EMIOTRACECLK : in std_ulogic;
     EMIOTTC0CLKI : in std_logic_vector(2 downto 0);
     EMIOTTC1CLKI : in std_logic_vector(2 downto 0);
     EMIOUART0CTSN : in std_ulogic;
     EMIOUART0DCDN : in std_ulogic;
     EMIOUART0DSRN : in std_ulogic;
     EMIOUART0RIN : in std_ulogic;
     EMIOUART0RX : in std_ulogic;
     EMIOUART1CTSN : in std_ulogic;
     EMIOUART1DCDN : in std_ulogic;
     EMIOUART1DSRN : in std_ulogic;
     EMIOUART1RIN : in std_ulogic;
     EMIOUART1RX : in std_ulogic;
     EMIOUSB0VBUSPWRFAULT : in std_ulogic;
     EMIOUSB1VBUSPWRFAULT : in std_ulogic;
     EMIOWDTCLKI : in std_ulogic;
     EVENTEVENTI : in std_ulogic;
     FCLKCLKTRIGN : in std_logic_vector(3 downto 0);
     FPGAIDLEN : in std_ulogic;
     FTMDTRACEINATID : in std_logic_vector(3 downto 0);
     FTMDTRACEINCLOCK : in std_ulogic;
     FTMDTRACEINDATA : in std_logic_vector(31 downto 0);
     FTMDTRACEINVALID : in std_ulogic;
     FTMTF2PDEBUG : in std_logic_vector(31 downto 0);
     FTMTF2PTRIG : in std_logic_vector(3 downto 0);
     FTMTP2FTRIGACK : in std_logic_vector(3 downto 0);
     IRQF2P : in std_logic_vector(19 downto 0);
     MAXIGP0ACLK : in std_ulogic;
     MAXIGP0ARREADY : in std_ulogic;
     MAXIGP0AWREADY : in std_ulogic;
     MAXIGP0BID : in std_logic_vector(11 downto 0);
     MAXIGP0BRESP : in std_logic_vector(1 downto 0);
     MAXIGP0BVALID : in std_ulogic;
     MAXIGP0RDATA : in std_logic_vector(31 downto 0);
     MAXIGP0RID : in std_logic_vector(11 downto 0);
     MAXIGP0RLAST : in std_ulogic;
     MAXIGP0RRESP : in std_logic_vector(1 downto 0);
     MAXIGP0RVALID : in std_ulogic;
     MAXIGP0WREADY : in std_ulogic;
     MAXIGP1ACLK : in std_ulogic;
     MAXIGP1ARREADY : in std_ulogic;
     MAXIGP1AWREADY : in std_ulogic;
     MAXIGP1BID : in std_logic_vector(11 downto 0);
     MAXIGP1BRESP : in std_logic_vector(1 downto 0);
     MAXIGP1BVALID : in std_ulogic;
     MAXIGP1RDATA : in std_logic_vector(31 downto 0);
     MAXIGP1RID : in std_logic_vector(11 downto 0);
     MAXIGP1RLAST : in std_ulogic;
     MAXIGP1RRESP : in std_logic_vector(1 downto 0);
     MAXIGP1RVALID : in std_ulogic;
     MAXIGP1WREADY : in std_ulogic;
     SAXIACPACLK : in std_ulogic;
     SAXIACPARADDR : in std_logic_vector(31 downto 0);
     SAXIACPARBURST : in std_logic_vector(1 downto 0);
     SAXIACPARCACHE : in std_logic_vector(3 downto 0);
     SAXIACPARID : in std_logic_vector(2 downto 0);
     SAXIACPARLEN : in std_logic_vector(3 downto 0);
     SAXIACPARLOCK : in std_logic_vector(1 downto 0);
     SAXIACPARPROT : in std_logic_vector(2 downto 0);
     SAXIACPARQOS : in std_logic_vector(3 downto 0);
     SAXIACPARSIZE : in std_logic_vector(1 downto 0);
     SAXIACPARUSER : in std_logic_vector(4 downto 0);
     SAXIACPARVALID : in std_ulogic;
     SAXIACPAWADDR : in std_logic_vector(31 downto 0);
     SAXIACPAWBURST : in std_logic_vector(1 downto 0);
     SAXIACPAWCACHE : in std_logic_vector(3 downto 0);
     SAXIACPAWID : in std_logic_vector(2 downto 0);
     SAXIACPAWLEN : in std_logic_vector(3 downto 0);
     SAXIACPAWLOCK : in std_logic_vector(1 downto 0);
     SAXIACPAWPROT : in std_logic_vector(2 downto 0);
     SAXIACPAWQOS : in std_logic_vector(3 downto 0);
     SAXIACPAWSIZE : in std_logic_vector(1 downto 0);
     SAXIACPAWUSER : in std_logic_vector(4 downto 0);
     SAXIACPAWVALID : in std_ulogic;
     SAXIACPBREADY : in std_ulogic;
     SAXIACPRREADY : in std_ulogic;
     SAXIACPWDATA : in std_logic_vector(63 downto 0);
     SAXIACPWID : in std_logic_vector(2 downto 0);
     SAXIACPWLAST : in std_ulogic;
     SAXIACPWSTRB : in std_logic_vector(7 downto 0);
     SAXIACPWVALID : in std_ulogic;
     SAXIGP0ACLK : in std_ulogic;
     SAXIGP0ARADDR : in std_logic_vector(31 downto 0);
     SAXIGP0ARBURST : in std_logic_vector(1 downto 0);
     SAXIGP0ARCACHE : in std_logic_vector(3 downto 0);
     SAXIGP0ARID : in std_logic_vector(5 downto 0);
     SAXIGP0ARLEN : in std_logic_vector(3 downto 0);
     SAXIGP0ARLOCK : in std_logic_vector(1 downto 0);
     SAXIGP0ARPROT : in std_logic_vector(2 downto 0);
     SAXIGP0ARQOS : in std_logic_vector(3 downto 0);
     SAXIGP0ARSIZE : in std_logic_vector(1 downto 0);
     SAXIGP0ARVALID : in std_ulogic;
     SAXIGP0AWADDR : in std_logic_vector(31 downto 0);
     SAXIGP0AWBURST : in std_logic_vector(1 downto 0);
     SAXIGP0AWCACHE : in std_logic_vector(3 downto 0);
     SAXIGP0AWID : in std_logic_vector(5 downto 0);
     SAXIGP0AWLEN : in std_logic_vector(3 downto 0);
     SAXIGP0AWLOCK : in std_logic_vector(1 downto 0);
     SAXIGP0AWPROT : in std_logic_vector(2 downto 0);
     SAXIGP0AWQOS : in std_logic_vector(3 downto 0);
     SAXIGP0AWSIZE : in std_logic_vector(1 downto 0);
     SAXIGP0AWVALID : in std_ulogic;
     SAXIGP0BREADY : in std_ulogic;
     SAXIGP0RREADY : in std_ulogic;
     SAXIGP0WDATA : in std_logic_vector(31 downto 0);
     SAXIGP0WID : in std_logic_vector(5 downto 0);
     SAXIGP0WLAST : in std_ulogic;
     SAXIGP0WSTRB : in std_logic_vector(3 downto 0);
     SAXIGP0WVALID : in std_ulogic;
     SAXIGP1ACLK : in std_ulogic;
     SAXIGP1ARADDR : in std_logic_vector(31 downto 0);
     SAXIGP1ARBURST : in std_logic_vector(1 downto 0);
     SAXIGP1ARCACHE : in std_logic_vector(3 downto 0);
     SAXIGP1ARID : in std_logic_vector(5 downto 0);
     SAXIGP1ARLEN : in std_logic_vector(3 downto 0);
     SAXIGP1ARLOCK : in std_logic_vector(1 downto 0);
     SAXIGP1ARPROT : in std_logic_vector(2 downto 0);
     SAXIGP1ARQOS : in std_logic_vector(3 downto 0);
     SAXIGP1ARSIZE : in std_logic_vector(1 downto 0);
     SAXIGP1ARVALID : in std_ulogic;
     SAXIGP1AWADDR : in std_logic_vector(31 downto 0);
     SAXIGP1AWBURST : in std_logic_vector(1 downto 0);
     SAXIGP1AWCACHE : in std_logic_vector(3 downto 0);
     SAXIGP1AWID : in std_logic_vector(5 downto 0);
     SAXIGP1AWLEN : in std_logic_vector(3 downto 0);
     SAXIGP1AWLOCK : in std_logic_vector(1 downto 0);
     SAXIGP1AWPROT : in std_logic_vector(2 downto 0);
     SAXIGP1AWQOS : in std_logic_vector(3 downto 0);
     SAXIGP1AWSIZE : in std_logic_vector(1 downto 0);
     SAXIGP1AWVALID : in std_ulogic;
     SAXIGP1BREADY : in std_ulogic;
     SAXIGP1RREADY : in std_ulogic;
     SAXIGP1WDATA : in std_logic_vector(31 downto 0);
     SAXIGP1WID : in std_logic_vector(5 downto 0);
     SAXIGP1WLAST : in std_ulogic;
     SAXIGP1WSTRB : in std_logic_vector(3 downto 0);
     SAXIGP1WVALID : in std_ulogic;
     SAXIHP0ACLK : in std_ulogic;
     SAXIHP0ARADDR : in std_logic_vector(31 downto 0);
     SAXIHP0ARBURST : in std_logic_vector(1 downto 0);
     SAXIHP0ARCACHE : in std_logic_vector(3 downto 0);
     SAXIHP0ARID : in std_logic_vector(5 downto 0);
     SAXIHP0ARLEN : in std_logic_vector(3 downto 0);
     SAXIHP0ARLOCK : in std_logic_vector(1 downto 0);
     SAXIHP0ARPROT : in std_logic_vector(2 downto 0);
     SAXIHP0ARQOS : in std_logic_vector(3 downto 0);
     SAXIHP0ARSIZE : in std_logic_vector(1 downto 0);
     SAXIHP0ARVALID : in std_ulogic;
     SAXIHP0AWADDR : in std_logic_vector(31 downto 0);
     SAXIHP0AWBURST : in std_logic_vector(1 downto 0);
     SAXIHP0AWCACHE : in std_logic_vector(3 downto 0);
     SAXIHP0AWID : in std_logic_vector(5 downto 0);
     SAXIHP0AWLEN : in std_logic_vector(3 downto 0);
     SAXIHP0AWLOCK : in std_logic_vector(1 downto 0);
     SAXIHP0AWPROT : in std_logic_vector(2 downto 0);
     SAXIHP0AWQOS : in std_logic_vector(3 downto 0);
     SAXIHP0AWSIZE : in std_logic_vector(1 downto 0);
     SAXIHP0AWVALID : in std_ulogic;
     SAXIHP0BREADY : in std_ulogic;
     SAXIHP0RDISSUECAP1EN : in std_ulogic;
     SAXIHP0RREADY : in std_ulogic;
     SAXIHP0WDATA : in std_logic_vector(63 downto 0);
     SAXIHP0WID : in std_logic_vector(5 downto 0);
     SAXIHP0WLAST : in std_ulogic;
     SAXIHP0WRISSUECAP1EN : in std_ulogic;
     SAXIHP0WSTRB : in std_logic_vector(7 downto 0);
     SAXIHP0WVALID : in std_ulogic;
     SAXIHP1ACLK : in std_ulogic;
     SAXIHP1ARADDR : in std_logic_vector(31 downto 0);
     SAXIHP1ARBURST : in std_logic_vector(1 downto 0);
     SAXIHP1ARCACHE : in std_logic_vector(3 downto 0);
     SAXIHP1ARID : in std_logic_vector(5 downto 0);
     SAXIHP1ARLEN : in std_logic_vector(3 downto 0);
     SAXIHP1ARLOCK : in std_logic_vector(1 downto 0);
     SAXIHP1ARPROT : in std_logic_vector(2 downto 0);
     SAXIHP1ARQOS : in std_logic_vector(3 downto 0);
     SAXIHP1ARSIZE : in std_logic_vector(1 downto 0);
     SAXIHP1ARVALID : in std_ulogic;
     SAXIHP1AWADDR : in std_logic_vector(31 downto 0);
     SAXIHP1AWBURST : in std_logic_vector(1 downto 0);
     SAXIHP1AWCACHE : in std_logic_vector(3 downto 0);
     SAXIHP1AWID : in std_logic_vector(5 downto 0);
     SAXIHP1AWLEN : in std_logic_vector(3 downto 0);
     SAXIHP1AWLOCK : in std_logic_vector(1 downto 0);
     SAXIHP1AWPROT : in std_logic_vector(2 downto 0);
     SAXIHP1AWQOS : in std_logic_vector(3 downto 0);
     SAXIHP1AWSIZE : in std_logic_vector(1 downto 0);
     SAXIHP1AWVALID : in std_ulogic;
     SAXIHP1BREADY : in std_ulogic;
     SAXIHP1RDISSUECAP1EN : in std_ulogic;
     SAXIHP1RREADY : in std_ulogic;
     SAXIHP1WDATA : in std_logic_vector(63 downto 0);
     SAXIHP1WID : in std_logic_vector(5 downto 0);
     SAXIHP1WLAST : in std_ulogic;
     SAXIHP1WRISSUECAP1EN : in std_ulogic;
     SAXIHP1WSTRB : in std_logic_vector(7 downto 0);
     SAXIHP1WVALID : in std_ulogic;
     SAXIHP2ACLK : in std_ulogic;
     SAXIHP2ARADDR : in std_logic_vector(31 downto 0);
     SAXIHP2ARBURST : in std_logic_vector(1 downto 0);
     SAXIHP2ARCACHE : in std_logic_vector(3 downto 0);
     SAXIHP2ARID : in std_logic_vector(5 downto 0);
     SAXIHP2ARLEN : in std_logic_vector(3 downto 0);
     SAXIHP2ARLOCK : in std_logic_vector(1 downto 0);
     SAXIHP2ARPROT : in std_logic_vector(2 downto 0);
     SAXIHP2ARQOS : in std_logic_vector(3 downto 0);
     SAXIHP2ARSIZE : in std_logic_vector(1 downto 0);
     SAXIHP2ARVALID : in std_ulogic;
     SAXIHP2AWADDR : in std_logic_vector(31 downto 0);
     SAXIHP2AWBURST : in std_logic_vector(1 downto 0);
     SAXIHP2AWCACHE : in std_logic_vector(3 downto 0);
     SAXIHP2AWID : in std_logic_vector(5 downto 0);
     SAXIHP2AWLEN : in std_logic_vector(3 downto 0);
     SAXIHP2AWLOCK : in std_logic_vector(1 downto 0);
     SAXIHP2AWPROT : in std_logic_vector(2 downto 0);
     SAXIHP2AWQOS : in std_logic_vector(3 downto 0);
     SAXIHP2AWSIZE : in std_logic_vector(1 downto 0);
     SAXIHP2AWVALID : in std_ulogic;
     SAXIHP2BREADY : in std_ulogic;
     SAXIHP2RDISSUECAP1EN : in std_ulogic;
     SAXIHP2RREADY : in std_ulogic;
     SAXIHP2WDATA : in std_logic_vector(63 downto 0);
     SAXIHP2WID : in std_logic_vector(5 downto 0);
     SAXIHP2WLAST : in std_ulogic;
     SAXIHP2WRISSUECAP1EN : in std_ulogic;
     SAXIHP2WSTRB : in std_logic_vector(7 downto 0);
     SAXIHP2WVALID : in std_ulogic;
     SAXIHP3ACLK : in std_ulogic;
     SAXIHP3ARADDR : in std_logic_vector(31 downto 0);
     SAXIHP3ARBURST : in std_logic_vector(1 downto 0);
     SAXIHP3ARCACHE : in std_logic_vector(3 downto 0);
     SAXIHP3ARID : in std_logic_vector(5 downto 0);
     SAXIHP3ARLEN : in std_logic_vector(3 downto 0);
     SAXIHP3ARLOCK : in std_logic_vector(1 downto 0);
     SAXIHP3ARPROT : in std_logic_vector(2 downto 0);
     SAXIHP3ARQOS : in std_logic_vector(3 downto 0);
     SAXIHP3ARSIZE : in std_logic_vector(1 downto 0);
     SAXIHP3ARVALID : in std_ulogic;
     SAXIHP3AWADDR : in std_logic_vector(31 downto 0);
     SAXIHP3AWBURST : in std_logic_vector(1 downto 0);
     SAXIHP3AWCACHE : in std_logic_vector(3 downto 0);
     SAXIHP3AWID : in std_logic_vector(5 downto 0);
     SAXIHP3AWLEN : in std_logic_vector(3 downto 0);
     SAXIHP3AWLOCK : in std_logic_vector(1 downto 0);
     SAXIHP3AWPROT : in std_logic_vector(2 downto 0);
     SAXIHP3AWQOS : in std_logic_vector(3 downto 0);
     SAXIHP3AWSIZE : in std_logic_vector(1 downto 0);
     SAXIHP3AWVALID : in std_ulogic;
     SAXIHP3BREADY : in std_ulogic;
     SAXIHP3RDISSUECAP1EN : in std_ulogic;
     SAXIHP3RREADY : in std_ulogic;
     SAXIHP3WDATA : in std_logic_vector(63 downto 0);
     SAXIHP3WID : in std_logic_vector(5 downto 0);
     SAXIHP3WLAST : in std_ulogic;
     SAXIHP3WRISSUECAP1EN : in std_ulogic;
     SAXIHP3WSTRB : in std_logic_vector(7 downto 0);
     SAXIHP3WVALID : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  PS7 : component is "PRIMITIVE";

----- component PS8 -----
component PS8
  port (
     ADMA2PLCACK : out std_logic_vector(7 downto 0);
     ADMA2PLTVLD : out std_logic_vector(7 downto 0);
     DPAUDIOREFCLK : out std_ulogic;
     DPAUXDATAOEN : out std_ulogic;
     DPAUXDATAOUT : out std_ulogic;
     DPLIVEVIDEODEOUT : out std_ulogic;
     DPMAXISMIXEDAUDIOTDATA : out std_logic_vector(31 downto 0);
     DPMAXISMIXEDAUDIOTID : out std_ulogic;
     DPMAXISMIXEDAUDIOTVALID : out std_ulogic;
     DPSAXISAUDIOTREADY : out std_ulogic;
     DPVIDEOOUTHSYNC : out std_ulogic;
     DPVIDEOOUTPIXEL1 : out std_logic_vector(35 downto 0);
     DPVIDEOOUTVSYNC : out std_ulogic;
     DPVIDEOREFCLK : out std_ulogic;
     EMIOCAN0PHYTX : out std_ulogic;
     EMIOCAN1PHYTX : out std_ulogic;
     EMIOENET0DMABUSWIDTH : out std_logic_vector(1 downto 0);
     EMIOENET0DMATXENDTOG : out std_ulogic;
     EMIOENET0GEMTSUTIMERCNT : out std_logic_vector(93 downto 0);
     EMIOENET0GMIITXD : out std_logic_vector(7 downto 0);
     EMIOENET0GMIITXEN : out std_ulogic;
     EMIOENET0GMIITXER : out std_ulogic;
     EMIOENET0MDIOMDC : out std_ulogic;
     EMIOENET0MDIOO : out std_ulogic;
     EMIOENET0MDIOTN : out std_ulogic;
     EMIOENET0RXWDATA : out std_logic_vector(7 downto 0);
     EMIOENET0RXWEOP : out std_ulogic;
     EMIOENET0RXWERR : out std_ulogic;
     EMIOENET0RXWFLUSH : out std_ulogic;
     EMIOENET0RXWSOP : out std_ulogic;
     EMIOENET0RXWSTATUS : out std_logic_vector(44 downto 0);
     EMIOENET0RXWWR : out std_ulogic;
     EMIOENET0SPEEDMODE : out std_logic_vector(2 downto 0);
     EMIOENET0TXRRD : out std_ulogic;
     EMIOENET0TXRSTATUS : out std_logic_vector(3 downto 0);
     EMIOENET1DMABUSWIDTH : out std_logic_vector(1 downto 0);
     EMIOENET1DMATXENDTOG : out std_ulogic;
     EMIOENET1GMIITXD : out std_logic_vector(7 downto 0);
     EMIOENET1GMIITXEN : out std_ulogic;
     EMIOENET1GMIITXER : out std_ulogic;
     EMIOENET1MDIOMDC : out std_ulogic;
     EMIOENET1MDIOO : out std_ulogic;
     EMIOENET1MDIOTN : out std_ulogic;
     EMIOENET1RXWDATA : out std_logic_vector(7 downto 0);
     EMIOENET1RXWEOP : out std_ulogic;
     EMIOENET1RXWERR : out std_ulogic;
     EMIOENET1RXWFLUSH : out std_ulogic;
     EMIOENET1RXWSOP : out std_ulogic;
     EMIOENET1RXWSTATUS : out std_logic_vector(44 downto 0);
     EMIOENET1RXWWR : out std_ulogic;
     EMIOENET1SPEEDMODE : out std_logic_vector(2 downto 0);
     EMIOENET1TXRRD : out std_ulogic;
     EMIOENET1TXRSTATUS : out std_logic_vector(3 downto 0);
     EMIOENET2DMABUSWIDTH : out std_logic_vector(1 downto 0);
     EMIOENET2DMATXENDTOG : out std_ulogic;
     EMIOENET2GMIITXD : out std_logic_vector(7 downto 0);
     EMIOENET2GMIITXEN : out std_ulogic;
     EMIOENET2GMIITXER : out std_ulogic;
     EMIOENET2MDIOMDC : out std_ulogic;
     EMIOENET2MDIOO : out std_ulogic;
     EMIOENET2MDIOTN : out std_ulogic;
     EMIOENET2RXWDATA : out std_logic_vector(7 downto 0);
     EMIOENET2RXWEOP : out std_ulogic;
     EMIOENET2RXWERR : out std_ulogic;
     EMIOENET2RXWFLUSH : out std_ulogic;
     EMIOENET2RXWSOP : out std_ulogic;
     EMIOENET2RXWSTATUS : out std_logic_vector(44 downto 0);
     EMIOENET2RXWWR : out std_ulogic;
     EMIOENET2SPEEDMODE : out std_logic_vector(2 downto 0);
     EMIOENET2TXRRD : out std_ulogic;
     EMIOENET2TXRSTATUS : out std_logic_vector(3 downto 0);
     EMIOENET3DMABUSWIDTH : out std_logic_vector(1 downto 0);
     EMIOENET3DMATXENDTOG : out std_ulogic;
     EMIOENET3GMIITXD : out std_logic_vector(7 downto 0);
     EMIOENET3GMIITXEN : out std_ulogic;
     EMIOENET3GMIITXER : out std_ulogic;
     EMIOENET3MDIOMDC : out std_ulogic;
     EMIOENET3MDIOO : out std_ulogic;
     EMIOENET3MDIOTN : out std_ulogic;
     EMIOENET3RXWDATA : out std_logic_vector(7 downto 0);
     EMIOENET3RXWEOP : out std_ulogic;
     EMIOENET3RXWERR : out std_ulogic;
     EMIOENET3RXWFLUSH : out std_ulogic;
     EMIOENET3RXWSOP : out std_ulogic;
     EMIOENET3RXWSTATUS : out std_logic_vector(44 downto 0);
     EMIOENET3RXWWR : out std_ulogic;
     EMIOENET3SPEEDMODE : out std_logic_vector(2 downto 0);
     EMIOENET3TXRRD : out std_ulogic;
     EMIOENET3TXRSTATUS : out std_logic_vector(3 downto 0);
     EMIOGEM0DELAYREQRX : out std_ulogic;
     EMIOGEM0DELAYREQTX : out std_ulogic;
     EMIOGEM0PDELAYREQRX : out std_ulogic;
     EMIOGEM0PDELAYREQTX : out std_ulogic;
     EMIOGEM0PDELAYRESPRX : out std_ulogic;
     EMIOGEM0PDELAYRESPTX : out std_ulogic;
     EMIOGEM0RXSOF : out std_ulogic;
     EMIOGEM0SYNCFRAMERX : out std_ulogic;
     EMIOGEM0SYNCFRAMETX : out std_ulogic;
     EMIOGEM0TSUTIMERCMPVAL : out std_ulogic;
     EMIOGEM0TXRFIXEDLAT : out std_ulogic;
     EMIOGEM0TXSOF : out std_ulogic;
     EMIOGEM1DELAYREQRX : out std_ulogic;
     EMIOGEM1DELAYREQTX : out std_ulogic;
     EMIOGEM1PDELAYREQRX : out std_ulogic;
     EMIOGEM1PDELAYREQTX : out std_ulogic;
     EMIOGEM1PDELAYRESPRX : out std_ulogic;
     EMIOGEM1PDELAYRESPTX : out std_ulogic;
     EMIOGEM1RXSOF : out std_ulogic;
     EMIOGEM1SYNCFRAMERX : out std_ulogic;
     EMIOGEM1SYNCFRAMETX : out std_ulogic;
     EMIOGEM1TSUTIMERCMPVAL : out std_ulogic;
     EMIOGEM1TXRFIXEDLAT : out std_ulogic;
     EMIOGEM1TXSOF : out std_ulogic;
     EMIOGEM2DELAYREQRX : out std_ulogic;
     EMIOGEM2DELAYREQTX : out std_ulogic;
     EMIOGEM2PDELAYREQRX : out std_ulogic;
     EMIOGEM2PDELAYREQTX : out std_ulogic;
     EMIOGEM2PDELAYRESPRX : out std_ulogic;
     EMIOGEM2PDELAYRESPTX : out std_ulogic;
     EMIOGEM2RXSOF : out std_ulogic;
     EMIOGEM2SYNCFRAMERX : out std_ulogic;
     EMIOGEM2SYNCFRAMETX : out std_ulogic;
     EMIOGEM2TSUTIMERCMPVAL : out std_ulogic;
     EMIOGEM2TXRFIXEDLAT : out std_ulogic;
     EMIOGEM2TXSOF : out std_ulogic;
     EMIOGEM3DELAYREQRX : out std_ulogic;
     EMIOGEM3DELAYREQTX : out std_ulogic;
     EMIOGEM3PDELAYREQRX : out std_ulogic;
     EMIOGEM3PDELAYREQTX : out std_ulogic;
     EMIOGEM3PDELAYRESPRX : out std_ulogic;
     EMIOGEM3PDELAYRESPTX : out std_ulogic;
     EMIOGEM3RXSOF : out std_ulogic;
     EMIOGEM3SYNCFRAMERX : out std_ulogic;
     EMIOGEM3SYNCFRAMETX : out std_ulogic;
     EMIOGEM3TSUTIMERCMPVAL : out std_ulogic;
     EMIOGEM3TXRFIXEDLAT : out std_ulogic;
     EMIOGEM3TXSOF : out std_ulogic;
     EMIOGPIOO : out std_logic_vector(95 downto 0);
     EMIOGPIOTN : out std_logic_vector(95 downto 0);
     EMIOI2C0SCLO : out std_ulogic;
     EMIOI2C0SCLTN : out std_ulogic;
     EMIOI2C0SDAO : out std_ulogic;
     EMIOI2C0SDATN : out std_ulogic;
     EMIOI2C1SCLO : out std_ulogic;
     EMIOI2C1SCLTN : out std_ulogic;
     EMIOI2C1SDAO : out std_ulogic;
     EMIOI2C1SDATN : out std_ulogic;
     EMIOSDIO0BUSPOWER : out std_ulogic;
     EMIOSDIO0BUSVOLT : out std_logic_vector(2 downto 0);
     EMIOSDIO0CLKOUT : out std_ulogic;
     EMIOSDIO0CMDENA : out std_ulogic;
     EMIOSDIO0CMDOUT : out std_ulogic;
     EMIOSDIO0DATAENA : out std_logic_vector(7 downto 0);
     EMIOSDIO0DATAOUT : out std_logic_vector(7 downto 0);
     EMIOSDIO0LEDCONTROL : out std_ulogic;
     EMIOSDIO1BUSPOWER : out std_ulogic;
     EMIOSDIO1BUSVOLT : out std_logic_vector(2 downto 0);
     EMIOSDIO1CLKOUT : out std_ulogic;
     EMIOSDIO1CMDENA : out std_ulogic;
     EMIOSDIO1CMDOUT : out std_ulogic;
     EMIOSDIO1DATAENA : out std_logic_vector(7 downto 0);
     EMIOSDIO1DATAOUT : out std_logic_vector(7 downto 0);
     EMIOSDIO1LEDCONTROL : out std_ulogic;
     EMIOSPI0MO : out std_ulogic;
     EMIOSPI0MOTN : out std_ulogic;
     EMIOSPI0SCLKO : out std_ulogic;
     EMIOSPI0SCLKTN : out std_ulogic;
     EMIOSPI0SO : out std_ulogic;
     EMIOSPI0SSNTN : out std_ulogic;
     EMIOSPI0SSON : out std_logic_vector(2 downto 0);
     EMIOSPI0STN : out std_ulogic;
     EMIOSPI1MO : out std_ulogic;
     EMIOSPI1MOTN : out std_ulogic;
     EMIOSPI1SCLKO : out std_ulogic;
     EMIOSPI1SCLKTN : out std_ulogic;
     EMIOSPI1SO : out std_ulogic;
     EMIOSPI1SSNTN : out std_ulogic;
     EMIOSPI1SSON : out std_logic_vector(2 downto 0);
     EMIOSPI1STN : out std_ulogic;
     EMIOTTC0WAVEO : out std_logic_vector(2 downto 0);
     EMIOTTC1WAVEO : out std_logic_vector(2 downto 0);
     EMIOTTC2WAVEO : out std_logic_vector(2 downto 0);
     EMIOTTC3WAVEO : out std_logic_vector(2 downto 0);
     EMIOU2DSPORTVBUSCTRLUSB30 : out std_ulogic;
     EMIOU2DSPORTVBUSCTRLUSB31 : out std_ulogic;
     EMIOU3DSPORTVBUSCTRLUSB30 : out std_ulogic;
     EMIOU3DSPORTVBUSCTRLUSB31 : out std_ulogic;
     EMIOUART0DTRN : out std_ulogic;
     EMIOUART0RTSN : out std_ulogic;
     EMIOUART0TX : out std_ulogic;
     EMIOUART1DTRN : out std_ulogic;
     EMIOUART1RTSN : out std_ulogic;
     EMIOUART1TX : out std_ulogic;
     EMIOWDT0RSTO : out std_ulogic;
     EMIOWDT1RSTO : out std_ulogic;
     FMIOGEM0FIFORXCLKTOPLBUFG : out std_ulogic;
     FMIOGEM0FIFOTXCLKTOPLBUFG : out std_ulogic;
     FMIOGEM1FIFORXCLKTOPLBUFG : out std_ulogic;
     FMIOGEM1FIFOTXCLKTOPLBUFG : out std_ulogic;
     FMIOGEM2FIFORXCLKTOPLBUFG : out std_ulogic;
     FMIOGEM2FIFOTXCLKTOPLBUFG : out std_ulogic;
     FMIOGEM3FIFORXCLKTOPLBUFG : out std_ulogic;
     FMIOGEM3FIFOTXCLKTOPLBUFG : out std_ulogic;
     FMIOGEMTSUCLKTOPLBUFG : out std_ulogic;
     FTMGPO : out std_logic_vector(31 downto 0);
     GDMA2PLCACK : out std_logic_vector(7 downto 0);
     GDMA2PLTVLD : out std_logic_vector(7 downto 0);
     MAXIGP0ARADDR : out std_logic_vector(39 downto 0);
     MAXIGP0ARBURST : out std_logic_vector(1 downto 0);
     MAXIGP0ARCACHE : out std_logic_vector(3 downto 0);
     MAXIGP0ARID : out std_logic_vector(15 downto 0);
     MAXIGP0ARLEN : out std_logic_vector(7 downto 0);
     MAXIGP0ARLOCK : out std_ulogic;
     MAXIGP0ARPROT : out std_logic_vector(2 downto 0);
     MAXIGP0ARQOS : out std_logic_vector(3 downto 0);
     MAXIGP0ARSIZE : out std_logic_vector(2 downto 0);
     MAXIGP0ARUSER : out std_logic_vector(15 downto 0);
     MAXIGP0ARVALID : out std_ulogic;
     MAXIGP0AWADDR : out std_logic_vector(39 downto 0);
     MAXIGP0AWBURST : out std_logic_vector(1 downto 0);
     MAXIGP0AWCACHE : out std_logic_vector(3 downto 0);
     MAXIGP0AWID : out std_logic_vector(15 downto 0);
     MAXIGP0AWLEN : out std_logic_vector(7 downto 0);
     MAXIGP0AWLOCK : out std_ulogic;
     MAXIGP0AWPROT : out std_logic_vector(2 downto 0);
     MAXIGP0AWQOS : out std_logic_vector(3 downto 0);
     MAXIGP0AWSIZE : out std_logic_vector(2 downto 0);
     MAXIGP0AWUSER : out std_logic_vector(15 downto 0);
     MAXIGP0AWVALID : out std_ulogic;
     MAXIGP0BREADY : out std_ulogic;
     MAXIGP0RREADY : out std_ulogic;
     MAXIGP0WDATA : out std_logic_vector(127 downto 0);
     MAXIGP0WLAST : out std_ulogic;
     MAXIGP0WSTRB : out std_logic_vector(15 downto 0);
     MAXIGP0WVALID : out std_ulogic;
     MAXIGP1ARADDR : out std_logic_vector(39 downto 0);
     MAXIGP1ARBURST : out std_logic_vector(1 downto 0);
     MAXIGP1ARCACHE : out std_logic_vector(3 downto 0);
     MAXIGP1ARID : out std_logic_vector(15 downto 0);
     MAXIGP1ARLEN : out std_logic_vector(7 downto 0);
     MAXIGP1ARLOCK : out std_ulogic;
     MAXIGP1ARPROT : out std_logic_vector(2 downto 0);
     MAXIGP1ARQOS : out std_logic_vector(3 downto 0);
     MAXIGP1ARSIZE : out std_logic_vector(2 downto 0);
     MAXIGP1ARUSER : out std_logic_vector(15 downto 0);
     MAXIGP1ARVALID : out std_ulogic;
     MAXIGP1AWADDR : out std_logic_vector(39 downto 0);
     MAXIGP1AWBURST : out std_logic_vector(1 downto 0);
     MAXIGP1AWCACHE : out std_logic_vector(3 downto 0);
     MAXIGP1AWID : out std_logic_vector(15 downto 0);
     MAXIGP1AWLEN : out std_logic_vector(7 downto 0);
     MAXIGP1AWLOCK : out std_ulogic;
     MAXIGP1AWPROT : out std_logic_vector(2 downto 0);
     MAXIGP1AWQOS : out std_logic_vector(3 downto 0);
     MAXIGP1AWSIZE : out std_logic_vector(2 downto 0);
     MAXIGP1AWUSER : out std_logic_vector(15 downto 0);
     MAXIGP1AWVALID : out std_ulogic;
     MAXIGP1BREADY : out std_ulogic;
     MAXIGP1RREADY : out std_ulogic;
     MAXIGP1WDATA : out std_logic_vector(127 downto 0);
     MAXIGP1WLAST : out std_ulogic;
     MAXIGP1WSTRB : out std_logic_vector(15 downto 0);
     MAXIGP1WVALID : out std_ulogic;
     MAXIGP2ARADDR : out std_logic_vector(39 downto 0);
     MAXIGP2ARBURST : out std_logic_vector(1 downto 0);
     MAXIGP2ARCACHE : out std_logic_vector(3 downto 0);
     MAXIGP2ARID : out std_logic_vector(15 downto 0);
     MAXIGP2ARLEN : out std_logic_vector(7 downto 0);
     MAXIGP2ARLOCK : out std_ulogic;
     MAXIGP2ARPROT : out std_logic_vector(2 downto 0);
     MAXIGP2ARQOS : out std_logic_vector(3 downto 0);
     MAXIGP2ARSIZE : out std_logic_vector(2 downto 0);
     MAXIGP2ARUSER : out std_logic_vector(15 downto 0);
     MAXIGP2ARVALID : out std_ulogic;
     MAXIGP2AWADDR : out std_logic_vector(39 downto 0);
     MAXIGP2AWBURST : out std_logic_vector(1 downto 0);
     MAXIGP2AWCACHE : out std_logic_vector(3 downto 0);
     MAXIGP2AWID : out std_logic_vector(15 downto 0);
     MAXIGP2AWLEN : out std_logic_vector(7 downto 0);
     MAXIGP2AWLOCK : out std_ulogic;
     MAXIGP2AWPROT : out std_logic_vector(2 downto 0);
     MAXIGP2AWQOS : out std_logic_vector(3 downto 0);
     MAXIGP2AWSIZE : out std_logic_vector(2 downto 0);
     MAXIGP2AWUSER : out std_logic_vector(15 downto 0);
     MAXIGP2AWVALID : out std_ulogic;
     MAXIGP2BREADY : out std_ulogic;
     MAXIGP2RREADY : out std_ulogic;
     MAXIGP2WDATA : out std_logic_vector(127 downto 0);
     MAXIGP2WLAST : out std_ulogic;
     MAXIGP2WSTRB : out std_logic_vector(15 downto 0);
     MAXIGP2WVALID : out std_ulogic;
     OSCRTCCLK : out std_ulogic;
     PLCLK : out std_logic_vector(3 downto 0);
     PMUAIBAFIFMFPDREQ : out std_ulogic;
     PMUAIBAFIFMLPDREQ : out std_ulogic;
     PMUERRORTOPL : out std_logic_vector(46 downto 0);
     PMUPLGPO : out std_logic_vector(31 downto 0);
     PSPLEVENTO : out std_ulogic;
     PSPLIRQFPD : out std_logic_vector(63 downto 0);
     PSPLIRQLPD : out std_logic_vector(99 downto 0);
     PSPLSTANDBYWFE : out std_logic_vector(3 downto 0);
     PSPLSTANDBYWFI : out std_logic_vector(3 downto 0);
     PSPLTRACECTL : out std_ulogic;
     PSPLTRACEDATA : out std_logic_vector(31 downto 0);
     PSPLTRIGACK : out std_logic_vector(3 downto 0);
     PSPLTRIGGER : out std_logic_vector(3 downto 0);
     PSS_ALTO_CORE_PAD_MGTTXN0OUT : out std_ulogic;
     PSS_ALTO_CORE_PAD_MGTTXN1OUT : out std_ulogic;
     PSS_ALTO_CORE_PAD_MGTTXN2OUT : out std_ulogic;
     PSS_ALTO_CORE_PAD_MGTTXN3OUT : out std_ulogic;
     PSS_ALTO_CORE_PAD_MGTTXP0OUT : out std_ulogic;
     PSS_ALTO_CORE_PAD_MGTTXP1OUT : out std_ulogic;
     PSS_ALTO_CORE_PAD_MGTTXP2OUT : out std_ulogic;
     PSS_ALTO_CORE_PAD_MGTTXP3OUT : out std_ulogic;
     PSS_ALTO_CORE_PAD_PADO : out std_ulogic;
     RPUEVENTO0 : out std_ulogic;
     RPUEVENTO1 : out std_ulogic;
     SACEFPDACADDR : out std_logic_vector(43 downto 0);
     SACEFPDACPROT : out std_logic_vector(2 downto 0);
     SACEFPDACSNOOP : out std_logic_vector(3 downto 0);
     SACEFPDACVALID : out std_ulogic;
     SACEFPDARREADY : out std_ulogic;
     SACEFPDAWREADY : out std_ulogic;
     SACEFPDBID : out std_logic_vector(5 downto 0);
     SACEFPDBRESP : out std_logic_vector(1 downto 0);
     SACEFPDBUSER : out std_ulogic;
     SACEFPDBVALID : out std_ulogic;
     SACEFPDCDREADY : out std_ulogic;
     SACEFPDCRREADY : out std_ulogic;
     SACEFPDRDATA : out std_logic_vector(127 downto 0);
     SACEFPDRID : out std_logic_vector(5 downto 0);
     SACEFPDRLAST : out std_ulogic;
     SACEFPDRRESP : out std_logic_vector(3 downto 0);
     SACEFPDRUSER : out std_ulogic;
     SACEFPDRVALID : out std_ulogic;
     SACEFPDWREADY : out std_ulogic;
     SAXIACPARREADY : out std_ulogic;
     SAXIACPAWREADY : out std_ulogic;
     SAXIACPBID : out std_logic_vector(4 downto 0);
     SAXIACPBRESP : out std_logic_vector(1 downto 0);
     SAXIACPBVALID : out std_ulogic;
     SAXIACPRDATA : out std_logic_vector(127 downto 0);
     SAXIACPRID : out std_logic_vector(4 downto 0);
     SAXIACPRLAST : out std_ulogic;
     SAXIACPRRESP : out std_logic_vector(1 downto 0);
     SAXIACPRVALID : out std_ulogic;
     SAXIACPWREADY : out std_ulogic;
     SAXIGP0ARREADY : out std_ulogic;
     SAXIGP0AWREADY : out std_ulogic;
     SAXIGP0BID : out std_logic_vector(5 downto 0);
     SAXIGP0BRESP : out std_logic_vector(1 downto 0);
     SAXIGP0BVALID : out std_ulogic;
     SAXIGP0RACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP0RCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP0RDATA : out std_logic_vector(127 downto 0);
     SAXIGP0RID : out std_logic_vector(5 downto 0);
     SAXIGP0RLAST : out std_ulogic;
     SAXIGP0RRESP : out std_logic_vector(1 downto 0);
     SAXIGP0RVALID : out std_ulogic;
     SAXIGP0WACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP0WCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP0WREADY : out std_ulogic;
     SAXIGP1ARREADY : out std_ulogic;
     SAXIGP1AWREADY : out std_ulogic;
     SAXIGP1BID : out std_logic_vector(5 downto 0);
     SAXIGP1BRESP : out std_logic_vector(1 downto 0);
     SAXIGP1BVALID : out std_ulogic;
     SAXIGP1RACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP1RCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP1RDATA : out std_logic_vector(127 downto 0);
     SAXIGP1RID : out std_logic_vector(5 downto 0);
     SAXIGP1RLAST : out std_ulogic;
     SAXIGP1RRESP : out std_logic_vector(1 downto 0);
     SAXIGP1RVALID : out std_ulogic;
     SAXIGP1WACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP1WCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP1WREADY : out std_ulogic;
     SAXIGP2ARREADY : out std_ulogic;
     SAXIGP2AWREADY : out std_ulogic;
     SAXIGP2BID : out std_logic_vector(5 downto 0);
     SAXIGP2BRESP : out std_logic_vector(1 downto 0);
     SAXIGP2BVALID : out std_ulogic;
     SAXIGP2RACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP2RCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP2RDATA : out std_logic_vector(127 downto 0);
     SAXIGP2RID : out std_logic_vector(5 downto 0);
     SAXIGP2RLAST : out std_ulogic;
     SAXIGP2RRESP : out std_logic_vector(1 downto 0);
     SAXIGP2RVALID : out std_ulogic;
     SAXIGP2WACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP2WCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP2WREADY : out std_ulogic;
     SAXIGP3ARREADY : out std_ulogic;
     SAXIGP3AWREADY : out std_ulogic;
     SAXIGP3BID : out std_logic_vector(5 downto 0);
     SAXIGP3BRESP : out std_logic_vector(1 downto 0);
     SAXIGP3BVALID : out std_ulogic;
     SAXIGP3RACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP3RCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP3RDATA : out std_logic_vector(127 downto 0);
     SAXIGP3RID : out std_logic_vector(5 downto 0);
     SAXIGP3RLAST : out std_ulogic;
     SAXIGP3RRESP : out std_logic_vector(1 downto 0);
     SAXIGP3RVALID : out std_ulogic;
     SAXIGP3WACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP3WCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP3WREADY : out std_ulogic;
     SAXIGP4ARREADY : out std_ulogic;
     SAXIGP4AWREADY : out std_ulogic;
     SAXIGP4BID : out std_logic_vector(5 downto 0);
     SAXIGP4BRESP : out std_logic_vector(1 downto 0);
     SAXIGP4BVALID : out std_ulogic;
     SAXIGP4RACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP4RCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP4RDATA : out std_logic_vector(127 downto 0);
     SAXIGP4RID : out std_logic_vector(5 downto 0);
     SAXIGP4RLAST : out std_ulogic;
     SAXIGP4RRESP : out std_logic_vector(1 downto 0);
     SAXIGP4RVALID : out std_ulogic;
     SAXIGP4WACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP4WCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP4WREADY : out std_ulogic;
     SAXIGP5ARREADY : out std_ulogic;
     SAXIGP5AWREADY : out std_ulogic;
     SAXIGP5BID : out std_logic_vector(5 downto 0);
     SAXIGP5BRESP : out std_logic_vector(1 downto 0);
     SAXIGP5BVALID : out std_ulogic;
     SAXIGP5RACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP5RCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP5RDATA : out std_logic_vector(127 downto 0);
     SAXIGP5RID : out std_logic_vector(5 downto 0);
     SAXIGP5RLAST : out std_ulogic;
     SAXIGP5RRESP : out std_logic_vector(1 downto 0);
     SAXIGP5RVALID : out std_ulogic;
     SAXIGP5WACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP5WCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP5WREADY : out std_ulogic;
     SAXIGP6ARREADY : out std_ulogic;
     SAXIGP6AWREADY : out std_ulogic;
     SAXIGP6BID : out std_logic_vector(5 downto 0);
     SAXIGP6BRESP : out std_logic_vector(1 downto 0);
     SAXIGP6BVALID : out std_ulogic;
     SAXIGP6RACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP6RCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP6RDATA : out std_logic_vector(127 downto 0);
     SAXIGP6RID : out std_logic_vector(5 downto 0);
     SAXIGP6RLAST : out std_ulogic;
     SAXIGP6RRESP : out std_logic_vector(1 downto 0);
     SAXIGP6RVALID : out std_ulogic;
     SAXIGP6WACOUNT : out std_logic_vector(3 downto 0);
     SAXIGP6WCOUNT : out std_logic_vector(7 downto 0);
     SAXIGP6WREADY : out std_ulogic;
     PSS_ALTO_CORE_PAD_BOOTMODE : inout std_logic_vector(3 downto 0);
     PSS_ALTO_CORE_PAD_CLK : inout std_ulogic;
     PSS_ALTO_CORE_PAD_DONEB : inout std_ulogic;
     PSS_ALTO_CORE_PAD_DRAMA : inout std_logic_vector(17 downto 0);
     PSS_ALTO_CORE_PAD_DRAMACTN : inout std_ulogic;
     PSS_ALTO_CORE_PAD_DRAMALERTN : inout std_ulogic;
     PSS_ALTO_CORE_PAD_DRAMBA : inout std_logic_vector(1 downto 0);
     PSS_ALTO_CORE_PAD_DRAMBG : inout std_logic_vector(1 downto 0);
     PSS_ALTO_CORE_PAD_DRAMCK : inout std_logic_vector(1 downto 0);
     PSS_ALTO_CORE_PAD_DRAMCKE : inout std_logic_vector(1 downto 0);
     PSS_ALTO_CORE_PAD_DRAMCKN : inout std_logic_vector(1 downto 0);
     PSS_ALTO_CORE_PAD_DRAMCSN : inout std_logic_vector(1 downto 0);
     PSS_ALTO_CORE_PAD_DRAMDM : inout std_logic_vector(8 downto 0);
     PSS_ALTO_CORE_PAD_DRAMDQ : inout std_logic_vector(71 downto 0);
     PSS_ALTO_CORE_PAD_DRAMDQS : inout std_logic_vector(8 downto 0);
     PSS_ALTO_CORE_PAD_DRAMDQSN : inout std_logic_vector(8 downto 0);
     PSS_ALTO_CORE_PAD_DRAMODT : inout std_logic_vector(1 downto 0);
     PSS_ALTO_CORE_PAD_DRAMPARITY : inout std_ulogic;
     PSS_ALTO_CORE_PAD_DRAMRAMRSTN : inout std_ulogic;
     PSS_ALTO_CORE_PAD_ERROROUT : inout std_ulogic;
     PSS_ALTO_CORE_PAD_ERRORSTATUS : inout std_ulogic;
     PSS_ALTO_CORE_PAD_INITB : inout std_ulogic;
     PSS_ALTO_CORE_PAD_JTAGTCK : inout std_ulogic;
     PSS_ALTO_CORE_PAD_JTAGTDI : inout std_ulogic;
     PSS_ALTO_CORE_PAD_JTAGTDO : inout std_ulogic;
     PSS_ALTO_CORE_PAD_JTAGTMS : inout std_ulogic;
     PSS_ALTO_CORE_PAD_MIO : inout std_logic_vector(77 downto 0);
     PSS_ALTO_CORE_PAD_PORB : inout std_ulogic;
     PSS_ALTO_CORE_PAD_PROGB : inout std_ulogic;
     PSS_ALTO_CORE_PAD_RCALIBINOUT : inout std_ulogic;
     PSS_ALTO_CORE_PAD_SRSTB : inout std_ulogic;
     PSS_ALTO_CORE_PAD_ZQ : inout std_ulogic;
     ADMAFCICLK : in std_logic_vector(7 downto 0);
     AIBPMUAFIFMFPDACK : in std_ulogic;
     AIBPMUAFIFMLPDACK : in std_ulogic;
     DDRCEXTREFRESHRANK0REQ : in std_ulogic;
     DDRCEXTREFRESHRANK1REQ : in std_ulogic;
     DDRCREFRESHPLCLK : in std_ulogic;
     DPAUXDATAIN : in std_ulogic;
     DPEXTERNALCUSTOMEVENT1 : in std_ulogic;
     DPEXTERNALCUSTOMEVENT2 : in std_ulogic;
     DPEXTERNALVSYNCEVENT : in std_ulogic;
     DPHOTPLUGDETECT : in std_ulogic;
     DPLIVEGFXALPHAIN : in std_logic_vector(7 downto 0);
     DPLIVEGFXPIXEL1IN : in std_logic_vector(35 downto 0);
     DPLIVEVIDEOINDE : in std_ulogic;
     DPLIVEVIDEOINHSYNC : in std_ulogic;
     DPLIVEVIDEOINPIXEL1 : in std_logic_vector(35 downto 0);
     DPLIVEVIDEOINVSYNC : in std_ulogic;
     DPMAXISMIXEDAUDIOTREADY : in std_ulogic;
     DPSAXISAUDIOCLK : in std_ulogic;
     DPSAXISAUDIOTDATA : in std_logic_vector(31 downto 0);
     DPSAXISAUDIOTID : in std_ulogic;
     DPSAXISAUDIOTVALID : in std_ulogic;
     DPVIDEOINCLK : in std_ulogic;
     EMIOCAN0PHYRX : in std_ulogic;
     EMIOCAN1PHYRX : in std_ulogic;
     EMIOENET0DMATXSTATUSTOG : in std_ulogic;
     EMIOENET0EXTINTIN : in std_ulogic;
     EMIOENET0GMIICOL : in std_ulogic;
     EMIOENET0GMIICRS : in std_ulogic;
     EMIOENET0GMIIRXCLK : in std_ulogic;
     EMIOENET0GMIIRXD : in std_logic_vector(7 downto 0);
     EMIOENET0GMIIRXDV : in std_ulogic;
     EMIOENET0GMIIRXER : in std_ulogic;
     EMIOENET0GMIITXCLK : in std_ulogic;
     EMIOENET0MDIOI : in std_ulogic;
     EMIOENET0RXWOVERFLOW : in std_ulogic;
     EMIOENET0TXRCONTROL : in std_ulogic;
     EMIOENET0TXRDATA : in std_logic_vector(7 downto 0);
     EMIOENET0TXRDATARDY : in std_ulogic;
     EMIOENET0TXREOP : in std_ulogic;
     EMIOENET0TXRERR : in std_ulogic;
     EMIOENET0TXRFLUSHED : in std_ulogic;
     EMIOENET0TXRSOP : in std_ulogic;
     EMIOENET0TXRUNDERFLOW : in std_ulogic;
     EMIOENET0TXRVALID : in std_ulogic;
     EMIOENET1DMATXSTATUSTOG : in std_ulogic;
     EMIOENET1EXTINTIN : in std_ulogic;
     EMIOENET1GMIICOL : in std_ulogic;
     EMIOENET1GMIICRS : in std_ulogic;
     EMIOENET1GMIIRXCLK : in std_ulogic;
     EMIOENET1GMIIRXD : in std_logic_vector(7 downto 0);
     EMIOENET1GMIIRXDV : in std_ulogic;
     EMIOENET1GMIIRXER : in std_ulogic;
     EMIOENET1GMIITXCLK : in std_ulogic;
     EMIOENET1MDIOI : in std_ulogic;
     EMIOENET1RXWOVERFLOW : in std_ulogic;
     EMIOENET1TXRCONTROL : in std_ulogic;
     EMIOENET1TXRDATA : in std_logic_vector(7 downto 0);
     EMIOENET1TXRDATARDY : in std_ulogic;
     EMIOENET1TXREOP : in std_ulogic;
     EMIOENET1TXRERR : in std_ulogic;
     EMIOENET1TXRFLUSHED : in std_ulogic;
     EMIOENET1TXRSOP : in std_ulogic;
     EMIOENET1TXRUNDERFLOW : in std_ulogic;
     EMIOENET1TXRVALID : in std_ulogic;
     EMIOENET2DMATXSTATUSTOG : in std_ulogic;
     EMIOENET2EXTINTIN : in std_ulogic;
     EMIOENET2GMIICOL : in std_ulogic;
     EMIOENET2GMIICRS : in std_ulogic;
     EMIOENET2GMIIRXCLK : in std_ulogic;
     EMIOENET2GMIIRXD : in std_logic_vector(7 downto 0);
     EMIOENET2GMIIRXDV : in std_ulogic;
     EMIOENET2GMIIRXER : in std_ulogic;
     EMIOENET2GMIITXCLK : in std_ulogic;
     EMIOENET2MDIOI : in std_ulogic;
     EMIOENET2RXWOVERFLOW : in std_ulogic;
     EMIOENET2TXRCONTROL : in std_ulogic;
     EMIOENET2TXRDATA : in std_logic_vector(7 downto 0);
     EMIOENET2TXRDATARDY : in std_ulogic;
     EMIOENET2TXREOP : in std_ulogic;
     EMIOENET2TXRERR : in std_ulogic;
     EMIOENET2TXRFLUSHED : in std_ulogic;
     EMIOENET2TXRSOP : in std_ulogic;
     EMIOENET2TXRUNDERFLOW : in std_ulogic;
     EMIOENET2TXRVALID : in std_ulogic;
     EMIOENET3DMATXSTATUSTOG : in std_ulogic;
     EMIOENET3EXTINTIN : in std_ulogic;
     EMIOENET3GMIICOL : in std_ulogic;
     EMIOENET3GMIICRS : in std_ulogic;
     EMIOENET3GMIIRXCLK : in std_ulogic;
     EMIOENET3GMIIRXD : in std_logic_vector(7 downto 0);
     EMIOENET3GMIIRXDV : in std_ulogic;
     EMIOENET3GMIIRXER : in std_ulogic;
     EMIOENET3GMIITXCLK : in std_ulogic;
     EMIOENET3MDIOI : in std_ulogic;
     EMIOENET3RXWOVERFLOW : in std_ulogic;
     EMIOENET3TXRCONTROL : in std_ulogic;
     EMIOENET3TXRDATA : in std_logic_vector(7 downto 0);
     EMIOENET3TXRDATARDY : in std_ulogic;
     EMIOENET3TXREOP : in std_ulogic;
     EMIOENET3TXRERR : in std_ulogic;
     EMIOENET3TXRFLUSHED : in std_ulogic;
     EMIOENET3TXRSOP : in std_ulogic;
     EMIOENET3TXRUNDERFLOW : in std_ulogic;
     EMIOENET3TXRVALID : in std_ulogic;
     EMIOENETTSUCLK : in std_ulogic;
     EMIOGEM0TSUINCCTRL : in std_logic_vector(1 downto 0);
     EMIOGEM1TSUINCCTRL : in std_logic_vector(1 downto 0);
     EMIOGEM2TSUINCCTRL : in std_logic_vector(1 downto 0);
     EMIOGEM3TSUINCCTRL : in std_logic_vector(1 downto 0);
     EMIOGPIOI : in std_logic_vector(95 downto 0);
     EMIOHUBPORTOVERCRNTUSB20 : in std_ulogic;
     EMIOHUBPORTOVERCRNTUSB21 : in std_ulogic;
     EMIOHUBPORTOVERCRNTUSB30 : in std_ulogic;
     EMIOHUBPORTOVERCRNTUSB31 : in std_ulogic;
     EMIOI2C0SCLI : in std_ulogic;
     EMIOI2C0SDAI : in std_ulogic;
     EMIOI2C1SCLI : in std_ulogic;
     EMIOI2C1SDAI : in std_ulogic;
     EMIOSDIO0CDN : in std_ulogic;
     EMIOSDIO0CMDIN : in std_ulogic;
     EMIOSDIO0DATAIN : in std_logic_vector(7 downto 0);
     EMIOSDIO0FBCLKIN : in std_ulogic;
     EMIOSDIO0WP : in std_ulogic;
     EMIOSDIO1CDN : in std_ulogic;
     EMIOSDIO1CMDIN : in std_ulogic;
     EMIOSDIO1DATAIN : in std_logic_vector(7 downto 0);
     EMIOSDIO1FBCLKIN : in std_ulogic;
     EMIOSDIO1WP : in std_ulogic;
     EMIOSPI0MI : in std_ulogic;
     EMIOSPI0SCLKI : in std_ulogic;
     EMIOSPI0SI : in std_ulogic;
     EMIOSPI0SSIN : in std_ulogic;
     EMIOSPI1MI : in std_ulogic;
     EMIOSPI1SCLKI : in std_ulogic;
     EMIOSPI1SI : in std_ulogic;
     EMIOSPI1SSIN : in std_ulogic;
     EMIOTTC0CLKI : in std_logic_vector(2 downto 0);
     EMIOTTC1CLKI : in std_logic_vector(2 downto 0);
     EMIOTTC2CLKI : in std_logic_vector(2 downto 0);
     EMIOTTC3CLKI : in std_logic_vector(2 downto 0);
     EMIOUART0CTSN : in std_ulogic;
     EMIOUART0DCDN : in std_ulogic;
     EMIOUART0DSRN : in std_ulogic;
     EMIOUART0RIN : in std_ulogic;
     EMIOUART0RX : in std_ulogic;
     EMIOUART1CTSN : in std_ulogic;
     EMIOUART1DCDN : in std_ulogic;
     EMIOUART1DSRN : in std_ulogic;
     EMIOUART1RIN : in std_ulogic;
     EMIOUART1RX : in std_ulogic;
     EMIOWDT0CLKI : in std_ulogic;
     EMIOWDT1CLKI : in std_ulogic;
     FMIOGEM0FIFORXCLKFROMPL : in std_ulogic;
     FMIOGEM0FIFOTXCLKFROMPL : in std_ulogic;
     FMIOGEM0SIGNALDETECT : in std_ulogic;
     FMIOGEM1FIFORXCLKFROMPL : in std_ulogic;
     FMIOGEM1FIFOTXCLKFROMPL : in std_ulogic;
     FMIOGEM1SIGNALDETECT : in std_ulogic;
     FMIOGEM2FIFORXCLKFROMPL : in std_ulogic;
     FMIOGEM2FIFOTXCLKFROMPL : in std_ulogic;
     FMIOGEM2SIGNALDETECT : in std_ulogic;
     FMIOGEM3FIFORXCLKFROMPL : in std_ulogic;
     FMIOGEM3FIFOTXCLKFROMPL : in std_ulogic;
     FMIOGEM3SIGNALDETECT : in std_ulogic;
     FMIOGEMTSUCLKFROMPL : in std_ulogic;
     FTMGPI : in std_logic_vector(31 downto 0);
     GDMAFCICLK : in std_logic_vector(7 downto 0);
     MAXIGP0ACLK : in std_ulogic;
     MAXIGP0ARREADY : in std_ulogic;
     MAXIGP0AWREADY : in std_ulogic;
     MAXIGP0BID : in std_logic_vector(15 downto 0);
     MAXIGP0BRESP : in std_logic_vector(1 downto 0);
     MAXIGP0BVALID : in std_ulogic;
     MAXIGP0RDATA : in std_logic_vector(127 downto 0);
     MAXIGP0RID : in std_logic_vector(15 downto 0);
     MAXIGP0RLAST : in std_ulogic;
     MAXIGP0RRESP : in std_logic_vector(1 downto 0);
     MAXIGP0RVALID : in std_ulogic;
     MAXIGP0WREADY : in std_ulogic;
     MAXIGP1ACLK : in std_ulogic;
     MAXIGP1ARREADY : in std_ulogic;
     MAXIGP1AWREADY : in std_ulogic;
     MAXIGP1BID : in std_logic_vector(15 downto 0);
     MAXIGP1BRESP : in std_logic_vector(1 downto 0);
     MAXIGP1BVALID : in std_ulogic;
     MAXIGP1RDATA : in std_logic_vector(127 downto 0);
     MAXIGP1RID : in std_logic_vector(15 downto 0);
     MAXIGP1RLAST : in std_ulogic;
     MAXIGP1RRESP : in std_logic_vector(1 downto 0);
     MAXIGP1RVALID : in std_ulogic;
     MAXIGP1WREADY : in std_ulogic;
     MAXIGP2ACLK : in std_ulogic;
     MAXIGP2ARREADY : in std_ulogic;
     MAXIGP2AWREADY : in std_ulogic;
     MAXIGP2BID : in std_logic_vector(15 downto 0);
     MAXIGP2BRESP : in std_logic_vector(1 downto 0);
     MAXIGP2BVALID : in std_ulogic;
     MAXIGP2RDATA : in std_logic_vector(127 downto 0);
     MAXIGP2RID : in std_logic_vector(15 downto 0);
     MAXIGP2RLAST : in std_ulogic;
     MAXIGP2RRESP : in std_logic_vector(1 downto 0);
     MAXIGP2RVALID : in std_ulogic;
     MAXIGP2WREADY : in std_ulogic;
     NFIQ0LPDRPU : in std_ulogic;
     NFIQ1LPDRPU : in std_ulogic;
     NIRQ0LPDRPU : in std_ulogic;
     NIRQ1LPDRPU : in std_ulogic;
     PL2ADMACVLD : in std_logic_vector(7 downto 0);
     PL2ADMATACK : in std_logic_vector(7 downto 0);
     PL2GDMACVLD : in std_logic_vector(7 downto 0);
     PL2GDMATACK : in std_logic_vector(7 downto 0);
     PLACECLK : in std_ulogic;
     PLACPINACT : in std_ulogic;
     PLFPGASTOP : in std_logic_vector(3 downto 0);
     PLLAUXREFCLKFPD : in std_logic_vector(2 downto 0);
     PLLAUXREFCLKLPD : in std_logic_vector(1 downto 0);
     PLPMUGPI : in std_logic_vector(31 downto 0);
     PLPSAPUGICFIQ : in std_logic_vector(3 downto 0);
     PLPSAPUGICIRQ : in std_logic_vector(3 downto 0);
     PLPSEVENTI : in std_ulogic;
     PLPSIRQ0 : in std_logic_vector(7 downto 0);
     PLPSIRQ1 : in std_logic_vector(7 downto 0);
     PLPSTRACECLK : in std_ulogic;
     PLPSTRIGACK : in std_logic_vector(3 downto 0);
     PLPSTRIGGER : in std_logic_vector(3 downto 0);
     PMUERRORFROMPL : in std_logic_vector(3 downto 0);
     PSS_ALTO_CORE_PAD_MGTRXN0IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_MGTRXN1IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_MGTRXN2IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_MGTRXN3IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_MGTRXP0IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_MGTRXP1IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_MGTRXP2IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_MGTRXP3IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_PADI : in std_ulogic;
     PSS_ALTO_CORE_PAD_REFN0IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_REFN1IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_REFN2IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_REFN3IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_REFP0IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_REFP1IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_REFP2IN : in std_ulogic;
     PSS_ALTO_CORE_PAD_REFP3IN : in std_ulogic;
     RPUEVENTI0 : in std_ulogic;
     RPUEVENTI1 : in std_ulogic;
     SACEFPDACREADY : in std_ulogic;
     SACEFPDARADDR : in std_logic_vector(43 downto 0);
     SACEFPDARBAR : in std_logic_vector(1 downto 0);
     SACEFPDARBURST : in std_logic_vector(1 downto 0);
     SACEFPDARCACHE : in std_logic_vector(3 downto 0);
     SACEFPDARDOMAIN : in std_logic_vector(1 downto 0);
     SACEFPDARID : in std_logic_vector(5 downto 0);
     SACEFPDARLEN : in std_logic_vector(7 downto 0);
     SACEFPDARLOCK : in std_ulogic;
     SACEFPDARPROT : in std_logic_vector(2 downto 0);
     SACEFPDARQOS : in std_logic_vector(3 downto 0);
     SACEFPDARREGION : in std_logic_vector(3 downto 0);
     SACEFPDARSIZE : in std_logic_vector(2 downto 0);
     SACEFPDARSNOOP : in std_logic_vector(3 downto 0);
     SACEFPDARUSER : in std_logic_vector(15 downto 0);
     SACEFPDARVALID : in std_ulogic;
     SACEFPDAWADDR : in std_logic_vector(43 downto 0);
     SACEFPDAWBAR : in std_logic_vector(1 downto 0);
     SACEFPDAWBURST : in std_logic_vector(1 downto 0);
     SACEFPDAWCACHE : in std_logic_vector(3 downto 0);
     SACEFPDAWDOMAIN : in std_logic_vector(1 downto 0);
     SACEFPDAWID : in std_logic_vector(5 downto 0);
     SACEFPDAWLEN : in std_logic_vector(7 downto 0);
     SACEFPDAWLOCK : in std_ulogic;
     SACEFPDAWPROT : in std_logic_vector(2 downto 0);
     SACEFPDAWQOS : in std_logic_vector(3 downto 0);
     SACEFPDAWREGION : in std_logic_vector(3 downto 0);
     SACEFPDAWSIZE : in std_logic_vector(2 downto 0);
     SACEFPDAWSNOOP : in std_logic_vector(2 downto 0);
     SACEFPDAWUSER : in std_logic_vector(15 downto 0);
     SACEFPDAWVALID : in std_ulogic;
     SACEFPDBREADY : in std_ulogic;
     SACEFPDCDDATA : in std_logic_vector(127 downto 0);
     SACEFPDCDLAST : in std_ulogic;
     SACEFPDCDVALID : in std_ulogic;
     SACEFPDCRRESP : in std_logic_vector(4 downto 0);
     SACEFPDCRVALID : in std_ulogic;
     SACEFPDRACK : in std_ulogic;
     SACEFPDRREADY : in std_ulogic;
     SACEFPDWACK : in std_ulogic;
     SACEFPDWDATA : in std_logic_vector(127 downto 0);
     SACEFPDWLAST : in std_ulogic;
     SACEFPDWSTRB : in std_logic_vector(15 downto 0);
     SACEFPDWUSER : in std_ulogic;
     SACEFPDWVALID : in std_ulogic;
     SAXIACPACLK : in std_ulogic;
     SAXIACPARADDR : in std_logic_vector(39 downto 0);
     SAXIACPARBURST : in std_logic_vector(1 downto 0);
     SAXIACPARCACHE : in std_logic_vector(3 downto 0);
     SAXIACPARID : in std_logic_vector(4 downto 0);
     SAXIACPARLEN : in std_logic_vector(7 downto 0);
     SAXIACPARLOCK : in std_ulogic;
     SAXIACPARPROT : in std_logic_vector(2 downto 0);
     SAXIACPARQOS : in std_logic_vector(3 downto 0);
     SAXIACPARSIZE : in std_logic_vector(2 downto 0);
     SAXIACPARUSER : in std_logic_vector(1 downto 0);
     SAXIACPARVALID : in std_ulogic;
     SAXIACPAWADDR : in std_logic_vector(39 downto 0);
     SAXIACPAWBURST : in std_logic_vector(1 downto 0);
     SAXIACPAWCACHE : in std_logic_vector(3 downto 0);
     SAXIACPAWID : in std_logic_vector(4 downto 0);
     SAXIACPAWLEN : in std_logic_vector(7 downto 0);
     SAXIACPAWLOCK : in std_ulogic;
     SAXIACPAWPROT : in std_logic_vector(2 downto 0);
     SAXIACPAWQOS : in std_logic_vector(3 downto 0);
     SAXIACPAWSIZE : in std_logic_vector(2 downto 0);
     SAXIACPAWUSER : in std_logic_vector(1 downto 0);
     SAXIACPAWVALID : in std_ulogic;
     SAXIACPBREADY : in std_ulogic;
     SAXIACPRREADY : in std_ulogic;
     SAXIACPWDATA : in std_logic_vector(127 downto 0);
     SAXIACPWLAST : in std_ulogic;
     SAXIACPWSTRB : in std_logic_vector(15 downto 0);
     SAXIACPWVALID : in std_ulogic;
     SAXIGP0ARADDR : in std_logic_vector(48 downto 0);
     SAXIGP0ARBURST : in std_logic_vector(1 downto 0);
     SAXIGP0ARCACHE : in std_logic_vector(3 downto 0);
     SAXIGP0ARID : in std_logic_vector(5 downto 0);
     SAXIGP0ARLEN : in std_logic_vector(7 downto 0);
     SAXIGP0ARLOCK : in std_ulogic;
     SAXIGP0ARPROT : in std_logic_vector(2 downto 0);
     SAXIGP0ARQOS : in std_logic_vector(3 downto 0);
     SAXIGP0ARSIZE : in std_logic_vector(2 downto 0);
     SAXIGP0ARUSER : in std_ulogic;
     SAXIGP0ARVALID : in std_ulogic;
     SAXIGP0AWADDR : in std_logic_vector(48 downto 0);
     SAXIGP0AWBURST : in std_logic_vector(1 downto 0);
     SAXIGP0AWCACHE : in std_logic_vector(3 downto 0);
     SAXIGP0AWID : in std_logic_vector(5 downto 0);
     SAXIGP0AWLEN : in std_logic_vector(7 downto 0);
     SAXIGP0AWLOCK : in std_ulogic;
     SAXIGP0AWPROT : in std_logic_vector(2 downto 0);
     SAXIGP0AWQOS : in std_logic_vector(3 downto 0);
     SAXIGP0AWSIZE : in std_logic_vector(2 downto 0);
     SAXIGP0AWUSER : in std_ulogic;
     SAXIGP0AWVALID : in std_ulogic;
     SAXIGP0BREADY : in std_ulogic;
     SAXIGP0RCLK : in std_ulogic;
     SAXIGP0RREADY : in std_ulogic;
     SAXIGP0WCLK : in std_ulogic;
     SAXIGP0WDATA : in std_logic_vector(127 downto 0);
     SAXIGP0WLAST : in std_ulogic;
     SAXIGP0WSTRB : in std_logic_vector(15 downto 0);
     SAXIGP0WVALID : in std_ulogic;
     SAXIGP1ARADDR : in std_logic_vector(48 downto 0);
     SAXIGP1ARBURST : in std_logic_vector(1 downto 0);
     SAXIGP1ARCACHE : in std_logic_vector(3 downto 0);
     SAXIGP1ARID : in std_logic_vector(5 downto 0);
     SAXIGP1ARLEN : in std_logic_vector(7 downto 0);
     SAXIGP1ARLOCK : in std_ulogic;
     SAXIGP1ARPROT : in std_logic_vector(2 downto 0);
     SAXIGP1ARQOS : in std_logic_vector(3 downto 0);
     SAXIGP1ARSIZE : in std_logic_vector(2 downto 0);
     SAXIGP1ARUSER : in std_ulogic;
     SAXIGP1ARVALID : in std_ulogic;
     SAXIGP1AWADDR : in std_logic_vector(48 downto 0);
     SAXIGP1AWBURST : in std_logic_vector(1 downto 0);
     SAXIGP1AWCACHE : in std_logic_vector(3 downto 0);
     SAXIGP1AWID : in std_logic_vector(5 downto 0);
     SAXIGP1AWLEN : in std_logic_vector(7 downto 0);
     SAXIGP1AWLOCK : in std_ulogic;
     SAXIGP1AWPROT : in std_logic_vector(2 downto 0);
     SAXIGP1AWQOS : in std_logic_vector(3 downto 0);
     SAXIGP1AWSIZE : in std_logic_vector(2 downto 0);
     SAXIGP1AWUSER : in std_ulogic;
     SAXIGP1AWVALID : in std_ulogic;
     SAXIGP1BREADY : in std_ulogic;
     SAXIGP1RCLK : in std_ulogic;
     SAXIGP1RREADY : in std_ulogic;
     SAXIGP1WCLK : in std_ulogic;
     SAXIGP1WDATA : in std_logic_vector(127 downto 0);
     SAXIGP1WLAST : in std_ulogic;
     SAXIGP1WSTRB : in std_logic_vector(15 downto 0);
     SAXIGP1WVALID : in std_ulogic;
     SAXIGP2ARADDR : in std_logic_vector(48 downto 0);
     SAXIGP2ARBURST : in std_logic_vector(1 downto 0);
     SAXIGP2ARCACHE : in std_logic_vector(3 downto 0);
     SAXIGP2ARID : in std_logic_vector(5 downto 0);
     SAXIGP2ARLEN : in std_logic_vector(7 downto 0);
     SAXIGP2ARLOCK : in std_ulogic;
     SAXIGP2ARPROT : in std_logic_vector(2 downto 0);
     SAXIGP2ARQOS : in std_logic_vector(3 downto 0);
     SAXIGP2ARSIZE : in std_logic_vector(2 downto 0);
     SAXIGP2ARUSER : in std_ulogic;
     SAXIGP2ARVALID : in std_ulogic;
     SAXIGP2AWADDR : in std_logic_vector(48 downto 0);
     SAXIGP2AWBURST : in std_logic_vector(1 downto 0);
     SAXIGP2AWCACHE : in std_logic_vector(3 downto 0);
     SAXIGP2AWID : in std_logic_vector(5 downto 0);
     SAXIGP2AWLEN : in std_logic_vector(7 downto 0);
     SAXIGP2AWLOCK : in std_ulogic;
     SAXIGP2AWPROT : in std_logic_vector(2 downto 0);
     SAXIGP2AWQOS : in std_logic_vector(3 downto 0);
     SAXIGP2AWSIZE : in std_logic_vector(2 downto 0);
     SAXIGP2AWUSER : in std_ulogic;
     SAXIGP2AWVALID : in std_ulogic;
     SAXIGP2BREADY : in std_ulogic;
     SAXIGP2RCLK : in std_ulogic;
     SAXIGP2RREADY : in std_ulogic;
     SAXIGP2WCLK : in std_ulogic;
     SAXIGP2WDATA : in std_logic_vector(127 downto 0);
     SAXIGP2WLAST : in std_ulogic;
     SAXIGP2WSTRB : in std_logic_vector(15 downto 0);
     SAXIGP2WVALID : in std_ulogic;
     SAXIGP3ARADDR : in std_logic_vector(48 downto 0);
     SAXIGP3ARBURST : in std_logic_vector(1 downto 0);
     SAXIGP3ARCACHE : in std_logic_vector(3 downto 0);
     SAXIGP3ARID : in std_logic_vector(5 downto 0);
     SAXIGP3ARLEN : in std_logic_vector(7 downto 0);
     SAXIGP3ARLOCK : in std_ulogic;
     SAXIGP3ARPROT : in std_logic_vector(2 downto 0);
     SAXIGP3ARQOS : in std_logic_vector(3 downto 0);
     SAXIGP3ARSIZE : in std_logic_vector(2 downto 0);
     SAXIGP3ARUSER : in std_ulogic;
     SAXIGP3ARVALID : in std_ulogic;
     SAXIGP3AWADDR : in std_logic_vector(48 downto 0);
     SAXIGP3AWBURST : in std_logic_vector(1 downto 0);
     SAXIGP3AWCACHE : in std_logic_vector(3 downto 0);
     SAXIGP3AWID : in std_logic_vector(5 downto 0);
     SAXIGP3AWLEN : in std_logic_vector(7 downto 0);
     SAXIGP3AWLOCK : in std_ulogic;
     SAXIGP3AWPROT : in std_logic_vector(2 downto 0);
     SAXIGP3AWQOS : in std_logic_vector(3 downto 0);
     SAXIGP3AWSIZE : in std_logic_vector(2 downto 0);
     SAXIGP3AWUSER : in std_ulogic;
     SAXIGP3AWVALID : in std_ulogic;
     SAXIGP3BREADY : in std_ulogic;
     SAXIGP3RCLK : in std_ulogic;
     SAXIGP3RREADY : in std_ulogic;
     SAXIGP3WCLK : in std_ulogic;
     SAXIGP3WDATA : in std_logic_vector(127 downto 0);
     SAXIGP3WLAST : in std_ulogic;
     SAXIGP3WSTRB : in std_logic_vector(15 downto 0);
     SAXIGP3WVALID : in std_ulogic;
     SAXIGP4ARADDR : in std_logic_vector(48 downto 0);
     SAXIGP4ARBURST : in std_logic_vector(1 downto 0);
     SAXIGP4ARCACHE : in std_logic_vector(3 downto 0);
     SAXIGP4ARID : in std_logic_vector(5 downto 0);
     SAXIGP4ARLEN : in std_logic_vector(7 downto 0);
     SAXIGP4ARLOCK : in std_ulogic;
     SAXIGP4ARPROT : in std_logic_vector(2 downto 0);
     SAXIGP4ARQOS : in std_logic_vector(3 downto 0);
     SAXIGP4ARSIZE : in std_logic_vector(2 downto 0);
     SAXIGP4ARUSER : in std_ulogic;
     SAXIGP4ARVALID : in std_ulogic;
     SAXIGP4AWADDR : in std_logic_vector(48 downto 0);
     SAXIGP4AWBURST : in std_logic_vector(1 downto 0);
     SAXIGP4AWCACHE : in std_logic_vector(3 downto 0);
     SAXIGP4AWID : in std_logic_vector(5 downto 0);
     SAXIGP4AWLEN : in std_logic_vector(7 downto 0);
     SAXIGP4AWLOCK : in std_ulogic;
     SAXIGP4AWPROT : in std_logic_vector(2 downto 0);
     SAXIGP4AWQOS : in std_logic_vector(3 downto 0);
     SAXIGP4AWSIZE : in std_logic_vector(2 downto 0);
     SAXIGP4AWUSER : in std_ulogic;
     SAXIGP4AWVALID : in std_ulogic;
     SAXIGP4BREADY : in std_ulogic;
     SAXIGP4RCLK : in std_ulogic;
     SAXIGP4RREADY : in std_ulogic;
     SAXIGP4WCLK : in std_ulogic;
     SAXIGP4WDATA : in std_logic_vector(127 downto 0);
     SAXIGP4WLAST : in std_ulogic;
     SAXIGP4WSTRB : in std_logic_vector(15 downto 0);
     SAXIGP4WVALID : in std_ulogic;
     SAXIGP5ARADDR : in std_logic_vector(48 downto 0);
     SAXIGP5ARBURST : in std_logic_vector(1 downto 0);
     SAXIGP5ARCACHE : in std_logic_vector(3 downto 0);
     SAXIGP5ARID : in std_logic_vector(5 downto 0);
     SAXIGP5ARLEN : in std_logic_vector(7 downto 0);
     SAXIGP5ARLOCK : in std_ulogic;
     SAXIGP5ARPROT : in std_logic_vector(2 downto 0);
     SAXIGP5ARQOS : in std_logic_vector(3 downto 0);
     SAXIGP5ARSIZE : in std_logic_vector(2 downto 0);
     SAXIGP5ARUSER : in std_ulogic;
     SAXIGP5ARVALID : in std_ulogic;
     SAXIGP5AWADDR : in std_logic_vector(48 downto 0);
     SAXIGP5AWBURST : in std_logic_vector(1 downto 0);
     SAXIGP5AWCACHE : in std_logic_vector(3 downto 0);
     SAXIGP5AWID : in std_logic_vector(5 downto 0);
     SAXIGP5AWLEN : in std_logic_vector(7 downto 0);
     SAXIGP5AWLOCK : in std_ulogic;
     SAXIGP5AWPROT : in std_logic_vector(2 downto 0);
     SAXIGP5AWQOS : in std_logic_vector(3 downto 0);
     SAXIGP5AWSIZE : in std_logic_vector(2 downto 0);
     SAXIGP5AWUSER : in std_ulogic;
     SAXIGP5AWVALID : in std_ulogic;
     SAXIGP5BREADY : in std_ulogic;
     SAXIGP5RCLK : in std_ulogic;
     SAXIGP5RREADY : in std_ulogic;
     SAXIGP5WCLK : in std_ulogic;
     SAXIGP5WDATA : in std_logic_vector(127 downto 0);
     SAXIGP5WLAST : in std_ulogic;
     SAXIGP5WSTRB : in std_logic_vector(15 downto 0);
     SAXIGP5WVALID : in std_ulogic;
     SAXIGP6ARADDR : in std_logic_vector(48 downto 0);
     SAXIGP6ARBURST : in std_logic_vector(1 downto 0);
     SAXIGP6ARCACHE : in std_logic_vector(3 downto 0);
     SAXIGP6ARID : in std_logic_vector(5 downto 0);
     SAXIGP6ARLEN : in std_logic_vector(7 downto 0);
     SAXIGP6ARLOCK : in std_ulogic;
     SAXIGP6ARPROT : in std_logic_vector(2 downto 0);
     SAXIGP6ARQOS : in std_logic_vector(3 downto 0);
     SAXIGP6ARSIZE : in std_logic_vector(2 downto 0);
     SAXIGP6ARUSER : in std_ulogic;
     SAXIGP6ARVALID : in std_ulogic;
     SAXIGP6AWADDR : in std_logic_vector(48 downto 0);
     SAXIGP6AWBURST : in std_logic_vector(1 downto 0);
     SAXIGP6AWCACHE : in std_logic_vector(3 downto 0);
     SAXIGP6AWID : in std_logic_vector(5 downto 0);
     SAXIGP6AWLEN : in std_logic_vector(7 downto 0);
     SAXIGP6AWLOCK : in std_ulogic;
     SAXIGP6AWPROT : in std_logic_vector(2 downto 0);
     SAXIGP6AWQOS : in std_logic_vector(3 downto 0);
     SAXIGP6AWSIZE : in std_logic_vector(2 downto 0);
     SAXIGP6AWUSER : in std_ulogic;
     SAXIGP6AWVALID : in std_ulogic;
     SAXIGP6BREADY : in std_ulogic;
     SAXIGP6RCLK : in std_ulogic;
     SAXIGP6RREADY : in std_ulogic;
     SAXIGP6WCLK : in std_ulogic;
     SAXIGP6WDATA : in std_logic_vector(127 downto 0);
     SAXIGP6WLAST : in std_ulogic;
     SAXIGP6WSTRB : in std_logic_vector(15 downto 0);
     SAXIGP6WVALID : in std_ulogic;
     STMEVENT : in std_logic_vector(59 downto 0)
  );
end component;
attribute BOX_TYPE of
  PS8 : component is "PRIMITIVE";

----- component PULLDOWN -----
component PULLDOWN
  port (
     O : out std_ulogic := 'L'
  );
end component;
attribute BOX_TYPE of
  PULLDOWN : component is "PRIMITIVE";

----- component PULLUP -----
component PULLUP
  port (
     O : out std_ulogic := 'H'
  );
end component;
attribute BOX_TYPE of
  PULLUP : component is "PRIMITIVE";

----- component RAM128X1D -----
component RAM128X1D
  generic (
     INIT : bit_vector(127 downto 0) := X"00000000000000000000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DPO : out std_ulogic;
     SPO : out std_ulogic;
     A : in std_logic_vector(6 downto 0);
     D : in std_ulogic;
     DPRA : in std_logic_vector(6 downto 0);
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM128X1D : component is "PRIMITIVE";

----- component RAM128X1S -----
component RAM128X1S
  generic (
     INIT : bit_vector(127 downto 0) := X"00000000000000000000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic;
     A6 : in std_ulogic;
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM128X1S : component is "PRIMITIVE";

----- component RAM128X1S_1 -----
component RAM128X1S_1
  generic (
     INIT : bit_vector(127 downto 0) := X"00000000000000000000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic;
     A6 : in std_ulogic;
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM128X1S_1 : component is "PRIMITIVE";

----- component RAM16X1D -----
component RAM16X1D
  generic (
     INIT : bit_vector(15 downto 0) := X"0000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DPO : out std_ulogic;
     SPO : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     D : in std_ulogic;
     DPRA0 : in std_ulogic;
     DPRA1 : in std_ulogic;
     DPRA2 : in std_ulogic;
     DPRA3 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM16X1D : component is "PRIMITIVE";

----- component RAM16X1D_1 -----
component RAM16X1D_1
  generic (
     INIT : bit_vector(15 downto 0) := X"0000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DPO : out std_ulogic;
     SPO : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     D : in std_ulogic;
     DPRA0 : in std_ulogic;
     DPRA1 : in std_ulogic;
     DPRA2 : in std_ulogic;
     DPRA3 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM16X1D_1 : component is "PRIMITIVE";

----- component RAM16X1S -----
component RAM16X1S
  generic (
     INIT : bit_vector(15 downto 0) := X"0000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM16X1S : component is "PRIMITIVE";

----- component RAM16X1S_1 -----
component RAM16X1S_1
  generic (
     INIT : bit_vector(15 downto 0) := X"0000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM16X1S_1 : component is "PRIMITIVE";

----- component RAM16X2S -----
component RAM16X2S
  generic (
     INIT_00 : bit_vector(15 downto 0) := X"0000";
     INIT_01 : bit_vector(15 downto 0) := X"0000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O0 : out std_ulogic;
     O1 : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     D0 : in std_ulogic;
     D1 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM16X2S : component is "PRIMITIVE";

----- component RAM16X4S -----
component RAM16X4S
  generic (
     INIT_00 : bit_vector(15 downto 0) := X"0000";
     INIT_01 : bit_vector(15 downto 0) := X"0000";
     INIT_02 : bit_vector(15 downto 0) := X"0000";
     INIT_03 : bit_vector(15 downto 0) := X"0000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O0 : out std_ulogic;
     O1 : out std_ulogic;
     O2 : out std_ulogic;
     O3 : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     D0 : in std_ulogic;
     D1 : in std_ulogic;
     D2 : in std_ulogic;
     D3 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM16X4S : component is "PRIMITIVE";

----- component RAM16X8S -----
component RAM16X8S
  generic (
     INIT_00 : bit_vector(15 downto 0) := X"0000";
     INIT_01 : bit_vector(15 downto 0) := X"0000";
     INIT_02 : bit_vector(15 downto 0) := X"0000";
     INIT_03 : bit_vector(15 downto 0) := X"0000";
     INIT_04 : bit_vector(15 downto 0) := X"0000";
     INIT_05 : bit_vector(15 downto 0) := X"0000";
     INIT_06 : bit_vector(15 downto 0) := X"0000";
     INIT_07 : bit_vector(15 downto 0) := X"0000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_logic_vector ( 7 downto 0);
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     D : in std_logic_vector ( 7 downto 0);
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM16X8S : component is "PRIMITIVE";

----- component RAM256X1D -----
component RAM256X1D
  generic (
     INIT : std_logic_vector(255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DPO : out std_ulogic;
     SPO : out std_ulogic;
     A : in std_logic_vector(7 downto 0);
     D : in std_ulogic;
     DPRA : in std_logic_vector(7 downto 0);
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM256X1D : component is "PRIMITIVE";

----- component RAM256X1S -----
component RAM256X1S
  generic (
     INIT : bit_vector(255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A : in std_logic_vector(7 downto 0);
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM256X1S : component is "PRIMITIVE";

----- component RAM32M -----
component RAM32M
  generic (
     INIT_A : bit_vector(63 downto 0) := X"0000000000000000";
     INIT_B : bit_vector(63 downto 0) := X"0000000000000000";
     INIT_C : bit_vector(63 downto 0) := X"0000000000000000";
     INIT_D : bit_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DOA : out std_logic_vector (1 downto 0);
     DOB : out std_logic_vector (1 downto 0);
     DOC : out std_logic_vector (1 downto 0);
     DOD : out std_logic_vector (1 downto 0);
     ADDRA : in std_logic_vector(4 downto 0);
     ADDRB : in std_logic_vector(4 downto 0);
     ADDRC : in std_logic_vector(4 downto 0);
     ADDRD : in std_logic_vector(4 downto 0);
     DIA : in std_logic_vector (1 downto 0);
     DIB : in std_logic_vector (1 downto 0);
     DIC : in std_logic_vector (1 downto 0);
     DID : in std_logic_vector (1 downto 0);
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM32M : component is "PRIMITIVE";

----- component RAM32M16 -----
component RAM32M16
  generic (
     INIT_A : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_B : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_C : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_D : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_E : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_F : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_G : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_H : std_logic_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DOA : out std_logic_vector (1 downto 0);
     DOB : out std_logic_vector (1 downto 0);
     DOC : out std_logic_vector (1 downto 0);
     DOD : out std_logic_vector (1 downto 0);
     DOE : out std_logic_vector (1 downto 0);
     DOF : out std_logic_vector (1 downto 0);
     DOG : out std_logic_vector (1 downto 0);
     DOH : out std_logic_vector (1 downto 0);
     ADDRA : in std_logic_vector(4 downto 0);
     ADDRB : in std_logic_vector(4 downto 0);
     ADDRC : in std_logic_vector(4 downto 0);
     ADDRD : in std_logic_vector(4 downto 0);
     ADDRE : in std_logic_vector(4 downto 0);
     ADDRF : in std_logic_vector(4 downto 0);
     ADDRG : in std_logic_vector(4 downto 0);
     ADDRH : in std_logic_vector(4 downto 0);
     DIA : in std_logic_vector (1 downto 0);
     DIB : in std_logic_vector (1 downto 0);
     DIC : in std_logic_vector (1 downto 0);
     DID : in std_logic_vector (1 downto 0);
     DIE : in std_logic_vector (1 downto 0);
     DIF : in std_logic_vector (1 downto 0);
     DIG : in std_logic_vector (1 downto 0);
     DIH : in std_logic_vector (1 downto 0);
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM32M16 : component is "PRIMITIVE";

----- component RAM32X1D -----
component RAM32X1D
  generic (
     INIT : bit_vector(31 downto 0) := X"00000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DPO : out std_ulogic;
     SPO : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     D : in std_ulogic;
     DPRA0 : in std_ulogic;
     DPRA1 : in std_ulogic;
     DPRA2 : in std_ulogic;
     DPRA3 : in std_ulogic;
     DPRA4 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM32X1D : component is "PRIMITIVE";

----- component RAM32X1D_1 -----
component RAM32X1D_1
  generic (
     INIT : bit_vector(31 downto 0) := X"00000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DPO : out std_ulogic;
     SPO : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     D : in std_ulogic;
     DPRA0 : in std_ulogic;
     DPRA1 : in std_ulogic;
     DPRA2 : in std_ulogic;
     DPRA3 : in std_ulogic;
     DPRA4 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM32X1D_1 : component is "PRIMITIVE";

----- component RAM32X1S -----
component RAM32X1S
  generic (
     INIT : bit_vector(31 downto 0) := X"00000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM32X1S : component is "PRIMITIVE";

----- component RAM32X1S_1 -----
component RAM32X1S_1
  generic (
     INIT : bit_vector(31 downto 0) := X"00000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM32X1S_1 : component is "PRIMITIVE";

----- component RAM32X2S -----
component RAM32X2S
  generic (
     INIT_00 : bit_vector(31 downto 0) := X"00000000";
     INIT_01 : bit_vector(31 downto 0) := X"00000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O0 : out std_ulogic;
     O1 : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     D0 : in std_ulogic;
     D1 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM32X2S : component is "PRIMITIVE";

----- component RAM32X4S -----
component RAM32X4S
  generic (
     INIT_00 : bit_vector(31 downto 0) := X"00000000";
     INIT_01 : bit_vector(31 downto 0) := X"00000000";
     INIT_02 : bit_vector(31 downto 0) := X"00000000";
     INIT_03 : bit_vector(31 downto 0) := X"00000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O0 : out std_ulogic;
     O1 : out std_ulogic;
     O2 : out std_ulogic;
     O3 : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     D0 : in std_ulogic;
     D1 : in std_ulogic;
     D2 : in std_ulogic;
     D3 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM32X4S : component is "PRIMITIVE";

----- component RAM32X8S -----
component RAM32X8S
  generic (
     INIT_00 : bit_vector(31 downto 0) := X"00000000";
     INIT_01 : bit_vector(31 downto 0) := X"00000000";
     INIT_02 : bit_vector(31 downto 0) := X"00000000";
     INIT_03 : bit_vector(31 downto 0) := X"00000000";
     INIT_04 : bit_vector(31 downto 0) := X"00000000";
     INIT_05 : bit_vector(31 downto 0) := X"00000000";
     INIT_06 : bit_vector(31 downto 0) := X"00000000";
     INIT_07 : bit_vector(31 downto 0) := X"00000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_logic_vector ( 7 downto 0);
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     D : in std_logic_vector ( 7 downto 0);
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM32X8S : component is "PRIMITIVE";

----- component RAM512X1S -----
component RAM512X1S
  generic (
     INIT : std_logic_vector(511 downto 0) := X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A : in std_logic_vector(8 downto 0);
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM512X1S : component is "PRIMITIVE";

----- component RAM64M -----
component RAM64M
  generic (
     INIT_A : bit_vector(63 downto 0) := X"0000000000000000";
     INIT_B : bit_vector(63 downto 0) := X"0000000000000000";
     INIT_C : bit_vector(63 downto 0) := X"0000000000000000";
     INIT_D : bit_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DOA : out std_ulogic;
     DOB : out std_ulogic;
     DOC : out std_ulogic;
     DOD : out std_ulogic;
     ADDRA : in std_logic_vector(5 downto 0);
     ADDRB : in std_logic_vector(5 downto 0);
     ADDRC : in std_logic_vector(5 downto 0);
     ADDRD : in std_logic_vector(5 downto 0);
     DIA : in std_ulogic;
     DIB : in std_ulogic;
     DIC : in std_ulogic;
     DID : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM64M : component is "PRIMITIVE";

----- component RAM64M8 -----
component RAM64M8
  generic (
     INIT_A : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_B : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_C : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_D : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_E : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_F : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_G : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_H : std_logic_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DOA : out std_ulogic;
     DOB : out std_ulogic;
     DOC : out std_ulogic;
     DOD : out std_ulogic;
     DOE : out std_ulogic;
     DOF : out std_ulogic;
     DOG : out std_ulogic;
     DOH : out std_ulogic;
     ADDRA : in std_logic_vector(5 downto 0);
     ADDRB : in std_logic_vector(5 downto 0);
     ADDRC : in std_logic_vector(5 downto 0);
     ADDRD : in std_logic_vector(5 downto 0);
     ADDRE : in std_logic_vector(5 downto 0);
     ADDRF : in std_logic_vector(5 downto 0);
     ADDRG : in std_logic_vector(5 downto 0);
     ADDRH : in std_logic_vector(5 downto 0);
     DIA : in std_ulogic;
     DIB : in std_ulogic;
     DIC : in std_ulogic;
     DID : in std_ulogic;
     DIE : in std_ulogic;
     DIF : in std_ulogic;
     DIG : in std_ulogic;
     DIH : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM64M8 : component is "PRIMITIVE";

----- component RAM64X1D -----
component RAM64X1D
  generic (
     INIT : bit_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DPO : out std_ulogic;
     SPO : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic;
     D : in std_ulogic;
     DPRA0 : in std_ulogic;
     DPRA1 : in std_ulogic;
     DPRA2 : in std_ulogic;
     DPRA3 : in std_ulogic;
     DPRA4 : in std_ulogic;
     DPRA5 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM64X1D : component is "PRIMITIVE";

----- component RAM64X1D_1 -----
component RAM64X1D_1
  generic (
     INIT : bit_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     DPO : out std_ulogic;
     SPO : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic;
     D : in std_ulogic;
     DPRA0 : in std_ulogic;
     DPRA1 : in std_ulogic;
     DPRA2 : in std_ulogic;
     DPRA3 : in std_ulogic;
     DPRA4 : in std_ulogic;
     DPRA5 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM64X1D_1 : component is "PRIMITIVE";

----- component RAM64X1S -----
component RAM64X1S
  generic (
     INIT : bit_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic;
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM64X1S : component is "PRIMITIVE";

----- component RAM64X1S_1 -----
component RAM64X1S_1
  generic (
     INIT : bit_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic;
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM64X1S_1 : component is "PRIMITIVE";

----- component RAM64X2S -----
component RAM64X2S
  generic (
     INIT_00 : bit_vector(63 downto 0) := X"0000000000000000";
     INIT_01 : bit_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O0 : out std_ulogic;
     O1 : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic;
     D0 : in std_ulogic;
     D1 : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAM64X2S : component is "PRIMITIVE";

----- component RAM64X8SW -----
component RAM64X8SW
  generic (
     INIT_A : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_B : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_C : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_D : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_E : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_F : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_G : std_logic_vector(63 downto 0) := X"0000000000000000";
     INIT_H : std_logic_vector(63 downto 0) := X"0000000000000000";
     IS_WCLK_INVERTED : bit := '0'
  );
  port (
     O : out std_logic_vector(7 downto 0);
     A : in std_logic_vector(5 downto 0);
     D : in std_ulogic;
     WCLK : in std_ulogic;
     WE : in std_ulogic;
     WSEL : in std_logic_vector(2 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAM64X8SW : component is "PRIMITIVE";

----- component RAMB16 -----
component RAMB16
  generic (
     DOA_REG : integer := 0;
     DOB_REG : integer := 0;
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000000000";
     INIT_B : bit_vector := X"000000000";
     INIT_FILE : string := "NONE";
     INVERT_CLK_DOA_REG : boolean := false;
     INVERT_CLK_DOB_REG : boolean := false;
     RAM_EXTENSION_A : string := "NONE";
     RAM_EXTENSION_B : string := "NONE";
     READ_WIDTH_A : integer := 0;
     READ_WIDTH_B : integer := 0;
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"000000000";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST";
     WRITE_WIDTH_A : integer := 0;
     WRITE_WIDTH_B : integer := 0
  );
  port (
     CASCADEOUTA : out std_ulogic;
     CASCADEOUTB : out std_ulogic;
     DOA : out std_logic_vector (31 downto 0);
     DOB : out std_logic_vector (31 downto 0);
     DOPA : out std_logic_vector (3 downto 0);
     DOPB : out std_logic_vector (3 downto 0);
     ADDRA : in std_logic_vector (14 downto 0);
     ADDRB : in std_logic_vector (14 downto 0);
     CASCADEINA : in std_ulogic;
     CASCADEINB : in std_ulogic;
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector (31 downto 0);
     DIB : in std_logic_vector (31 downto 0);
     DIPA : in std_logic_vector (3 downto 0);
     DIPB : in std_logic_vector (3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     REGCEA : in std_ulogic;
     REGCEB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_logic_vector (3 downto 0);
     WEB : in std_logic_vector (3 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB16 : component is "PRIMITIVE";

----- component RAMB16BWE -----
component RAMB16BWE
  generic (
     DATA_WIDTH_A : integer := 0;
     DATA_WIDTH_B : integer := 0;
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000000000";
     INIT_B : bit_vector := X"000000000";
     INIT_FILE : string := "NONE";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"000000000";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector (31 downto 0);
     DOB : out std_logic_vector (31 downto 0);
     DOPA : out std_logic_vector (3 downto 0);
     DOPB : out std_logic_vector (3 downto 0);
     ADDRA : in std_logic_vector (13 downto 0);
     ADDRB : in std_logic_vector (13 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector (31 downto 0);
     DIB : in std_logic_vector (31 downto 0);
     DIPA : in std_logic_vector (3 downto 0);
     DIPB : in std_logic_vector (3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_logic_vector (3 downto 0);
     WEB : in std_logic_vector (3 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB16BWE : component is "PRIMITIVE";

----- component RAMB16BWER -----
component RAMB16BWER
  generic (
     DATA_WIDTH_A : integer := 0;
     DATA_WIDTH_B : integer := 0;
     DOA_REG : integer := 0;
     DOB_REG : integer := 0;
     EN_RSTRAM_A : boolean := TRUE;
     EN_RSTRAM_B : boolean := TRUE;
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000000000";
     INIT_B : bit_vector := X"000000000";
     INIT_FILE : string := "NONE";
     RSTTYPE : string := "SYNC";
     RST_PRIORITY_A : string := "CE";
     RST_PRIORITY_B : string := "CE";
     SETUP_ALL : time := 1000 ps;
     SETUP_READ_FIRST : time := 3000 ps;
     SIM_COLLISION_CHECK : string := "ALL";
     SIM_DEVICE : string := "SPARTAN3ADSP";
     SRVAL_A : bit_vector := X"000000000";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector (31 downto 0);
     DOB : out std_logic_vector (31 downto 0);
     DOPA : out std_logic_vector (3 downto 0);
     DOPB : out std_logic_vector (3 downto 0);
     ADDRA : in std_logic_vector (13 downto 0);
     ADDRB : in std_logic_vector (13 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector (31 downto 0);
     DIB : in std_logic_vector (31 downto 0);
     DIPA : in std_logic_vector (3 downto 0);
     DIPB : in std_logic_vector (3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     REGCEA : in std_ulogic;
     REGCEB : in std_ulogic;
     RSTA : in std_ulogic;
     RSTB : in std_ulogic;
     WEA : in std_logic_vector (3 downto 0);
     WEB : in std_logic_vector (3 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB16BWER : component is "PRIMITIVE";

----- component RAMB16BWE_S18 -----
component RAMB16BWE_S18
  generic (
     INIT : bit_vector := X"00000";
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     SRVAL : bit_vector := X"00000";
     WRITE_MODE : string := "WRITE_FIRST"
  );
  port (
     DO : out std_logic_vector(15 downto 0);
     DOP : out std_logic_vector(1 downto 0);
     ADDR : in std_logic_vector(9 downto 0);
     CLK : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DIP : in std_logic_vector(1 downto 0);
     EN : in std_ulogic;
     SSR : in std_ulogic;
     WE : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB16BWE_S18 : component is "PRIMITIVE";

----- component RAMB16BWE_S18_S18 -----
component RAMB16BWE_S18_S18
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"00000";
     INIT_B : bit_vector := X"00000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"00000";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(15 downto 0);
     DOB : out std_logic_vector(15 downto 0);
     DOPA : out std_logic_vector(1 downto 0);
     DOPB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(9 downto 0);
     ADDRB : in std_logic_vector(9 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(15 downto 0);
     DIB : in std_logic_vector(15 downto 0);
     DIPA : in std_logic_vector(1 downto 0);
     DIPB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_logic_vector(1 downto 0);
     WEB : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB16BWE_S18_S18 : component is "PRIMITIVE";

----- component RAMB16BWE_S18_S9 -----
component RAMB16BWE_S18_S9
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"00000";
     INIT_B : bit_vector := X"000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"00000";
     SRVAL_B : bit_vector := X"000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(15 downto 0);
     DOB : out std_logic_vector(7 downto 0);
     DOPA : out std_logic_vector(1 downto 0);
     DOPB : out std_logic_vector(0 downto 0);
     ADDRA : in std_logic_vector(9 downto 0);
     ADDRB : in std_logic_vector(10 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(15 downto 0);
     DIB : in std_logic_vector(7 downto 0);
     DIPA : in std_logic_vector(1 downto 0);
     DIPB : in std_logic_vector(0 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_logic_vector(1 downto 0);
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16BWE_S18_S9 : component is "PRIMITIVE";

----- component RAMB16BWE_S36 -----
component RAMB16BWE_S36
  generic (
     INIT : bit_vector := X"000000000";
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     SRVAL : bit_vector := X"000000000";
     WRITE_MODE : string := "WRITE_FIRST"
  );
  port (
     DO : out std_logic_vector(31 downto 0);
     DOP : out std_logic_vector(3 downto 0);
     ADDR : in std_logic_vector(8 downto 0);
     CLK : in std_ulogic;
     DI : in std_logic_vector(31 downto 0);
     DIP : in std_logic_vector(3 downto 0);
     EN : in std_ulogic;
     SSR : in std_ulogic;
     WE : in std_logic_vector(3 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB16BWE_S36 : component is "PRIMITIVE";

----- component RAMB16BWE_S36_S18 -----
component RAMB16BWE_S36_S18
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000000000";
     INIT_B : bit_vector := X"00000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"000000000";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(31 downto 0);
     DOB : out std_logic_vector(15 downto 0);
     DOPA : out std_logic_vector(3 downto 0);
     DOPB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(8 downto 0);
     ADDRB : in std_logic_vector(9 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(31 downto 0);
     DIB : in std_logic_vector(15 downto 0);
     DIPA : in std_logic_vector(3 downto 0);
     DIPB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_logic_vector(3 downto 0);
     WEB : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB16BWE_S36_S18 : component is "PRIMITIVE";

----- component RAMB16BWE_S36_S36 -----
component RAMB16BWE_S36_S36
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000000000";
     INIT_B : bit_vector := X"000000000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"000000000";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(31 downto 0);
     DOB : out std_logic_vector(31 downto 0);
     DOPA : out std_logic_vector(3 downto 0);
     DOPB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(8 downto 0);
     ADDRB : in std_logic_vector(8 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(31 downto 0);
     DIB : in std_logic_vector(31 downto 0);
     DIPA : in std_logic_vector(3 downto 0);
     DIPB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_logic_vector(3 downto 0);
     WEB : in std_logic_vector(3 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB16BWE_S36_S36 : component is "PRIMITIVE";

----- component RAMB16BWE_S36_S9 -----
component RAMB16BWE_S36_S9
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000000000";
     INIT_B : bit_vector := X"000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"000000000";
     SRVAL_B : bit_vector := X"000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(31 downto 0);
     DOB : out std_logic_vector(7 downto 0);
     DOPA : out std_logic_vector(3 downto 0);
     DOPB : out std_logic_vector(0 downto 0);
     ADDRA : in std_logic_vector(8 downto 0);
     ADDRB : in std_logic_vector(10 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(31 downto 0);
     DIB : in std_logic_vector(7 downto 0);
     DIPA : in std_logic_vector(3 downto 0);
     DIPB : in std_logic_vector(0 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_logic_vector(3 downto 0);
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16BWE_S36_S9 : component is "PRIMITIVE";

----- component RAMB16_S1 -----
component RAMB16_S1
  generic (
     INIT : bit_vector := X"0";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     SRVAL : bit_vector := X"0";
     WRITE_MODE : string := "WRITE_FIRST"
  );
  port (
     DO : out STD_LOGIC_VECTOR (0 downto 0);
     ADDR : in STD_LOGIC_VECTOR (13 downto 0);
     CLK : in STD_ULOGIC;
     DI : in STD_LOGIC_VECTOR (0 downto 0);
     EN : in STD_ULOGIC;
     SSR : in STD_ULOGIC;
     WE : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  RAMB16_S1 : component is "PRIMITIVE";

----- component RAMB16_S18 -----
component RAMB16_S18
  generic (
     INIT : bit_vector := X"00000";
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     SRVAL : bit_vector := X"00000";
     WRITE_MODE : string := "WRITE_FIRST"
  );
  port (
     DO : out std_logic_vector (15 downto 0);
     DOP : out std_logic_vector (1 downto 0);
     ADDR : in std_logic_vector (9 downto 0);
     CLK : in std_ulogic;
     DI : in std_logic_vector (15 downto 0);
     DIP : in std_logic_vector (1 downto 0);
     EN : in std_ulogic;
     SSR : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S18 : component is "PRIMITIVE";

----- component RAMB16_S18_S18 -----
component RAMB16_S18_S18
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"00000";
     INIT_B : bit_vector := X"00000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"00000";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(15 downto 0);
     DOB : out std_logic_vector(15 downto 0);
     DOPA : out std_logic_vector(1 downto 0);
     DOPB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(9 downto 0);
     ADDRB : in std_logic_vector(9 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(15 downto 0);
     DIB : in std_logic_vector(15 downto 0);
     DIPA : in std_logic_vector(1 downto 0);
     DIPB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S18_S18 : component is "PRIMITIVE";

----- component RAMB16_S18_S36 -----
component RAMB16_S18_S36
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"00000";
     INIT_B : bit_vector := X"000000000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"00000";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(15 downto 0);
     DOB : out std_logic_vector(31 downto 0);
     DOPA : out std_logic_vector(1 downto 0);
     DOPB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(9 downto 0);
     ADDRB : in std_logic_vector(8 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(15 downto 0);
     DIB : in std_logic_vector(31 downto 0);
     DIPA : in std_logic_vector(1 downto 0);
     DIPB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S18_S36 : component is "PRIMITIVE";

----- component RAMB16_S1_S1 -----
component RAMB16_S1_S1
  generic (
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"0";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"0";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(0 downto 0);
     DOB : out std_logic_vector(0 downto 0);
     ADDRA : in std_logic_vector(13 downto 0);
     ADDRB : in std_logic_vector(13 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(0 downto 0);
     DIB : in std_logic_vector(0 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S1_S1 : component is "PRIMITIVE";

----- component RAMB16_S1_S18 -----
component RAMB16_S1_S18
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"00000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(0 downto 0);
     DOB : out std_logic_vector(15 downto 0);
     DOPB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(13 downto 0);
     ADDRB : in std_logic_vector(9 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(0 downto 0);
     DIB : in std_logic_vector(15 downto 0);
     DIPB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S1_S18 : component is "PRIMITIVE";

----- component RAMB16_S1_S2 -----
component RAMB16_S1_S2
  generic (
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"0";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"0";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(0 downto 0);
     DOB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(13 downto 0);
     ADDRB : in std_logic_vector(12 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(0 downto 0);
     DIB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S1_S2 : component is "PRIMITIVE";

----- component RAMB16_S1_S36 -----
component RAMB16_S1_S36
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"000000000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(0 downto 0);
     DOB : out std_logic_vector(31 downto 0);
     DOPB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(13 downto 0);
     ADDRB : in std_logic_vector(8 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(0 downto 0);
     DIB : in std_logic_vector(31 downto 0);
     DIPB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S1_S36 : component is "PRIMITIVE";

----- component RAMB16_S1_S4 -----
component RAMB16_S1_S4
  generic (
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"0";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"0";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(0 downto 0);
     DOB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(13 downto 0);
     ADDRB : in std_logic_vector(11 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(0 downto 0);
     DIB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S1_S4 : component is "PRIMITIVE";

----- component RAMB16_S1_S9 -----
component RAMB16_S1_S9
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(0 downto 0);
     DOB : out std_logic_vector(7 downto 0);
     DOPB : out std_logic_vector(0 downto 0);
     ADDRA : in std_logic_vector(13 downto 0);
     ADDRB : in std_logic_vector(10 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(0 downto 0);
     DIB : in std_logic_vector(7 downto 0);
     DIPB : in std_logic_vector(0 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S1_S9 : component is "PRIMITIVE";

----- component RAMB16_S2 -----
component RAMB16_S2
  generic (
     INIT : bit_vector := X"0";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     SRVAL : bit_vector := X"0";
     WRITE_MODE : string := "WRITE_FIRST"
  );
  port (
     DO : out STD_LOGIC_VECTOR (1 downto 0);
     ADDR : in STD_LOGIC_VECTOR (12 downto 0);
     CLK : in STD_ULOGIC;
     DI : in STD_LOGIC_VECTOR (1 downto 0);
     EN : in STD_ULOGIC;
     SSR : in STD_ULOGIC;
     WE : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  RAMB16_S2 : component is "PRIMITIVE";

----- component RAMB16_S2_S18 -----
component RAMB16_S2_S18
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"00000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(1 downto 0);
     DOB : out std_logic_vector(15 downto 0);
     DOPB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(12 downto 0);
     ADDRB : in std_logic_vector(9 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(1 downto 0);
     DIB : in std_logic_vector(15 downto 0);
     DIPB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S2_S18 : component is "PRIMITIVE";

----- component RAMB16_S2_S2 -----
component RAMB16_S2_S2
  generic (
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"0";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"0";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(1 downto 0);
     DOB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(12 downto 0);
     ADDRB : in std_logic_vector(12 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(1 downto 0);
     DIB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S2_S2 : component is "PRIMITIVE";

----- component RAMB16_S2_S36 -----
component RAMB16_S2_S36
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"000000000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(1 downto 0);
     DOB : out std_logic_vector(31 downto 0);
     DOPB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(12 downto 0);
     ADDRB : in std_logic_vector(8 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(1 downto 0);
     DIB : in std_logic_vector(31 downto 0);
     DIPB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S2_S36 : component is "PRIMITIVE";

----- component RAMB16_S2_S4 -----
component RAMB16_S2_S4
  generic (
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"0";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"0";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(1 downto 0);
     DOB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(12 downto 0);
     ADDRB : in std_logic_vector(11 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(1 downto 0);
     DIB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S2_S4 : component is "PRIMITIVE";

----- component RAMB16_S2_S9 -----
component RAMB16_S2_S9
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(1 downto 0);
     DOB : out std_logic_vector(7 downto 0);
     DOPB : out std_logic_vector(0 downto 0);
     ADDRA : in std_logic_vector(12 downto 0);
     ADDRB : in std_logic_vector(10 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(1 downto 0);
     DIB : in std_logic_vector(7 downto 0);
     DIPB : in std_logic_vector(0 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S2_S9 : component is "PRIMITIVE";

----- component RAMB16_S36 -----
component RAMB16_S36
  generic (
     INIT : bit_vector := X"000000000";
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     SRVAL : bit_vector := X"000000000";
     WRITE_MODE : string := "WRITE_FIRST"
  );
  port (
     DO : out STD_LOGIC_VECTOR (31 downto 0);
     DOP : out STD_LOGIC_VECTOR (3 downto 0);
     ADDR : in STD_LOGIC_VECTOR (8 downto 0);
     CLK : in STD_ULOGIC;
     DI : in STD_LOGIC_VECTOR (31 downto 0);
     DIP : in STD_LOGIC_VECTOR (3 downto 0);
     EN : in STD_ULOGIC;
     SSR : in STD_ULOGIC;
     WE : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  RAMB16_S36 : component is "PRIMITIVE";

----- component RAMB16_S36_S36 -----
component RAMB16_S36_S36
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000000000";
     INIT_B : bit_vector := X"000000000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"000000000";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(31 downto 0);
     DOB : out std_logic_vector(31 downto 0);
     DOPA : out std_logic_vector(3 downto 0);
     DOPB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(8 downto 0);
     ADDRB : in std_logic_vector(8 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(31 downto 0);
     DIB : in std_logic_vector(31 downto 0);
     DIPA : in std_logic_vector(3 downto 0);
     DIPB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S36_S36 : component is "PRIMITIVE";

----- component RAMB16_S4 -----
component RAMB16_S4
  generic (
     INIT : bit_vector := X"0";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     SRVAL : bit_vector := X"0";
     WRITE_MODE : string := "WRITE_FIRST"
  );
  port (
     DO : out STD_LOGIC_VECTOR (3 downto 0);
     ADDR : in STD_LOGIC_VECTOR (11 downto 0);
     CLK : in STD_ULOGIC;
     DI : in STD_LOGIC_VECTOR (3 downto 0);
     EN : in STD_ULOGIC;
     SSR : in STD_ULOGIC;
     WE : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  RAMB16_S4 : component is "PRIMITIVE";

----- component RAMB16_S4_S18 -----
component RAMB16_S4_S18
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"00000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(3 downto 0);
     DOB : out std_logic_vector(15 downto 0);
     DOPB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(11 downto 0);
     ADDRB : in std_logic_vector(9 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(3 downto 0);
     DIB : in std_logic_vector(15 downto 0);
     DIPB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S4_S18 : component is "PRIMITIVE";

----- component RAMB16_S4_S36 -----
component RAMB16_S4_S36
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"000000000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(3 downto 0);
     DOB : out std_logic_vector(31 downto 0);
     DOPB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(11 downto 0);
     ADDRB : in std_logic_vector(8 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(3 downto 0);
     DIB : in std_logic_vector(31 downto 0);
     DIPB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S4_S36 : component is "PRIMITIVE";

----- component RAMB16_S4_S4 -----
component RAMB16_S4_S4
  generic (
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"0";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"0";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(3 downto 0);
     DOB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(11 downto 0);
     ADDRB : in std_logic_vector(11 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(3 downto 0);
     DIB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S4_S4 : component is "PRIMITIVE";

----- component RAMB16_S4_S9 -----
component RAMB16_S4_S9
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"0";
     INIT_B : bit_vector := X"000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"0";
     SRVAL_B : bit_vector := X"000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(3 downto 0);
     DOB : out std_logic_vector(7 downto 0);
     DOPB : out std_logic_vector(0 downto 0);
     ADDRA : in std_logic_vector(11 downto 0);
     ADDRB : in std_logic_vector(10 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(3 downto 0);
     DIB : in std_logic_vector(7 downto 0);
     DIPB : in std_logic_vector(0 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S4_S9 : component is "PRIMITIVE";

----- component RAMB16_S9 -----
component RAMB16_S9
  generic (
     INIT : bit_vector := X"000";
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     SRVAL : bit_vector := X"000";
     WRITE_MODE : string := "WRITE_FIRST"
  );
  port (
     DO : out STD_LOGIC_VECTOR (7 downto 0);
     DOP : out STD_LOGIC_VECTOR (0 downto 0);
     ADDR : in STD_LOGIC_VECTOR (10 downto 0);
     CLK : in STD_ULOGIC;
     DI : in STD_LOGIC_VECTOR (7 downto 0);
     DIP : in STD_LOGIC_VECTOR (0 downto 0);
     EN : in STD_ULOGIC;
     SSR : in STD_ULOGIC;
     WE : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  RAMB16_S9 : component is "PRIMITIVE";

----- component RAMB16_S9_S18 -----
component RAMB16_S9_S18
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000";
     INIT_B : bit_vector := X"00000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"000";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(7 downto 0);
     DOB : out std_logic_vector(15 downto 0);
     DOPA : out std_logic_vector(0 downto 0);
     DOPB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(10 downto 0);
     ADDRB : in std_logic_vector(9 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(7 downto 0);
     DIB : in std_logic_vector(15 downto 0);
     DIPA : in std_logic_vector(0 downto 0);
     DIPB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S9_S18 : component is "PRIMITIVE";

----- component RAMB16_S9_S36 -----
component RAMB16_S9_S36
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000";
     INIT_B : bit_vector := X"000000000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"000";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(7 downto 0);
     DOB : out std_logic_vector(31 downto 0);
     DOPA : out std_logic_vector(0 downto 0);
     DOPB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(10 downto 0);
     ADDRB : in std_logic_vector(8 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(7 downto 0);
     DIB : in std_logic_vector(31 downto 0);
     DIPA : in std_logic_vector(0 downto 0);
     DIPB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S9_S36 : component is "PRIMITIVE";

----- component RAMB16_S9_S9 -----
component RAMB16_S9_S9
  generic (
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000";
     INIT_B : bit_vector := X"000";
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"000";
     SRVAL_B : bit_vector := X"000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOA : out std_logic_vector(7 downto 0);
     DOB : out std_logic_vector(7 downto 0);
     DOPA : out std_logic_vector(0 downto 0);
     DOPB : out std_logic_vector(0 downto 0);
     ADDRA : in std_logic_vector(10 downto 0);
     ADDRB : in std_logic_vector(10 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(7 downto 0);
     DIB : in std_logic_vector(7 downto 0);
     DIPA : in std_logic_vector(0 downto 0);
     DIPB : in std_logic_vector(0 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_ulogic;
     WEB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB16_S9_S9 : component is "PRIMITIVE";

----- component RAMB18 -----
component RAMB18
  generic (
     DOA_REG : integer := 0;
     DOB_REG : integer := 0;
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"00000";
     INIT_B : bit_vector := X"00000";
     INIT_FILE : string := "NONE";
     READ_WIDTH_A : integer := 0;
     READ_WIDTH_B : integer := 0;
     SIM_COLLISION_CHECK : string := "ALL";
     SIM_MODE : string := "SAFE";
     SRVAL_A : bit_vector := X"00000";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST";
     WRITE_WIDTH_A : integer := 0;
     WRITE_WIDTH_B : integer := 0
  );
  port (
     DOA : out std_logic_vector(15 downto 0);
     DOB : out std_logic_vector(15 downto 0);
     DOPA : out std_logic_vector(1 downto 0);
     DOPB : out std_logic_vector(1 downto 0);
     ADDRA : in std_logic_vector(13 downto 0);
     ADDRB : in std_logic_vector(13 downto 0);
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(15 downto 0);
     DIB : in std_logic_vector(15 downto 0);
     DIPA : in std_logic_vector(1 downto 0);
     DIPB : in std_logic_vector(1 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     REGCEA : in std_ulogic;
     REGCEB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_logic_vector(1 downto 0);
     WEB : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB18 : component is "PRIMITIVE";

----- component RAMB18E1 -----
component RAMB18E1
  generic (
     DOA_REG : integer := 0;
     DOB_REG : integer := 0;
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"00000";
     INIT_B : bit_vector := X"00000";
     INIT_FILE : string := "NONE";
     IS_CLKARDCLK_INVERTED : bit := '0';
     IS_CLKBWRCLK_INVERTED : bit := '0';
     IS_ENARDEN_INVERTED : bit := '0';
     IS_ENBWREN_INVERTED : bit := '0';
     IS_RSTRAMARSTRAM_INVERTED : bit := '0';
     IS_RSTRAMB_INVERTED : bit := '0';
     IS_RSTREGARSTREG_INVERTED : bit := '0';
     IS_RSTREGB_INVERTED : bit := '0';
     RAM_MODE : string := "TDP";
     RDADDR_COLLISION_HWCONFIG : string := "DELAYED_WRITE";
     READ_WIDTH_A : integer := 0;
     READ_WIDTH_B : integer := 0;
     RSTREG_PRIORITY_A : string := "RSTREG";
     RSTREG_PRIORITY_B : string := "RSTREG";
     SIM_COLLISION_CHECK : string := "ALL";
     SIM_DEVICE : string := "7SERIES";
     SRVAL_A : bit_vector := X"00000";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST";
     WRITE_WIDTH_A : integer := 0;
     WRITE_WIDTH_B : integer := 0
  );
  port (
     DOADO : out std_logic_vector(15 downto 0);
     DOBDO : out std_logic_vector(15 downto 0);
     DOPADOP : out std_logic_vector(1 downto 0);
     DOPBDOP : out std_logic_vector(1 downto 0);
     ADDRARDADDR : in std_logic_vector(13 downto 0);
     ADDRBWRADDR : in std_logic_vector(13 downto 0);
     CLKARDCLK : in std_ulogic;
     CLKBWRCLK : in std_ulogic;
     DIADI : in std_logic_vector(15 downto 0);
     DIBDI : in std_logic_vector(15 downto 0);
     DIPADIP : in std_logic_vector(1 downto 0);
     DIPBDIP : in std_logic_vector(1 downto 0);
     ENARDEN : in std_ulogic;
     ENBWREN : in std_ulogic;
     REGCEAREGCE : in std_ulogic;
     REGCEB : in std_ulogic;
     RSTRAMARSTRAM : in std_ulogic;
     RSTRAMB : in std_ulogic;
     RSTREGARSTREG : in std_ulogic;
     RSTREGB : in std_ulogic;
     WEA : in std_logic_vector(1 downto 0);
     WEBWE : in std_logic_vector(3 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB18E1 : component is "PRIMITIVE";

----- component RAMB18E2 -----
component RAMB18E2
  generic (
     CASCADE_ORDER_A : string := "NONE";
     CASCADE_ORDER_B : string := "NONE";
     CLOCK_DOMAINS : string := "INDEPENDENT";
     DOA_REG : integer := 1;
     DOB_REG : integer := 1;
     ENADDRENA : string := "FALSE";
     ENADDRENB : string := "FALSE";
     INITP_00 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : std_logic_vector (17 downto 0) := "00" & X"0000";
     INIT_B : std_logic_vector (17 downto 0) := "00" & X"0000";
     INIT_FILE : string := "NONE";
     IS_CLKARDCLK_INVERTED : bit := '0';
     IS_CLKBWRCLK_INVERTED : bit := '0';
     IS_ENARDEN_INVERTED : bit := '0';
     IS_ENBWREN_INVERTED : bit := '0';
     IS_RSTRAMARSTRAM_INVERTED : bit := '0';
     IS_RSTRAMB_INVERTED : bit := '0';
     IS_RSTREGARSTREG_INVERTED : bit := '0';
     IS_RSTREGB_INVERTED : bit := '0';
     RDADDRCHANGEA : string := "FALSE";
     RDADDRCHANGEB : string := "FALSE";
     READ_WIDTH_A : integer := 0;
     READ_WIDTH_B : integer := 0;
     RSTREG_PRIORITY_A : string := "RSTREG";
     RSTREG_PRIORITY_B : string := "RSTREG";
     SIM_COLLISION_CHECK : string := "ALL";
     SLEEP_ASYNC : string := "FALSE";
     SRVAL_A : std_logic_vector (17 downto 0) := "00" & X"0000";
     SRVAL_B : std_logic_vector (17 downto 0) := "00" & X"0000";
     WRITE_MODE_A : string := "NO_CHANGE";
     WRITE_MODE_B : string := "NO_CHANGE";
     WRITE_WIDTH_A : integer := 0;
     WRITE_WIDTH_B : integer := 0
  );
  port (
     CASDOUTA : out std_logic_vector(15 downto 0);
     CASDOUTB : out std_logic_vector(15 downto 0);
     CASDOUTPA : out std_logic_vector(1 downto 0);
     CASDOUTPB : out std_logic_vector(1 downto 0);
     DOUTADOUT : out std_logic_vector(15 downto 0);
     DOUTBDOUT : out std_logic_vector(15 downto 0);
     DOUTPADOUTP : out std_logic_vector(1 downto 0);
     DOUTPBDOUTP : out std_logic_vector(1 downto 0);
     ADDRARDADDR : in std_logic_vector(13 downto 0);
     ADDRBWRADDR : in std_logic_vector(13 downto 0);
     ADDRENA : in std_ulogic;
     ADDRENB : in std_ulogic;
     CASDIMUXA : in std_ulogic;
     CASDIMUXB : in std_ulogic;
     CASDINA : in std_logic_vector(15 downto 0);
     CASDINB : in std_logic_vector(15 downto 0);
     CASDINPA : in std_logic_vector(1 downto 0);
     CASDINPB : in std_logic_vector(1 downto 0);
     CASDOMUXA : in std_ulogic;
     CASDOMUXB : in std_ulogic;
     CASDOMUXEN_A : in std_ulogic;
     CASDOMUXEN_B : in std_ulogic;
     CASOREGIMUXA : in std_ulogic;
     CASOREGIMUXB : in std_ulogic;
     CASOREGIMUXEN_A : in std_ulogic;
     CASOREGIMUXEN_B : in std_ulogic;
     CLKARDCLK : in std_ulogic;
     CLKBWRCLK : in std_ulogic;
     DINADIN : in std_logic_vector(15 downto 0);
     DINBDIN : in std_logic_vector(15 downto 0);
     DINPADINP : in std_logic_vector(1 downto 0);
     DINPBDINP : in std_logic_vector(1 downto 0);
     ENARDEN : in std_ulogic;
     ENBWREN : in std_ulogic;
     REGCEAREGCE : in std_ulogic;
     REGCEB : in std_ulogic;
     RSTRAMARSTRAM : in std_ulogic;
     RSTRAMB : in std_ulogic;
     RSTREGARSTREG : in std_ulogic;
     RSTREGB : in std_ulogic;
     SLEEP : in std_ulogic;
     WEA : in std_logic_vector(1 downto 0);
     WEBWE : in std_logic_vector(3 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB18E2 : component is "PRIMITIVE";

----- component RAMB18SDP -----
component RAMB18SDP
  generic (
     DO_REG : integer := 0;
     INIT : bit_vector := X"000000000";
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_FILE : string := "NONE";
     SIM_COLLISION_CHECK : string := "ALL";
     SIM_MODE : string := "SAFE";
     SRVAL : bit_vector := X"000000000"
  );
  port (
     DO : out std_logic_vector(31 downto 0);
     DOP : out std_logic_vector(3 downto 0);
     DI : in std_logic_vector(31 downto 0);
     DIP : in std_logic_vector(3 downto 0);
     RDADDR : in std_logic_vector(8 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     REGCE : in std_ulogic;
     SSR : in std_ulogic;
     WE : in std_logic_vector(3 downto 0);
     WRADDR : in std_logic_vector(8 downto 0);
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB18SDP : component is "PRIMITIVE";

----- component RAMB36 -----
component RAMB36
  generic (
     DOA_REG : integer := 0;
     DOB_REG : integer := 0;
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_40 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_41 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_42 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_43 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_44 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_45 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_46 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_47 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_48 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_49 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_50 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_51 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_52 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_53 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_54 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_55 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_56 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_57 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_58 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_59 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_60 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_61 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_62 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_63 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_64 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_65 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_66 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_67 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_68 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_69 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_70 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_71 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_72 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_73 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_74 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_75 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_76 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_77 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_78 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_79 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000000000";
     INIT_B : bit_vector := X"000000000";
     INIT_FILE : string := "NONE";
     RAM_EXTENSION_A : string := "NONE";
     RAM_EXTENSION_B : string := "NONE";
     READ_WIDTH_A : integer := 0;
     READ_WIDTH_B : integer := 0;
     SIM_COLLISION_CHECK : string := "ALL";
     SIM_MODE : string := "SAFE";
     SRVAL_A : bit_vector := X"000000000";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST";
     WRITE_WIDTH_A : integer := 0;
     WRITE_WIDTH_B : integer := 0
  );
  port (
     CASCADEOUTLATA : out std_ulogic;
     CASCADEOUTLATB : out std_ulogic;
     CASCADEOUTREGA : out std_ulogic;
     CASCADEOUTREGB : out std_ulogic;
     DOA : out std_logic_vector(31 downto 0);
     DOB : out std_logic_vector(31 downto 0);
     DOPA : out std_logic_vector(3 downto 0);
     DOPB : out std_logic_vector(3 downto 0);
     ADDRA : in std_logic_vector(15 downto 0);
     ADDRB : in std_logic_vector(15 downto 0);
     CASCADEINLATA : in std_ulogic;
     CASCADEINLATB : in std_ulogic;
     CASCADEINREGA : in std_ulogic;
     CASCADEINREGB : in std_ulogic;
     CLKA : in std_ulogic;
     CLKB : in std_ulogic;
     DIA : in std_logic_vector(31 downto 0);
     DIB : in std_logic_vector(31 downto 0);
     DIPA : in std_logic_vector(3 downto 0);
     DIPB : in std_logic_vector(3 downto 0);
     ENA : in std_ulogic;
     ENB : in std_ulogic;
     REGCEA : in std_ulogic;
     REGCEB : in std_ulogic;
     SSRA : in std_ulogic;
     SSRB : in std_ulogic;
     WEA : in std_logic_vector(3 downto 0);
     WEB : in std_logic_vector(3 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB36 : component is "PRIMITIVE";

----- component RAMB36E1 -----
component RAMB36E1
  generic (
     DOA_REG : integer := 0;
     DOB_REG : integer := 0;
     EN_ECC_READ : boolean := FALSE;
     EN_ECC_WRITE : boolean := FALSE;
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_40 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_41 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_42 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_43 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_44 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_45 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_46 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_47 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_48 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_49 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_50 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_51 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_52 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_53 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_54 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_55 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_56 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_57 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_58 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_59 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_60 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_61 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_62 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_63 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_64 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_65 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_66 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_67 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_68 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_69 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_70 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_71 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_72 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_73 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_74 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_75 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_76 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_77 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_78 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_79 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"000000000";
     INIT_B : bit_vector := X"000000000";
     INIT_FILE : string := "NONE";
     IS_CLKARDCLK_INVERTED : bit := '0';
     IS_CLKBWRCLK_INVERTED : bit := '0';
     IS_ENARDEN_INVERTED : bit := '0';
     IS_ENBWREN_INVERTED : bit := '0';
     IS_RSTRAMARSTRAM_INVERTED : bit := '0';
     IS_RSTRAMB_INVERTED : bit := '0';
     IS_RSTREGARSTREG_INVERTED : bit := '0';
     IS_RSTREGB_INVERTED : bit := '0';
     RAM_EXTENSION_A : string := "NONE";
     RAM_EXTENSION_B : string := "NONE";
     RAM_MODE : string := "TDP";
     RDADDR_COLLISION_HWCONFIG : string := "DELAYED_WRITE";
     READ_WIDTH_A : integer := 0;
     READ_WIDTH_B : integer := 0;
     RSTREG_PRIORITY_A : string := "RSTREG";
     RSTREG_PRIORITY_B : string := "RSTREG";
     SIM_COLLISION_CHECK : string := "ALL";
     SIM_DEVICE : string := "7SERIES";
     SRVAL_A : bit_vector := X"000000000";
     SRVAL_B : bit_vector := X"000000000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST";
     WRITE_WIDTH_A : integer := 0;
     WRITE_WIDTH_B : integer := 0
  );
  port (
     CASCADEOUTA : out std_ulogic;
     CASCADEOUTB : out std_ulogic;
     DBITERR : out std_ulogic;
     DOADO : out std_logic_vector(31 downto 0);
     DOBDO : out std_logic_vector(31 downto 0);
     DOPADOP : out std_logic_vector(3 downto 0);
     DOPBDOP : out std_logic_vector(3 downto 0);
     ECCPARITY : out std_logic_vector(7 downto 0);
     RDADDRECC : out std_logic_vector(8 downto 0);
     SBITERR : out std_ulogic;
     ADDRARDADDR : in std_logic_vector(15 downto 0);
     ADDRBWRADDR : in std_logic_vector(15 downto 0);
     CASCADEINA : in std_ulogic;
     CASCADEINB : in std_ulogic;
     CLKARDCLK : in std_ulogic;
     CLKBWRCLK : in std_ulogic;
     DIADI : in std_logic_vector(31 downto 0);
     DIBDI : in std_logic_vector(31 downto 0);
     DIPADIP : in std_logic_vector(3 downto 0);
     DIPBDIP : in std_logic_vector(3 downto 0);
     ENARDEN : in std_ulogic;
     ENBWREN : in std_ulogic;
     INJECTDBITERR : in std_ulogic;
     INJECTSBITERR : in std_ulogic;
     REGCEAREGCE : in std_ulogic;
     REGCEB : in std_ulogic;
     RSTRAMARSTRAM : in std_ulogic;
     RSTRAMB : in std_ulogic;
     RSTREGARSTREG : in std_ulogic;
     RSTREGB : in std_ulogic;
     WEA : in std_logic_vector(3 downto 0);
     WEBWE : in std_logic_vector(7 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB36E1 : component is "PRIMITIVE";

----- component RAMB36E2 -----
component RAMB36E2
  generic (
     CASCADE_ORDER_A : string := "NONE";
     CASCADE_ORDER_B : string := "NONE";
     CLOCK_DOMAINS : string := "INDEPENDENT";
     DOA_REG : integer := 1;
     DOB_REG : integer := 1;
     ENADDRENA : string := "FALSE";
     ENADDRENB : string := "FALSE";
     EN_ECC_PIPE : string := "FALSE";
     EN_ECC_READ : string := "FALSE";
     EN_ECC_WRITE : string := "FALSE";
     INITP_00 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_08 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_09 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_40 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_41 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_42 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_43 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_44 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_45 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_46 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_47 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_48 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_49 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_50 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_51 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_52 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_53 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_54 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_55 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_56 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_57 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_58 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_59 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_60 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_61 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_62 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_63 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_64 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_65 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_66 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_67 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_68 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_69 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_70 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_71 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_72 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_73 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_74 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_75 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_76 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_77 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_78 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_79 : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7A : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7B : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7C : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7D : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7E : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7F : std_logic_vector (255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : std_logic_vector (35 downto 0) := X"000000000";
     INIT_B : std_logic_vector (35 downto 0) := X"000000000";
     INIT_FILE : string := "NONE";
     IS_CLKARDCLK_INVERTED : bit := '0';
     IS_CLKBWRCLK_INVERTED : bit := '0';
     IS_ENARDEN_INVERTED : bit := '0';
     IS_ENBWREN_INVERTED : bit := '0';
     IS_RSTRAMARSTRAM_INVERTED : bit := '0';
     IS_RSTRAMB_INVERTED : bit := '0';
     IS_RSTREGARSTREG_INVERTED : bit := '0';
     IS_RSTREGB_INVERTED : bit := '0';
     RDADDRCHANGEA : string := "FALSE";
     RDADDRCHANGEB : string := "FALSE";
     READ_WIDTH_A : integer := 0;
     READ_WIDTH_B : integer := 0;
     RSTREG_PRIORITY_A : string := "RSTREG";
     RSTREG_PRIORITY_B : string := "RSTREG";
     SIM_COLLISION_CHECK : string := "ALL";
     SLEEP_ASYNC : string := "FALSE";
     SRVAL_A : std_logic_vector (35 downto 0) := X"000000000";
     SRVAL_B : std_logic_vector (35 downto 0) := X"000000000";
     WRITE_MODE_A : string := "NO_CHANGE";
     WRITE_MODE_B : string := "NO_CHANGE";
     WRITE_WIDTH_A : integer := 0;
     WRITE_WIDTH_B : integer := 0
  );
  port (
     CASDOUTA : out std_logic_vector(31 downto 0);
     CASDOUTB : out std_logic_vector(31 downto 0);
     CASDOUTPA : out std_logic_vector(3 downto 0);
     CASDOUTPB : out std_logic_vector(3 downto 0);
     CASOUTDBITERR : out std_ulogic;
     CASOUTSBITERR : out std_ulogic;
     DBITERR : out std_ulogic;
     DOUTADOUT : out std_logic_vector(31 downto 0);
     DOUTBDOUT : out std_logic_vector(31 downto 0);
     DOUTPADOUTP : out std_logic_vector(3 downto 0);
     DOUTPBDOUTP : out std_logic_vector(3 downto 0);
     ECCPARITY : out std_logic_vector(7 downto 0);
     RDADDRECC : out std_logic_vector(8 downto 0);
     SBITERR : out std_ulogic;
     ADDRARDADDR : in std_logic_vector(14 downto 0);
     ADDRBWRADDR : in std_logic_vector(14 downto 0);
     ADDRENA : in std_ulogic;
     ADDRENB : in std_ulogic;
     CASDIMUXA : in std_ulogic;
     CASDIMUXB : in std_ulogic;
     CASDINA : in std_logic_vector(31 downto 0);
     CASDINB : in std_logic_vector(31 downto 0);
     CASDINPA : in std_logic_vector(3 downto 0);
     CASDINPB : in std_logic_vector(3 downto 0);
     CASDOMUXA : in std_ulogic;
     CASDOMUXB : in std_ulogic;
     CASDOMUXEN_A : in std_ulogic;
     CASDOMUXEN_B : in std_ulogic;
     CASINDBITERR : in std_ulogic;
     CASINSBITERR : in std_ulogic;
     CASOREGIMUXA : in std_ulogic;
     CASOREGIMUXB : in std_ulogic;
     CASOREGIMUXEN_A : in std_ulogic;
     CASOREGIMUXEN_B : in std_ulogic;
     CLKARDCLK : in std_ulogic;
     CLKBWRCLK : in std_ulogic;
     DINADIN : in std_logic_vector(31 downto 0);
     DINBDIN : in std_logic_vector(31 downto 0);
     DINPADINP : in std_logic_vector(3 downto 0);
     DINPBDINP : in std_logic_vector(3 downto 0);
     ECCPIPECE : in std_ulogic;
     ENARDEN : in std_ulogic;
     ENBWREN : in std_ulogic;
     INJECTDBITERR : in std_ulogic;
     INJECTSBITERR : in std_ulogic;
     REGCEAREGCE : in std_ulogic;
     REGCEB : in std_ulogic;
     RSTRAMARSTRAM : in std_ulogic;
     RSTRAMB : in std_ulogic;
     RSTREGARSTREG : in std_ulogic;
     RSTREGB : in std_ulogic;
     SLEEP : in std_ulogic;
     WEA : in std_logic_vector(3 downto 0);
     WEBWE : in std_logic_vector(7 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB36E2 : component is "PRIMITIVE";

----- component RAMB36SDP -----
component RAMB36SDP
  generic (
     DO_REG : integer := 0;
     EN_ECC_READ : boolean := FALSE;
     EN_ECC_SCRUB : boolean := FALSE;
     EN_ECC_WRITE : boolean := FALSE;
     INIT : bit_vector := X"000000000000000000";
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_40 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_41 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_42 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_43 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_44 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_45 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_46 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_47 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_48 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_49 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_4F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_50 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_51 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_52 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_53 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_54 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_55 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_56 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_57 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_58 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_59 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_5F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_60 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_61 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_62 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_63 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_64 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_65 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_66 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_67 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_68 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_69 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_6F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_70 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_71 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_72 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_73 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_74 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_75 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_76 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_77 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_78 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_79 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_7F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_FILE : string := "NONE";
     SIM_COLLISION_CHECK : string := "ALL";
     SIM_MODE : string := "SAFE";
     SRVAL : bit_vector := X"000000000000000000"
  );
  port (
     DBITERR : out std_ulogic;
     DO : out std_logic_vector(63 downto 0);
     DOP : out std_logic_vector(7 downto 0);
     ECCPARITY : out std_logic_vector(7 downto 0);
     SBITERR : out std_ulogic;
     DI : in std_logic_vector(63 downto 0);
     DIP : in std_logic_vector(7 downto 0);
     RDADDR : in std_logic_vector(8 downto 0);
     RDCLK : in std_ulogic;
     RDEN : in std_ulogic;
     REGCE : in std_ulogic;
     SSR : in std_ulogic;
     WE : in std_logic_vector(7 downto 0);
     WRADDR : in std_logic_vector(8 downto 0);
     WRCLK : in std_ulogic;
     WREN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMB36SDP : component is "PRIMITIVE";

----- component RAMB8BWER -----
component RAMB8BWER
  generic (
     DATA_WIDTH_A : integer := 0;
     DATA_WIDTH_B : integer := 0;
     DOA_REG : integer := 0;
     DOB_REG : integer := 0;
     EN_RSTRAM_A : boolean := TRUE;
     EN_RSTRAM_B : boolean := TRUE;
     INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
     INIT_A : bit_vector := X"00000";
     INIT_B : bit_vector := X"00000";
     INIT_FILE : string := "NONE";
     RAM_MODE : string := "TDP";
     RSTTYPE : string := "SYNC";
     RST_PRIORITY_A : string := "CE";
     RST_PRIORITY_B : string := "CE";
     SETUP_ALL : time := 1000 ps;
     SETUP_READ_FIRST : time := 3000 ps;
     SIM_COLLISION_CHECK : string := "ALL";
     SRVAL_A : bit_vector := X"00000";
     SRVAL_B : bit_vector := X"00000";
     WRITE_MODE_A : string := "WRITE_FIRST";
     WRITE_MODE_B : string := "WRITE_FIRST"
  );
  port (
     DOADO : out std_logic_vector(15 downto 0);
     DOBDO : out std_logic_vector(15 downto 0);
     DOPADOP : out std_logic_vector(1 downto 0);
     DOPBDOP : out std_logic_vector(1 downto 0);
     ADDRAWRADDR : in std_logic_vector(12 downto 0);
     ADDRBRDADDR : in std_logic_vector(12 downto 0);
     CLKAWRCLK : in std_ulogic;
     CLKBRDCLK : in std_ulogic;
     DIADI : in std_logic_vector(15 downto 0);
     DIBDI : in std_logic_vector(15 downto 0);
     DIPADIP : in std_logic_vector(1 downto 0);
     DIPBDIP : in std_logic_vector(1 downto 0);
     ENAWREN : in std_ulogic;
     ENBRDEN : in std_ulogic;
     REGCEA : in std_ulogic;
     REGCEBREGCE : in std_ulogic;
     RSTA : in std_ulogic;
     RSTBRST : in std_ulogic;
     WEAWEL : in std_logic_vector(1 downto 0);
     WEBWEU : in std_logic_vector(1 downto 0)
  );
end component;
attribute BOX_TYPE of
  RAMB8BWER : component is "PRIMITIVE";

----- component RAMD32 -----
component RAMD32
  generic (
     INIT : bit_vector(31 downto 0) := X"00000000";
     IS_CLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     CLK : in std_ulogic;
     I : in std_ulogic;
     RADR0 : in std_ulogic;
     RADR1 : in std_ulogic;
     RADR2 : in std_ulogic;
     RADR3 : in std_ulogic;
     RADR4 : in std_ulogic;
     WADR0 : in std_ulogic;
     WADR1 : in std_ulogic;
     WADR2 : in std_ulogic;
     WADR3 : in std_ulogic;
     WADR4 : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMD32 : component is "PRIMITIVE";

----- component RAMD64E -----
component RAMD64E
  generic (
     INIT : bit_vector(63 downto 0) := X"0000000000000000";
     IS_CLK_INVERTED : bit := '0';
     RAM_ADDRESS_MASK : std_logic_vector (1 downto 0) := "00";
     RAM_ADDRESS_SPACE : std_logic_vector (1 downto 0) := "00"
  );
  port (
     O : out std_ulogic;
     CLK : in std_ulogic;
     I : in std_ulogic;
     RADR0 : in std_ulogic;
     RADR1 : in std_ulogic;
     RADR2 : in std_ulogic;
     RADR3 : in std_ulogic;
     RADR4 : in std_ulogic;
     RADR5 : in std_ulogic;
     WADR0 : in std_ulogic;
     WADR1 : in std_ulogic;
     WADR2 : in std_ulogic;
     WADR3 : in std_ulogic;
     WADR4 : in std_ulogic;
     WADR5 : in std_ulogic;
     WADR6 : in std_ulogic;
     WADR7 : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMD64E : component is "PRIMITIVE";

----- component RAMS32 -----
component RAMS32
  generic (
     INIT : bit_vector(31 downto 0) := X"00000000";
     IS_CLK_INVERTED : bit := '0'
  );
  port (
     O : out std_ulogic;
     ADR0 : in std_ulogic;
     ADR1 : in std_ulogic;
     ADR2 : in std_ulogic;
     ADR3 : in std_ulogic;
     ADR4 : in std_ulogic;
     CLK : in std_ulogic;
     I : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMS32 : component is "PRIMITIVE";

----- component RAMS64E -----
component RAMS64E
  generic (
     INIT : bit_vector(63 downto 0) := X"0000000000000000";
     IS_CLK_INVERTED : bit := '0';
     RAM_ADDRESS_MASK : std_logic_vector (1 downto 0) := "00";
     RAM_ADDRESS_SPACE : std_logic_vector (1 downto 0) := "00"
  );
  port (
     O : out std_ulogic;
     ADR0 : in std_ulogic;
     ADR1 : in std_ulogic;
     ADR2 : in std_ulogic;
     ADR3 : in std_ulogic;
     ADR4 : in std_ulogic;
     ADR5 : in std_ulogic;
     CLK : in std_ulogic;
     I : in std_ulogic;
     WADR6 : in std_ulogic;
     WADR7 : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMS64E : component is "PRIMITIVE";

----- component RAMS64E1 -----
component RAMS64E1
  generic (
     INIT : std_logic_vector(63 downto 0) := X"0000000000000000";
     IS_CLK_INVERTED : bit := '0';
     RAM_ADDRESS_MASK : std_logic_vector (2 downto 0) := "000";
     RAM_ADDRESS_SPACE : std_logic_vector (2 downto 0) := "000"
  );
  port (
     O : out std_ulogic;
     ADR0 : in std_ulogic;
     ADR1 : in std_ulogic;
     ADR2 : in std_ulogic;
     ADR3 : in std_ulogic;
     ADR4 : in std_ulogic;
     ADR5 : in std_ulogic;
     CLK : in std_ulogic;
     I : in std_ulogic;
     WADR6 : in std_ulogic;
     WADR7 : in std_ulogic;
     WADR8 : in std_ulogic;
     WE : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RAMS64E1 : component is "PRIMITIVE";

----- component RIU_OR -----
component RIU_OR
  generic (
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_VERSION : real := 2.0
  );
  port (
     RIU_RD_DATA : out std_logic_vector(15 downto 0);
     RIU_RD_VALID : out std_ulogic;
     RIU_RD_DATA_LOW : in std_logic_vector(15 downto 0);
     RIU_RD_DATA_UPP : in std_logic_vector(15 downto 0);
     RIU_RD_VALID_LOW : in std_ulogic;
     RIU_RD_VALID_UPP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RIU_OR : component is "PRIMITIVE";

----- component ROM128X1 -----
component ROM128X1
  generic (
     INIT : bit_vector := X"00000000000000000000000000000000"
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic;
     A6 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ROM128X1 : component is "PRIMITIVE";

----- component ROM16X1 -----
component ROM16X1
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ROM16X1 : component is "PRIMITIVE";

----- component ROM256X1 -----
component ROM256X1
  generic (
     INIT : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic;
     A6 : in std_ulogic;
     A7 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ROM256X1 : component is "PRIMITIVE";

----- component ROM32X1 -----
component ROM32X1
  generic (
     INIT : bit_vector := X"00000000"
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ROM32X1 : component is "PRIMITIVE";

----- component ROM64X1 -----
component ROM64X1
  generic (
     INIT : bit_vector := X"0000000000000000"
  );
  port (
     O : out std_ulogic;
     A0 : in std_ulogic;
     A1 : in std_ulogic;
     A2 : in std_ulogic;
     A3 : in std_ulogic;
     A4 : in std_ulogic;
     A5 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ROM64X1 : component is "PRIMITIVE";

----- component RXTX_BITSLICE -----
component RXTX_BITSLICE
  generic (
     ENABLE_PRE_EMPHASIS : string := "FALSE";
     FIFO_SYNC_MODE : string := "FALSE";
     INIT : bit := '1';
     IS_RX_CLK_INVERTED : bit := '0';
     IS_RX_RST_DLY_INVERTED : bit := '0';
     IS_RX_RST_INVERTED : bit := '0';
     IS_TX_CLK_INVERTED : bit := '0';
     IS_TX_RST_DLY_INVERTED : bit := '0';
     IS_TX_RST_INVERTED : bit := '0';
     LOOPBACK : string := "FALSE";
     NATIVE_ODELAY_BYPASS : string := "FALSE";
     RX_DATA_TYPE : string := "DATA";
     RX_DATA_WIDTH : integer := 8;
     RX_DELAY_FORMAT : string := "TIME";
     RX_DELAY_TYPE : string := "FIXED";
     RX_DELAY_VALUE : integer := 0;
     RX_REFCLK_FREQUENCY : real := 300.0;
     RX_UPDATE_MODE : string := "ASYNC";
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_VERSION : real := 2.0;
     TBYTE_CTL : string := "TBYTE_IN";
     TX_DATA_WIDTH : integer := 8;
     TX_DELAY_FORMAT : string := "TIME";
     TX_DELAY_TYPE : string := "FIXED";
     TX_DELAY_VALUE : integer := 0;
     TX_OUTPUT_PHASE_90 : string := "FALSE";
     TX_REFCLK_FREQUENCY : real := 300.0;
     TX_UPDATE_MODE : string := "ASYNC"
  );
  port (
     FIFO_EMPTY : out std_ulogic;
     FIFO_WRCLK_OUT : out std_ulogic;
     O : out std_ulogic;
     Q : out std_logic_vector(7 downto 0);
     RX_BIT_CTRL_OUT : out std_logic_vector(39 downto 0);
     RX_CNTVALUEOUT : out std_logic_vector(8 downto 0);
     TX_BIT_CTRL_OUT : out std_logic_vector(39 downto 0);
     TX_CNTVALUEOUT : out std_logic_vector(8 downto 0);
     T_OUT : out std_ulogic;
     D : in std_logic_vector(7 downto 0);
     DATAIN : in std_ulogic;
     FIFO_RD_CLK : in std_ulogic;
     FIFO_RD_EN : in std_ulogic;
     RX_BIT_CTRL_IN : in std_logic_vector(39 downto 0);
     RX_CE : in std_ulogic;
     RX_CLK : in std_ulogic;
     RX_CNTVALUEIN : in std_logic_vector(8 downto 0);
     RX_EN_VTC : in std_ulogic;
     RX_INC : in std_ulogic;
     RX_LOAD : in std_ulogic;
     RX_RST : in std_ulogic;
     RX_RST_DLY : in std_ulogic;
     T : in std_ulogic;
     TBYTE_IN : in std_ulogic;
     TX_BIT_CTRL_IN : in std_logic_vector(39 downto 0);
     TX_CE : in std_ulogic;
     TX_CLK : in std_ulogic;
     TX_CNTVALUEIN : in std_logic_vector(8 downto 0);
     TX_EN_VTC : in std_ulogic;
     TX_INC : in std_ulogic;
     TX_LOAD : in std_ulogic;
     TX_RST : in std_ulogic;
     TX_RST_DLY : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  RXTX_BITSLICE : component is "PRIMITIVE";

----- component RX_BITSLICE -----
component RX_BITSLICE
  generic (
     CASCADE : string := "FALSE";
     DATA_TYPE : string := "DATA";
     DATA_WIDTH : integer := 8;
     DELAY_FORMAT : string := "TIME";
     DELAY_TYPE : string := "FIXED";
     DELAY_VALUE : integer := 0;
     DELAY_VALUE_EXT : integer := 0;
     FIFO_SYNC_MODE : string := "FALSE";
     IS_CLK_EXT_INVERTED : bit := '0';
     IS_CLK_INVERTED : bit := '0';
     IS_RST_DLY_EXT_INVERTED : bit := '0';
     IS_RST_DLY_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     REFCLK_FREQUENCY : real := 300.0;
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_VERSION : real := 2.0;
     UPDATE_MODE : string := "ASYNC";
     UPDATE_MODE_EXT : string := "ASYNC"
  );
  port (
     CNTVALUEOUT : out std_logic_vector(8 downto 0);
     CNTVALUEOUT_EXT : out std_logic_vector(8 downto 0);
     FIFO_EMPTY : out std_ulogic;
     FIFO_WRCLK_OUT : out std_ulogic;
     Q : out std_logic_vector(7 downto 0);
     RX_BIT_CTRL_OUT : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT : out std_logic_vector(39 downto 0);
     CE : in std_ulogic;
     CE_EXT : in std_ulogic;
     CLK : in std_ulogic;
     CLK_EXT : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(8 downto 0);
     CNTVALUEIN_EXT : in std_logic_vector(8 downto 0);
     DATAIN : in std_ulogic;
     EN_VTC : in std_ulogic;
     EN_VTC_EXT : in std_ulogic;
     FIFO_RD_CLK : in std_ulogic;
     FIFO_RD_EN : in std_ulogic;
     INC : in std_ulogic;
     INC_EXT : in std_ulogic;
     LOAD : in std_ulogic;
     LOAD_EXT : in std_ulogic;
     RST : in std_ulogic;
     RST_DLY : in std_ulogic;
     RST_DLY_EXT : in std_ulogic;
     RX_BIT_CTRL_IN : in std_logic_vector(39 downto 0);
     TX_BIT_CTRL_IN : in std_logic_vector(39 downto 0)
  );
end component;
attribute BOX_TYPE of
  RX_BITSLICE : component is "PRIMITIVE";

----- component SIM_CONFIGE2 -----
component SIM_CONFIGE2
  generic (
     DEVICE_ID : bit_vector := X"00000000";
     ICAP_SUPPORT : boolean := false;
     ICAP_WIDTH : string := "X8"
  );
  port (
     CSOB : out std_ulogic := '1';
     D : inout std_logic_vector(31 downto 0);
     DONE : inout std_ulogic := '0';
     INITB : inout std_ulogic := 'H';
     CCLK : in std_ulogic := '0';
     CSB : in std_ulogic := '0';
     M : in std_logic_vector(2 downto 0) := "000";
     PROGB : in std_ulogic := '0';
     RDWRB : in std_ulogic := '0'
  );
end component;
attribute BOX_TYPE of
  SIM_CONFIGE2 : component is "PRIMITIVE";

----- component SIM_CONFIGE3 -----
component SIM_CONFIGE3
  generic (
     DEVICE_ID : bit_vector := X"00000000";
     ICAP_SUPPORT : boolean := false;
     ICAP_WIDTH : string := "X8"
  );
  port (
     AVAIL : out std_ulogic := '0';
     CSOB : out std_ulogic := '1';
     PRDONE : out std_ulogic := '0';
     PRERROR : out std_ulogic := '0';
     D : inout std_logic_vector(31 downto 0);
     DONE : inout std_ulogic := '0';
     INITB : inout std_ulogic := 'H';
     CCLK : in std_ulogic := '0';
     CSB : in std_ulogic := '0';
     M : in std_logic_vector(2 downto 0) := "000";
     PROGB : in std_ulogic := '0';
     RDWRB : in std_ulogic := '0'
  );
end component;
attribute BOX_TYPE of
  SIM_CONFIGE3 : component is "PRIMITIVE";

----- component SRL16 -----
component SRL16
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     Q : out STD_ULOGIC;
     A0 : in STD_ULOGIC;
     A1 : in STD_ULOGIC;
     A2 : in STD_ULOGIC;
     A3 : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRL16 : component is "PRIMITIVE";

----- component SRL16E -----
component SRL16E
  generic (
     INIT : bit_vector := X"0000";
     IS_CLK_INVERTED : bit := '0'
  );
  port (
     Q : out STD_ULOGIC;
     A0 : in STD_ULOGIC;
     A1 : in STD_ULOGIC;
     A2 : in STD_ULOGIC;
     A3 : in STD_ULOGIC;
     CE : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRL16E : component is "PRIMITIVE";

----- component SRL16E_1 -----
component SRL16E_1
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     Q : out STD_ULOGIC;
     A0 : in STD_ULOGIC;
     A1 : in STD_ULOGIC;
     A2 : in STD_ULOGIC;
     A3 : in STD_ULOGIC;
     CE : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRL16E_1 : component is "PRIMITIVE";

----- component SRL16_1 -----
component SRL16_1
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     Q : out STD_ULOGIC;
     A0 : in STD_ULOGIC;
     A1 : in STD_ULOGIC;
     A2 : in STD_ULOGIC;
     A3 : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRL16_1 : component is "PRIMITIVE";

----- component SRL32E -----
component SRL32E
  generic (
     INIT : bit_vector := X"00000000"
  );
  port (
     Q : out STD_ULOGIC;
     A : in STD_LOGIC_VECTOR (4 downto 0) := "00000";
     CE : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRL32E : component is "PRIMITIVE";

----- component SRLC16 -----
component SRLC16
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     Q : out STD_ULOGIC;
     Q15 : out STD_ULOGIC;
     A0 : in STD_ULOGIC;
     A1 : in STD_ULOGIC;
     A2 : in STD_ULOGIC;
     A3 : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRLC16 : component is "PRIMITIVE";

----- component SRLC16E -----
component SRLC16E
  generic (
     INIT : bit_vector := X"0000";
     IS_CLK_INVERTED : bit := '0'
  );
  port (
     Q : out STD_ULOGIC;
     Q15 : out STD_ULOGIC;
     A0 : in STD_ULOGIC;
     A1 : in STD_ULOGIC;
     A2 : in STD_ULOGIC;
     A3 : in STD_ULOGIC;
     CE : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRLC16E : component is "PRIMITIVE";

----- component SRLC16E_1 -----
component SRLC16E_1
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     Q : out STD_ULOGIC;
     Q15 : out STD_ULOGIC;
     A0 : in STD_ULOGIC;
     A1 : in STD_ULOGIC;
     A2 : in STD_ULOGIC;
     A3 : in STD_ULOGIC;
     CE : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRLC16E_1 : component is "PRIMITIVE";

----- component SRLC16_1 -----
component SRLC16_1
  generic (
     INIT : bit_vector := X"0000"
  );
  port (
     Q : out STD_ULOGIC;
     Q15 : out STD_ULOGIC;
     A0 : in STD_ULOGIC;
     A1 : in STD_ULOGIC;
     A2 : in STD_ULOGIC;
     A3 : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRLC16_1 : component is "PRIMITIVE";

----- component SRLC32E -----
component SRLC32E
  generic (
     INIT : bit_vector := X"00000000";
     IS_CLK_INVERTED : bit := '0'
  );
  port (
     Q : out STD_ULOGIC;
     Q31 : out STD_ULOGIC;
     A : in STD_LOGIC_VECTOR (4 downto 0) := "00000";
     CE : in STD_ULOGIC;
     CLK : in STD_ULOGIC;
     D : in STD_ULOGIC
  );
end component;
attribute BOX_TYPE of
  SRLC32E : component is "PRIMITIVE";

----- component STARTUPE2 -----
component STARTUPE2
  generic (
     PROG_USR : string := "FALSE";
     SIM_CCLK_FREQ : real := 0.0
  );
  port (
     CFGCLK : out std_ulogic;
     CFGMCLK : out std_ulogic;
     EOS : out std_ulogic;
     PREQ : out std_ulogic;
     CLK : in std_ulogic;
     GSR : in std_ulogic;
     GTS : in std_ulogic;
     KEYCLEARB : in std_ulogic;
     PACK : in std_ulogic;
     USRCCLKO : in std_ulogic;
     USRCCLKTS : in std_ulogic;
     USRDONEO : in std_ulogic;
     USRDONETS : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  STARTUPE2 : component is "PRIMITIVE";

----- component STARTUPE3 -----
component STARTUPE3
  generic (
     PROG_USR : string := "FALSE";
     SIM_CCLK_FREQ : real := 0.0
  );
  port (
     CFGCLK : out std_ulogic;
     CFGMCLK : out std_ulogic;
     DI : out std_logic_vector(3 downto 0);
     EOS : out std_ulogic;
     PREQ : out std_ulogic;
     DO : in std_logic_vector(3 downto 0);
     DTS : in std_logic_vector(3 downto 0);
     FCSBO : in std_ulogic;
     FCSBTS : in std_ulogic;
     GSR : in std_ulogic;
     GTS : in std_ulogic;
     KEYCLEARB : in std_ulogic;
     PACK : in std_ulogic;
     USRCCLKO : in std_ulogic;
     USRCCLKTS : in std_ulogic;
     USRDONEO : in std_ulogic;
     USRDONETS : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  STARTUPE3 : component is "PRIMITIVE";

----- component STARTUP_SPARTAN3 -----
component STARTUP_SPARTAN3
  port (
     CLK : in std_ulogic := 'X';
     GSR : in std_ulogic := 'X';
     GTS : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  STARTUP_SPARTAN3 : component is "PRIMITIVE";

----- component STARTUP_SPARTAN3A -----
component STARTUP_SPARTAN3A
  port (
     CLK : in std_ulogic := 'X';
     GSR : in std_ulogic := 'X';
     GTS : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  STARTUP_SPARTAN3A : component is "PRIMITIVE";

----- component STARTUP_SPARTAN6 -----
component STARTUP_SPARTAN6
  port (
     CFGCLK : out std_ulogic;
     CFGMCLK : out std_ulogic;
     EOS : out std_ulogic;
     CLK : in std_ulogic;
     GSR : in std_ulogic;
     GTS : in std_ulogic;
     KEYCLEARB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  STARTUP_SPARTAN6 : component is "PRIMITIVE";

----- component STARTUP_VIRTEX4 -----
component STARTUP_VIRTEX4
  port (
     EOS : out std_ulogic;
     CLK : in std_ulogic := 'X';
     GSR : in std_ulogic := 'X';
     GTS : in std_ulogic := 'X';
     USRCCLKO : in std_ulogic := 'X';
     USRCCLKTS : in std_ulogic := 'X';
     USRDONEO : in std_ulogic := 'X';
     USRDONETS : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  STARTUP_VIRTEX4 : component is "PRIMITIVE";

----- component STARTUP_VIRTEX5 -----
component STARTUP_VIRTEX5
  port (
     CFGCLK : out std_ulogic;
     CFGMCLK : out std_ulogic;
     DINSPI : out std_ulogic;
     EOS : out std_ulogic;
     TCKSPI : out std_ulogic;
     CLK : in std_ulogic := 'X';
     GSR : in std_ulogic := 'X';
     GTS : in std_ulogic := 'X';
     USRCCLKO : in std_ulogic := 'X';
     USRCCLKTS : in std_ulogic := 'X';
     USRDONEO : in std_ulogic := 'X';
     USRDONETS : in std_ulogic := 'X'
  );
end component;
attribute BOX_TYPE of
  STARTUP_VIRTEX5 : component is "PRIMITIVE";

----- component STARTUP_VIRTEX6 -----
component STARTUP_VIRTEX6
  generic (
     PROG_USR : boolean := FALSE
  );
  port (
     CFGCLK : out std_ulogic;
     CFGMCLK : out std_ulogic;
     DINSPI : out std_ulogic;
     EOS : out std_ulogic;
     PREQ : out std_ulogic;
     TCKSPI : out std_ulogic;
     CLK : in std_ulogic;
     GSR : in std_ulogic;
     GTS : in std_ulogic;
     KEYCLEARB : in std_ulogic;
     PACK : in std_ulogic;
     USRCCLKO : in std_ulogic;
     USRCCLKTS : in std_ulogic;
     USRDONEO : in std_ulogic;
     USRDONETS : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  STARTUP_VIRTEX6 : component is "PRIMITIVE";

----- component SYSMON -----
component SYSMON
  generic (
     INIT_40 : bit_vector := X"0000";
     INIT_41 : bit_vector := X"0000";
     INIT_42 : bit_vector := X"0800";
     INIT_43 : bit_vector := X"0000";
     INIT_44 : bit_vector := X"0000";
     INIT_45 : bit_vector := X"0000";
     INIT_46 : bit_vector := X"0000";
     INIT_47 : bit_vector := X"0000";
     INIT_48 : bit_vector := X"0000";
     INIT_49 : bit_vector := X"0000";
     INIT_4A : bit_vector := X"0000";
     INIT_4B : bit_vector := X"0000";
     INIT_4C : bit_vector := X"0000";
     INIT_4D : bit_vector := X"0000";
     INIT_4E : bit_vector := X"0000";
     INIT_4F : bit_vector := X"0000";
     INIT_50 : bit_vector := X"0000";
     INIT_51 : bit_vector := X"0000";
     INIT_52 : bit_vector := X"0000";
     INIT_53 : bit_vector := X"0000";
     INIT_54 : bit_vector := X"0000";
     INIT_55 : bit_vector := X"0000";
     INIT_56 : bit_vector := X"0000";
     INIT_57 : bit_vector := X"0000";
     SIM_DEVICE : string := "VIRTEX5";
     SIM_MONITOR_FILE : string := "design.txt"
  );
  port (
     ALM : out std_logic_vector(2 downto 0);
     BUSY : out std_ulogic;
     CHANNEL : out std_logic_vector(4 downto 0);
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     EOC : out std_ulogic;
     EOS : out std_ulogic;
     JTAGBUSY : out std_ulogic;
     JTAGLOCKED : out std_ulogic;
     JTAGMODIFIED : out std_ulogic;
     OT : out std_ulogic;
     CONVST : in std_ulogic;
     CONVSTCLK : in std_ulogic;
     DADDR : in std_logic_vector(6 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     RESET : in std_ulogic;
     VAUXN : in std_logic_vector(15 downto 0);
     VAUXP : in std_logic_vector(15 downto 0);
     VN : in std_ulogic;
     VP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  SYSMON : component is "PRIMITIVE";

----- component SYSMONE1 -----
component SYSMONE1
  generic (
     INIT_40 : bit_vector := X"0000";
     INIT_41 : bit_vector := X"0000";
     INIT_42 : bit_vector := X"0000";
     INIT_43 : bit_vector := X"0000";
     INIT_44 : bit_vector := X"0000";
     INIT_45 : bit_vector := X"0000";
     INIT_46 : bit_vector := X"0000";
     INIT_47 : bit_vector := X"0000";
     INIT_48 : bit_vector := X"0000";
     INIT_49 : bit_vector := X"0000";
     INIT_4A : bit_vector := X"0000";
     INIT_4B : bit_vector := X"0000";
     INIT_4C : bit_vector := X"0000";
     INIT_4D : bit_vector := X"0000";
     INIT_4E : bit_vector := X"0000";
     INIT_4F : bit_vector := X"0000";
     INIT_50 : bit_vector := X"0000";
     INIT_51 : bit_vector := X"0000";
     INIT_52 : bit_vector := X"0000";
     INIT_53 : bit_vector := X"0000";
     INIT_54 : bit_vector := X"0000";
     INIT_55 : bit_vector := X"0000";
     INIT_56 : bit_vector := X"0000";
     INIT_57 : bit_vector := X"0000";
     INIT_58 : bit_vector := X"0000";
     INIT_59 : bit_vector := X"0000";
     INIT_5A : bit_vector := X"0000";
     INIT_5B : bit_vector := X"0000";
     INIT_5C : bit_vector := X"0000";
     INIT_5D : bit_vector := X"0000";
     INIT_5E : bit_vector := X"0000";
     INIT_5F : bit_vector := X"0000";
     INIT_60 : bit_vector := X"0000";
     INIT_61 : bit_vector := X"0000";
     INIT_62 : bit_vector := X"0000";
     INIT_63 : bit_vector := X"0000";
     INIT_64 : bit_vector := X"0000";
     INIT_65 : bit_vector := X"0000";
     INIT_66 : bit_vector := X"0000";
     INIT_67 : bit_vector := X"0000";
     INIT_68 : bit_vector := X"0000";
     INIT_69 : bit_vector := X"0000";
     INIT_6A : bit_vector := X"0000";
     INIT_6B : bit_vector := X"0000";
     INIT_6C : bit_vector := X"0000";
     INIT_6D : bit_vector := X"0000";
     INIT_6E : bit_vector := X"0000";
     INIT_6F : bit_vector := X"0000";
     INIT_70 : bit_vector := X"0000";
     INIT_71 : bit_vector := X"0000";
     INIT_72 : bit_vector := X"0000";
     INIT_73 : bit_vector := X"0000";
     INIT_74 : bit_vector := X"0000";
     INIT_75 : bit_vector := X"0000";
     INIT_76 : bit_vector := X"0000";
     INIT_77 : bit_vector := X"0000";
     INIT_78 : bit_vector := X"0000";
     INIT_79 : bit_vector := X"0000";
     INIT_7A : bit_vector := X"0000";
     INIT_7B : bit_vector := X"0000";
     INIT_7C : bit_vector := X"0000";
     INIT_7D : bit_vector := X"0000";
     INIT_7E : bit_vector := X"0000";
     INIT_7F : bit_vector := X"0000";
     IS_CONVSTCLK_INVERTED : bit := '0';
     IS_DCLK_INVERTED : bit := '0';
     SIM_MONITOR_FILE : string := "design.txt";
     SYSMON_VUSER0_BANK : integer := 0;
     SYSMON_VUSER0_MONITOR : string := "NONE";
     SYSMON_VUSER1_BANK : integer := 0;
     SYSMON_VUSER1_MONITOR : string := "NONE";
     SYSMON_VUSER2_BANK : integer := 0;
     SYSMON_VUSER2_MONITOR : string := "NONE";
     SYSMON_VUSER3_BANK : integer := 0;
     SYSMON_VUSER3_MONITOR : string := "NONE"
  );
  port (
     ALM : out std_logic_vector(15 downto 0);
     BUSY : out std_ulogic;
     CHANNEL : out std_logic_vector(5 downto 0);
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     EOC : out std_ulogic;
     EOS : out std_ulogic;
     I2C_SCLK_TS : out std_ulogic;
     I2C_SDA_TS : out std_ulogic;
     JTAGBUSY : out std_ulogic;
     JTAGLOCKED : out std_ulogic;
     JTAGMODIFIED : out std_ulogic;
     MUXADDR : out std_logic_vector(4 downto 0);
     OT : out std_ulogic;
     CONVST : in std_ulogic;
     CONVSTCLK : in std_ulogic;
     DADDR : in std_logic_vector(7 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     I2C_SCLK : in std_ulogic;
     I2C_SDA : in std_ulogic;
     RESET : in std_ulogic;
     VAUXN : in std_logic_vector(15 downto 0);
     VAUXP : in std_logic_vector(15 downto 0);
     VN : in std_ulogic;
     VP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  SYSMONE1 : component is "PRIMITIVE";

----- component SYSMONE4 -----
component SYSMONE4
  generic (
     COMMON_N_SOURCE : std_logic_vector(15 downto 0) := X"FFFF";
     INIT_40 : std_logic_vector(15 downto 0) := X"0000";
     INIT_41 : std_logic_vector(15 downto 0) := X"0000";
     INIT_42 : std_logic_vector(15 downto 0) := X"0000";
     INIT_43 : std_logic_vector(15 downto 0) := X"0000";
     INIT_44 : std_logic_vector(15 downto 0) := X"0000";
     INIT_45 : std_logic_vector(15 downto 0) := X"0000";
     INIT_46 : std_logic_vector(15 downto 0) := X"0000";
     INIT_47 : std_logic_vector(15 downto 0) := X"0000";
     INIT_48 : std_logic_vector(15 downto 0) := X"0000";
     INIT_49 : std_logic_vector(15 downto 0) := X"0000";
     INIT_4A : std_logic_vector(15 downto 0) := X"0000";
     INIT_4B : std_logic_vector(15 downto 0) := X"0000";
     INIT_4C : std_logic_vector(15 downto 0) := X"0000";
     INIT_4D : std_logic_vector(15 downto 0) := X"0000";
     INIT_4E : std_logic_vector(15 downto 0) := X"0000";
     INIT_4F : std_logic_vector(15 downto 0) := X"0000";
     INIT_50 : std_logic_vector(15 downto 0) := X"0000";
     INIT_51 : std_logic_vector(15 downto 0) := X"0000";
     INIT_52 : std_logic_vector(15 downto 0) := X"0000";
     INIT_53 : std_logic_vector(15 downto 0) := X"0000";
     INIT_54 : std_logic_vector(15 downto 0) := X"0000";
     INIT_55 : std_logic_vector(15 downto 0) := X"0000";
     INIT_56 : std_logic_vector(15 downto 0) := X"0000";
     INIT_57 : std_logic_vector(15 downto 0) := X"0000";
     INIT_58 : std_logic_vector(15 downto 0) := X"0000";
     INIT_59 : std_logic_vector(15 downto 0) := X"0000";
     INIT_5A : std_logic_vector(15 downto 0) := X"0000";
     INIT_5B : std_logic_vector(15 downto 0) := X"0000";
     INIT_5C : std_logic_vector(15 downto 0) := X"0000";
     INIT_5D : std_logic_vector(15 downto 0) := X"0000";
     INIT_5E : std_logic_vector(15 downto 0) := X"0000";
     INIT_5F : std_logic_vector(15 downto 0) := X"0000";
     INIT_60 : std_logic_vector(15 downto 0) := X"0000";
     INIT_61 : std_logic_vector(15 downto 0) := X"0000";
     INIT_62 : std_logic_vector(15 downto 0) := X"0000";
     INIT_63 : std_logic_vector(15 downto 0) := X"0000";
     INIT_64 : std_logic_vector(15 downto 0) := X"0000";
     INIT_65 : std_logic_vector(15 downto 0) := X"0000";
     INIT_66 : std_logic_vector(15 downto 0) := X"0000";
     INIT_67 : std_logic_vector(15 downto 0) := X"0000";
     INIT_68 : std_logic_vector(15 downto 0) := X"0000";
     INIT_69 : std_logic_vector(15 downto 0) := X"0000";
     INIT_6A : std_logic_vector(15 downto 0) := X"0000";
     INIT_6B : std_logic_vector(15 downto 0) := X"0000";
     INIT_6C : std_logic_vector(15 downto 0) := X"0000";
     INIT_6D : std_logic_vector(15 downto 0) := X"0000";
     INIT_6E : std_logic_vector(15 downto 0) := X"0000";
     INIT_6F : std_logic_vector(15 downto 0) := X"0000";
     INIT_70 : std_logic_vector(15 downto 0) := X"0000";
     INIT_71 : std_logic_vector(15 downto 0) := X"0000";
     INIT_72 : std_logic_vector(15 downto 0) := X"0000";
     INIT_73 : std_logic_vector(15 downto 0) := X"0000";
     INIT_74 : std_logic_vector(15 downto 0) := X"0000";
     INIT_75 : std_logic_vector(15 downto 0) := X"0000";
     INIT_76 : std_logic_vector(15 downto 0) := X"0000";
     INIT_77 : std_logic_vector(15 downto 0) := X"0000";
     INIT_78 : std_logic_vector(15 downto 0) := X"0000";
     INIT_79 : std_logic_vector(15 downto 0) := X"0000";
     INIT_7A : std_logic_vector(15 downto 0) := X"0000";
     INIT_7B : std_logic_vector(15 downto 0) := X"0000";
     INIT_7C : std_logic_vector(15 downto 0) := X"0000";
     INIT_7D : std_logic_vector(15 downto 0) := X"0000";
     INIT_7E : std_logic_vector(15 downto 0) := X"0000";
     INIT_7F : std_logic_vector(15 downto 0) := X"0000";
     IS_CONVSTCLK_INVERTED : bit := '0';
     IS_DCLK_INVERTED : bit := '0';
     SIM_DEVICE : string := "ULTRASCALE_PLUS";
     SIM_MONITOR_FILE : string := "design.txt";
     SYSMON_VUSER0_BANK : integer := 0;
     SYSMON_VUSER0_MONITOR : string := "NONE";
     SYSMON_VUSER1_BANK : integer := 0;
     SYSMON_VUSER1_MONITOR : string := "NONE";
     SYSMON_VUSER2_BANK : integer := 0;
     SYSMON_VUSER2_MONITOR : string := "NONE";
     SYSMON_VUSER3_BANK : integer := 0;
     SYSMON_VUSER3_MONITOR : string := "NONE"
  );
  port (
     ADC_DATA : out std_logic_vector(15 downto 0);
     ALM : out std_logic_vector(15 downto 0);
     BUSY : out std_ulogic;
     CHANNEL : out std_logic_vector(5 downto 0);
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     EOC : out std_ulogic;
     EOS : out std_ulogic;
     I2C_SCLK_TS : out std_ulogic;
     I2C_SDA_TS : out std_ulogic;
     JTAGBUSY : out std_ulogic;
     JTAGLOCKED : out std_ulogic;
     JTAGMODIFIED : out std_ulogic;
     MUXADDR : out std_logic_vector(4 downto 0);
     OT : out std_ulogic;
     SMBALERT_TS : out std_ulogic;
     CONVST : in std_ulogic;
     CONVSTCLK : in std_ulogic;
     DADDR : in std_logic_vector(7 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     I2C_SCLK : in std_ulogic;
     I2C_SDA : in std_ulogic;
     RESET : in std_ulogic;
     VAUXN : in std_logic_vector(15 downto 0);
     VAUXP : in std_logic_vector(15 downto 0);
     VN : in std_ulogic;
     VP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  SYSMONE4 : component is "PRIMITIVE";

----- component TEMAC_SINGLE -----
component TEMAC_SINGLE
  generic (
     EMAC_1000BASEX_ENABLE : boolean := FALSE;
     EMAC_ADDRFILTER_ENABLE : boolean := FALSE;
     EMAC_BYTEPHY : boolean := FALSE;
     EMAC_CTRLLENCHECK_DISABLE : boolean := FALSE;
     EMAC_DCRBASEADDR : bit_vector := X"00";
     EMAC_GTLOOPBACK : boolean := FALSE;
     EMAC_HOST_ENABLE : boolean := FALSE;
     EMAC_LINKTIMERVAL : bit_vector := X"000";
     EMAC_LTCHECK_DISABLE : boolean := FALSE;
     EMAC_MDIO_ENABLE : boolean := FALSE;
     EMAC_MDIO_IGNORE_PHYADZERO : boolean := FALSE;
     EMAC_PAUSEADDR : bit_vector := X"000000000000";
     EMAC_PHYINITAUTONEG_ENABLE : boolean := FALSE;
     EMAC_PHYISOLATE : boolean := FALSE;
     EMAC_PHYLOOPBACKMSB : boolean := FALSE;
     EMAC_PHYPOWERDOWN : boolean := FALSE;
     EMAC_PHYRESET : boolean := FALSE;
     EMAC_RGMII_ENABLE : boolean := FALSE;
     EMAC_RX16BITCLIENT_ENABLE : boolean := FALSE;
     EMAC_RXFLOWCTRL_ENABLE : boolean := FALSE;
     EMAC_RXHALFDUPLEX : boolean := FALSE;
     EMAC_RXINBANDFCS_ENABLE : boolean := FALSE;
     EMAC_RXJUMBOFRAME_ENABLE : boolean := FALSE;
     EMAC_RXRESET : boolean := FALSE;
     EMAC_RXVLAN_ENABLE : boolean := FALSE;
     EMAC_RX_ENABLE : boolean := TRUE;
     EMAC_SGMII_ENABLE : boolean := FALSE;
     EMAC_SPEED_LSB : boolean := FALSE;
     EMAC_SPEED_MSB : boolean := FALSE;
     EMAC_TX16BITCLIENT_ENABLE : boolean := FALSE;
     EMAC_TXFLOWCTRL_ENABLE : boolean := FALSE;
     EMAC_TXHALFDUPLEX : boolean := FALSE;
     EMAC_TXIFGADJUST_ENABLE : boolean := FALSE;
     EMAC_TXINBANDFCS_ENABLE : boolean := FALSE;
     EMAC_TXJUMBOFRAME_ENABLE : boolean := FALSE;
     EMAC_TXRESET : boolean := FALSE;
     EMAC_TXVLAN_ENABLE : boolean := FALSE;
     EMAC_TX_ENABLE : boolean := TRUE;
     EMAC_UNICASTADDR : bit_vector := X"000000000000";
     EMAC_UNIDIRECTION_ENABLE : boolean := FALSE;
     EMAC_USECLKEN : boolean := FALSE;
     SIM_VERSION : string := "1.0"
  );
  port (
     DCRHOSTDONEIR : out std_ulogic;
     EMACCLIENTANINTERRUPT : out std_ulogic;
     EMACCLIENTRXBADFRAME : out std_ulogic;
     EMACCLIENTRXCLIENTCLKOUT : out std_ulogic;
     EMACCLIENTRXD : out std_logic_vector(15 downto 0);
     EMACCLIENTRXDVLD : out std_ulogic;
     EMACCLIENTRXDVLDMSW : out std_ulogic;
     EMACCLIENTRXFRAMEDROP : out std_ulogic;
     EMACCLIENTRXGOODFRAME : out std_ulogic;
     EMACCLIENTRXSTATS : out std_logic_vector(6 downto 0);
     EMACCLIENTRXSTATSBYTEVLD : out std_ulogic;
     EMACCLIENTRXSTATSVLD : out std_ulogic;
     EMACCLIENTTXACK : out std_ulogic;
     EMACCLIENTTXCLIENTCLKOUT : out std_ulogic;
     EMACCLIENTTXCOLLISION : out std_ulogic;
     EMACCLIENTTXRETRANSMIT : out std_ulogic;
     EMACCLIENTTXSTATS : out std_ulogic;
     EMACCLIENTTXSTATSBYTEVLD : out std_ulogic;
     EMACCLIENTTXSTATSVLD : out std_ulogic;
     EMACDCRACK : out std_ulogic;
     EMACDCRDBUS : out std_logic_vector(0 to 31);
     EMACPHYENCOMMAALIGN : out std_ulogic;
     EMACPHYLOOPBACKMSB : out std_ulogic;
     EMACPHYMCLKOUT : out std_ulogic;
     EMACPHYMDOUT : out std_ulogic;
     EMACPHYMDTRI : out std_ulogic;
     EMACPHYMGTRXRESET : out std_ulogic;
     EMACPHYMGTTXRESET : out std_ulogic;
     EMACPHYPOWERDOWN : out std_ulogic;
     EMACPHYSYNCACQSTATUS : out std_ulogic;
     EMACPHYTXCHARDISPMODE : out std_ulogic;
     EMACPHYTXCHARDISPVAL : out std_ulogic;
     EMACPHYTXCHARISK : out std_ulogic;
     EMACPHYTXCLK : out std_ulogic;
     EMACPHYTXD : out std_logic_vector(7 downto 0);
     EMACPHYTXEN : out std_ulogic;
     EMACPHYTXER : out std_ulogic;
     EMACPHYTXGMIIMIICLKOUT : out std_ulogic;
     EMACSPEEDIS10100 : out std_ulogic;
     HOSTMIIMRDY : out std_ulogic;
     HOSTRDDATA : out std_logic_vector(31 downto 0);
     CLIENTEMACDCMLOCKED : in std_ulogic;
     CLIENTEMACPAUSEREQ : in std_ulogic;
     CLIENTEMACPAUSEVAL : in std_logic_vector(15 downto 0);
     CLIENTEMACRXCLIENTCLKIN : in std_ulogic;
     CLIENTEMACTXCLIENTCLKIN : in std_ulogic;
     CLIENTEMACTXD : in std_logic_vector(15 downto 0);
     CLIENTEMACTXDVLD : in std_ulogic;
     CLIENTEMACTXDVLDMSW : in std_ulogic;
     CLIENTEMACTXFIRSTBYTE : in std_ulogic;
     CLIENTEMACTXIFGDELAY : in std_logic_vector(7 downto 0);
     CLIENTEMACTXUNDERRUN : in std_ulogic;
     DCREMACABUS : in std_logic_vector(0 to 9);
     DCREMACCLK : in std_ulogic;
     DCREMACDBUS : in std_logic_vector(0 to 31);
     DCREMACENABLE : in std_ulogic;
     DCREMACREAD : in std_ulogic;
     DCREMACWRITE : in std_ulogic;
     HOSTADDR : in std_logic_vector(9 downto 0);
     HOSTCLK : in std_ulogic;
     HOSTMIIMSEL : in std_ulogic;
     HOSTOPCODE : in std_logic_vector(1 downto 0);
     HOSTREQ : in std_ulogic;
     HOSTWRDATA : in std_logic_vector(31 downto 0);
     PHYEMACCOL : in std_ulogic;
     PHYEMACCRS : in std_ulogic;
     PHYEMACGTXCLK : in std_ulogic;
     PHYEMACMCLKIN : in std_ulogic;
     PHYEMACMDIN : in std_ulogic;
     PHYEMACMIITXCLK : in std_ulogic;
     PHYEMACPHYAD : in std_logic_vector(4 downto 0);
     PHYEMACRXBUFSTATUS : in std_logic_vector(1 downto 0);
     PHYEMACRXCHARISCOMMA : in std_ulogic;
     PHYEMACRXCHARISK : in std_ulogic;
     PHYEMACRXCLK : in std_ulogic;
     PHYEMACRXCLKCORCNT : in std_logic_vector(2 downto 0);
     PHYEMACRXD : in std_logic_vector(7 downto 0);
     PHYEMACRXDISPERR : in std_ulogic;
     PHYEMACRXDV : in std_ulogic;
     PHYEMACRXER : in std_ulogic;
     PHYEMACRXNOTINTABLE : in std_ulogic;
     PHYEMACRXRUNDISP : in std_ulogic;
     PHYEMACSIGNALDET : in std_ulogic;
     PHYEMACTXBUFERR : in std_ulogic;
     PHYEMACTXGMIIMIICLKIN : in std_ulogic;
     RESET : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  TEMAC_SINGLE : component is "PRIMITIVE";

----- component TX_BITSLICE -----
component TX_BITSLICE
  generic (
     DATA_WIDTH : integer := 8;
     DELAY_FORMAT : string := "TIME";
     DELAY_TYPE : string := "FIXED";
     DELAY_VALUE : integer := 0;
     ENABLE_PRE_EMPHASIS : string := "FALSE";
     INIT : bit := '1';
     IS_CLK_INVERTED : bit := '0';
     IS_RST_DLY_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     NATIVE_ODELAY_BYPASS : string := "FALSE";
     OUTPUT_PHASE_90 : string := "FALSE";
     REFCLK_FREQUENCY : real := 300.0;
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_VERSION : real := 2.0;
     TBYTE_CTL : string := "TBYTE_IN";
     UPDATE_MODE : string := "ASYNC"
  );
  port (
     CNTVALUEOUT : out std_logic_vector(8 downto 0);
     O : out std_ulogic;
     RX_BIT_CTRL_OUT : out std_logic_vector(39 downto 0);
     TX_BIT_CTRL_OUT : out std_logic_vector(39 downto 0);
     T_OUT : out std_ulogic;
     CE : in std_ulogic;
     CLK : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(8 downto 0);
     D : in std_logic_vector(7 downto 0);
     EN_VTC : in std_ulogic;
     INC : in std_ulogic;
     LOAD : in std_ulogic;
     RST : in std_ulogic;
     RST_DLY : in std_ulogic;
     RX_BIT_CTRL_IN : in std_logic_vector(39 downto 0);
     T : in std_ulogic;
     TBYTE_IN : in std_ulogic;
     TX_BIT_CTRL_IN : in std_logic_vector(39 downto 0)
  );
end component;
attribute BOX_TYPE of
  TX_BITSLICE : component is "PRIMITIVE";

----- component TX_BITSLICE_TRI -----
component TX_BITSLICE_TRI
  generic (
     DATA_WIDTH : integer := 8;
     DELAY_FORMAT : string := "TIME";
     DELAY_TYPE : string := "FIXED";
     DELAY_VALUE : integer := 0;
     INIT : bit := '1';
     IS_CLK_INVERTED : bit := '0';
     IS_RST_DLY_INVERTED : bit := '0';
     IS_RST_INVERTED : bit := '0';
     NATIVE_ODELAY_BYPASS : string := "FALSE";
     OUTPUT_PHASE_90 : string := "FALSE";
     REFCLK_FREQUENCY : real := 300.0;
     SIM_DEVICE : string := "ULTRASCALE";
     SIM_VERSION : real := 2.0;
     UPDATE_MODE : string := "ASYNC"
  );
  port (
     BIT_CTRL_OUT : out std_logic_vector(39 downto 0);
     CNTVALUEOUT : out std_logic_vector(8 downto 0);
     TRI_OUT : out std_ulogic;
     BIT_CTRL_IN : in std_logic_vector(39 downto 0);
     CE : in std_ulogic;
     CLK : in std_ulogic;
     CNTVALUEIN : in std_logic_vector(8 downto 0);
     EN_VTC : in std_ulogic;
     INC : in std_ulogic;
     LOAD : in std_ulogic;
     RST : in std_ulogic;
     RST_DLY : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  TX_BITSLICE_TRI : component is "PRIMITIVE";

----- component URAM288 -----
component URAM288
  generic (
     AUTO_SLEEP_LATENCY : integer := 8;
     AVG_CONS_INACTIVE_CYCLES : integer := 10;
     BWE_MODE_A : string := "PARITY_INTERLEAVED";
     BWE_MODE_B : string := "PARITY_INTERLEAVED";
     CASCADE_ORDER_A : string := "NONE";
     CASCADE_ORDER_B : string := "NONE";
     EN_AUTO_SLEEP_MODE : string := "FALSE";
     EN_ECC_RD_A : string := "FALSE";
     EN_ECC_RD_B : string := "FALSE";
     EN_ECC_WR_A : string := "FALSE";
     EN_ECC_WR_B : string := "FALSE";
     IREG_PRE_A : string := "FALSE";
     IREG_PRE_B : string := "FALSE";
     IS_CLK_INVERTED : bit := '0';
     IS_EN_A_INVERTED : bit := '0';
     IS_EN_B_INVERTED : bit := '0';
     IS_RDB_WR_A_INVERTED : bit := '0';
     IS_RDB_WR_B_INVERTED : bit := '0';
     IS_RST_A_INVERTED : bit := '0';
     IS_RST_B_INVERTED : bit := '0';
     MATRIX_ID : string := "NONE";
     NUM_UNIQUE_SELF_ADDR_A : integer := 1;
     NUM_UNIQUE_SELF_ADDR_B : integer := 1;
     NUM_URAM_IN_MATRIX : integer := 1;
     OREG_A : string := "FALSE";
     OREG_B : string := "FALSE";
     OREG_ECC_A : string := "FALSE";
     OREG_ECC_B : string := "FALSE";
     REG_CAS_A : string := "FALSE";
     REG_CAS_B : string := "FALSE";
     RST_MODE_A : string := "SYNC";
     RST_MODE_B : string := "SYNC";
     SELF_ADDR_A : std_logic_vector(10 downto 0) := "000" & X"00";
     SELF_ADDR_B : std_logic_vector(10 downto 0) := "000" & X"00";
     SELF_MASK_A : std_logic_vector(10 downto 0) := "111" & X"FF";
     SELF_MASK_B : std_logic_vector(10 downto 0) := "111" & X"FF";
     USE_EXT_CE_A : string := "FALSE";
     USE_EXT_CE_B : string := "FALSE"
  );
  port (
     CAS_OUT_ADDR_A : out std_logic_vector(22 downto 0);
     CAS_OUT_ADDR_B : out std_logic_vector(22 downto 0);
     CAS_OUT_BWE_A : out std_logic_vector(8 downto 0);
     CAS_OUT_BWE_B : out std_logic_vector(8 downto 0);
     CAS_OUT_DBITERR_A : out std_ulogic;
     CAS_OUT_DBITERR_B : out std_ulogic;
     CAS_OUT_DIN_A : out std_logic_vector(71 downto 0);
     CAS_OUT_DIN_B : out std_logic_vector(71 downto 0);
     CAS_OUT_DOUT_A : out std_logic_vector(71 downto 0);
     CAS_OUT_DOUT_B : out std_logic_vector(71 downto 0);
     CAS_OUT_EN_A : out std_ulogic;
     CAS_OUT_EN_B : out std_ulogic;
     CAS_OUT_RDACCESS_A : out std_ulogic;
     CAS_OUT_RDACCESS_B : out std_ulogic;
     CAS_OUT_RDB_WR_A : out std_ulogic;
     CAS_OUT_RDB_WR_B : out std_ulogic;
     CAS_OUT_SBITERR_A : out std_ulogic;
     CAS_OUT_SBITERR_B : out std_ulogic;
     DBITERR_A : out std_ulogic;
     DBITERR_B : out std_ulogic;
     DOUT_A : out std_logic_vector(71 downto 0);
     DOUT_B : out std_logic_vector(71 downto 0);
     RDACCESS_A : out std_ulogic;
     RDACCESS_B : out std_ulogic;
     SBITERR_A : out std_ulogic;
     SBITERR_B : out std_ulogic;
     ADDR_A : in std_logic_vector(22 downto 0);
     ADDR_B : in std_logic_vector(22 downto 0);
     BWE_A : in std_logic_vector(8 downto 0);
     BWE_B : in std_logic_vector(8 downto 0);
     CAS_IN_ADDR_A : in std_logic_vector(22 downto 0);
     CAS_IN_ADDR_B : in std_logic_vector(22 downto 0);
     CAS_IN_BWE_A : in std_logic_vector(8 downto 0);
     CAS_IN_BWE_B : in std_logic_vector(8 downto 0);
     CAS_IN_DBITERR_A : in std_ulogic;
     CAS_IN_DBITERR_B : in std_ulogic;
     CAS_IN_DIN_A : in std_logic_vector(71 downto 0);
     CAS_IN_DIN_B : in std_logic_vector(71 downto 0);
     CAS_IN_DOUT_A : in std_logic_vector(71 downto 0);
     CAS_IN_DOUT_B : in std_logic_vector(71 downto 0);
     CAS_IN_EN_A : in std_ulogic;
     CAS_IN_EN_B : in std_ulogic;
     CAS_IN_RDACCESS_A : in std_ulogic;
     CAS_IN_RDACCESS_B : in std_ulogic;
     CAS_IN_RDB_WR_A : in std_ulogic;
     CAS_IN_RDB_WR_B : in std_ulogic;
     CAS_IN_SBITERR_A : in std_ulogic;
     CAS_IN_SBITERR_B : in std_ulogic;
     CLK : in std_ulogic;
     DIN_A : in std_logic_vector(71 downto 0);
     DIN_B : in std_logic_vector(71 downto 0);
     EN_A : in std_ulogic;
     EN_B : in std_ulogic;
     INJECT_DBITERR_A : in std_ulogic;
     INJECT_DBITERR_B : in std_ulogic;
     INJECT_SBITERR_A : in std_ulogic;
     INJECT_SBITERR_B : in std_ulogic;
     OREG_CE_A : in std_ulogic;
     OREG_CE_B : in std_ulogic;
     OREG_ECC_CE_A : in std_ulogic;
     OREG_ECC_CE_B : in std_ulogic;
     RDB_WR_A : in std_ulogic;
     RDB_WR_B : in std_ulogic;
     RST_A : in std_ulogic;
     RST_B : in std_ulogic;
     SLEEP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  URAM288 : component is "PRIMITIVE";

----- component URAM288_BASE -----
component URAM288_BASE
  generic (
     AUTO_SLEEP_LATENCY : integer := 8;
     AVG_CONS_INACTIVE_CYCLES : integer := 10;
     BWE_MODE_A : string := "PARITY_INTERLEAVED";
     BWE_MODE_B : string := "PARITY_INTERLEAVED";
     EN_AUTO_SLEEP_MODE : string := "FALSE";
     EN_ECC_RD_A : string := "FALSE";
     EN_ECC_RD_B : string := "FALSE";
     EN_ECC_WR_A : string := "FALSE";
     EN_ECC_WR_B : string := "FALSE";
     IREG_PRE_A : string := "FALSE";
     IREG_PRE_B : string := "FALSE";
     IS_CLK_INVERTED : bit := '0';
     IS_EN_A_INVERTED : bit := '0';
     IS_EN_B_INVERTED : bit := '0';
     IS_RDB_WR_A_INVERTED : bit := '0';
     IS_RDB_WR_B_INVERTED : bit := '0';
     IS_RST_A_INVERTED : bit := '0';
     IS_RST_B_INVERTED : bit := '0';
     OREG_A : string := "FALSE";
     OREG_B : string := "FALSE";
     OREG_ECC_A : string := "FALSE";
     OREG_ECC_B : string := "FALSE";
     RST_MODE_A : string := "SYNC";
     RST_MODE_B : string := "SYNC";
     USE_EXT_CE_A : string := "FALSE";
     USE_EXT_CE_B : string := "FALSE"
  );
  port (
     DBITERR_A : out std_ulogic;
     DBITERR_B : out std_ulogic;
     DOUT_A : out std_logic_vector(71 downto 0);
     DOUT_B : out std_logic_vector(71 downto 0);
     SBITERR_A : out std_ulogic;
     SBITERR_B : out std_ulogic;
     ADDR_A : in std_logic_vector(22 downto 0);
     ADDR_B : in std_logic_vector(22 downto 0);
     BWE_A : in std_logic_vector(8 downto 0);
     BWE_B : in std_logic_vector(8 downto 0);
     CLK : in std_ulogic;
     DIN_A : in std_logic_vector(71 downto 0);
     DIN_B : in std_logic_vector(71 downto 0);
     EN_A : in std_ulogic;
     EN_B : in std_ulogic;
     INJECT_DBITERR_A : in std_ulogic;
     INJECT_DBITERR_B : in std_ulogic;
     INJECT_SBITERR_A : in std_ulogic;
     INJECT_SBITERR_B : in std_ulogic;
     OREG_CE_A : in std_ulogic;
     OREG_CE_B : in std_ulogic;
     OREG_ECC_CE_A : in std_ulogic;
     OREG_ECC_CE_B : in std_ulogic;
     RDB_WR_A : in std_ulogic;
     RDB_WR_B : in std_ulogic;
     RST_A : in std_ulogic;
     RST_B : in std_ulogic;
     SLEEP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  URAM288_BASE : component is "PRIMITIVE";

----- component USR_ACCESSE2 -----
component USR_ACCESSE2
  port (
     CFGCLK : out std_ulogic;
     DATA : out std_logic_vector(31 downto 0);
     DATAVALID : out std_ulogic
  );
end component;
attribute BOX_TYPE of
  USR_ACCESSE2 : component is "PRIMITIVE";

----- component USR_ACCESS_VIRTEX4 -----
component USR_ACCESS_VIRTEX4
  port (
     DATA : out std_logic_vector(31 downto 0);
     DATAVALID : out std_ulogic
  );
end component;
attribute BOX_TYPE of
  USR_ACCESS_VIRTEX4 : component is "PRIMITIVE";

----- component USR_ACCESS_VIRTEX5 -----
component USR_ACCESS_VIRTEX5
  port (
     CFGCLK : out std_ulogic;
     DATA : out std_logic_vector(31 downto 0);
     DATAVALID : out std_ulogic
  );
end component;
attribute BOX_TYPE of
  USR_ACCESS_VIRTEX5 : component is "PRIMITIVE";

----- component USR_ACCESS_VIRTEX6 -----
component USR_ACCESS_VIRTEX6
  port (
     CFGCLK : out std_ulogic;
     DATA : out std_logic_vector(31 downto 0);
     DATAVALID : out std_ulogic
  );
end component;
attribute BOX_TYPE of
  USR_ACCESS_VIRTEX6 : component is "PRIMITIVE";

----- component VCC -----
component VCC
  port (
     P : out std_ulogic := '1'
  );
end component;
attribute BOX_TYPE of
  VCC : component is "PRIMITIVE";

----- component VCU -----
component VCU
  generic (
     CORECLKREQ : integer := 667;
     DECHORRESOLUTION : integer := 3840;
     DECODERCHROMAFORMAT : string := "4_2_2";
     DECODERCODING : string := "H.265";
     DECODERCOLORDEPTH : integer := 10;
     DECODERNUMCORES : integer := 2;
     DECVERTRESOLUTION : integer := 2160;
     ENABLEDECODER : string := "TRUE";
     ENABLEENCODER : string := "TRUE";
     ENCHORRESOLUTION : integer := 3840;
     ENCODERCHROMAFORMAT : string := "4_2_2";
     ENCODERCODING : string := "H.265";
     ENCODERCOLORDEPTH : integer := 10;
     ENCODERNUMCORES : integer := 4;
     ENCVERTRESOLUTION : integer := 2160
  );
  port (
     VCUPLARREADYAXILITEAPB : out std_ulogic;
     VCUPLAWREADYAXILITEAPB : out std_ulogic;
     VCUPLBRESPAXILITEAPB : out std_logic_vector(1 downto 0);
     VCUPLBVALIDAXILITEAPB : out std_ulogic;
     VCUPLCORESTATUSCLKPLL : out std_ulogic;
     VCUPLDECARADDR0 : out std_logic_vector(43 downto 0);
     VCUPLDECARADDR1 : out std_logic_vector(43 downto 0);
     VCUPLDECARBURST0 : out std_logic_vector(1 downto 0);
     VCUPLDECARBURST1 : out std_logic_vector(1 downto 0);
     VCUPLDECARCACHE0 : out std_logic_vector(3 downto 0);
     VCUPLDECARCACHE1 : out std_logic_vector(3 downto 0);
     VCUPLDECARID0 : out std_logic_vector(3 downto 0);
     VCUPLDECARID1 : out std_logic_vector(3 downto 0);
     VCUPLDECARLEN0 : out std_logic_vector(7 downto 0);
     VCUPLDECARLEN1 : out std_logic_vector(7 downto 0);
     VCUPLDECARPROT0 : out std_ulogic;
     VCUPLDECARPROT1 : out std_ulogic;
     VCUPLDECARQOS0 : out std_logic_vector(3 downto 0);
     VCUPLDECARQOS1 : out std_logic_vector(3 downto 0);
     VCUPLDECARSIZE0 : out std_logic_vector(2 downto 0);
     VCUPLDECARSIZE1 : out std_logic_vector(2 downto 0);
     VCUPLDECARVALID0 : out std_ulogic;
     VCUPLDECARVALID1 : out std_ulogic;
     VCUPLDECAWADDR0 : out std_logic_vector(43 downto 0);
     VCUPLDECAWADDR1 : out std_logic_vector(43 downto 0);
     VCUPLDECAWBURST0 : out std_logic_vector(1 downto 0);
     VCUPLDECAWBURST1 : out std_logic_vector(1 downto 0);
     VCUPLDECAWCACHE0 : out std_logic_vector(3 downto 0);
     VCUPLDECAWCACHE1 : out std_logic_vector(3 downto 0);
     VCUPLDECAWID0 : out std_logic_vector(3 downto 0);
     VCUPLDECAWID1 : out std_logic_vector(3 downto 0);
     VCUPLDECAWLEN0 : out std_logic_vector(7 downto 0);
     VCUPLDECAWLEN1 : out std_logic_vector(7 downto 0);
     VCUPLDECAWPROT0 : out std_ulogic;
     VCUPLDECAWPROT1 : out std_ulogic;
     VCUPLDECAWQOS0 : out std_logic_vector(3 downto 0);
     VCUPLDECAWQOS1 : out std_logic_vector(3 downto 0);
     VCUPLDECAWSIZE0 : out std_logic_vector(2 downto 0);
     VCUPLDECAWSIZE1 : out std_logic_vector(2 downto 0);
     VCUPLDECAWVALID0 : out std_ulogic;
     VCUPLDECAWVALID1 : out std_ulogic;
     VCUPLDECBREADY0 : out std_ulogic;
     VCUPLDECBREADY1 : out std_ulogic;
     VCUPLDECRREADY0 : out std_ulogic;
     VCUPLDECRREADY1 : out std_ulogic;
     VCUPLDECWDATA0 : out std_logic_vector(127 downto 0);
     VCUPLDECWDATA1 : out std_logic_vector(127 downto 0);
     VCUPLDECWLAST0 : out std_ulogic;
     VCUPLDECWLAST1 : out std_ulogic;
     VCUPLDECWVALID0 : out std_ulogic;
     VCUPLDECWVALID1 : out std_ulogic;
     VCUPLENCALL2CADDR : out std_logic_vector(16 downto 0);
     VCUPLENCALL2CRVALID : out std_ulogic;
     VCUPLENCALL2CWDATA : out std_logic_vector(319 downto 0);
     VCUPLENCALL2CWVALID : out std_ulogic;
     VCUPLENCARADDR0 : out std_logic_vector(43 downto 0);
     VCUPLENCARADDR1 : out std_logic_vector(43 downto 0);
     VCUPLENCARBURST0 : out std_logic_vector(1 downto 0);
     VCUPLENCARBURST1 : out std_logic_vector(1 downto 0);
     VCUPLENCARCACHE0 : out std_logic_vector(3 downto 0);
     VCUPLENCARCACHE1 : out std_logic_vector(3 downto 0);
     VCUPLENCARID0 : out std_logic_vector(3 downto 0);
     VCUPLENCARID1 : out std_logic_vector(3 downto 0);
     VCUPLENCARLEN0 : out std_logic_vector(7 downto 0);
     VCUPLENCARLEN1 : out std_logic_vector(7 downto 0);
     VCUPLENCARPROT0 : out std_ulogic;
     VCUPLENCARPROT1 : out std_ulogic;
     VCUPLENCARQOS0 : out std_logic_vector(3 downto 0);
     VCUPLENCARQOS1 : out std_logic_vector(3 downto 0);
     VCUPLENCARSIZE0 : out std_logic_vector(2 downto 0);
     VCUPLENCARSIZE1 : out std_logic_vector(2 downto 0);
     VCUPLENCARVALID0 : out std_ulogic;
     VCUPLENCARVALID1 : out std_ulogic;
     VCUPLENCAWADDR0 : out std_logic_vector(43 downto 0);
     VCUPLENCAWADDR1 : out std_logic_vector(43 downto 0);
     VCUPLENCAWBURST0 : out std_logic_vector(1 downto 0);
     VCUPLENCAWBURST1 : out std_logic_vector(1 downto 0);
     VCUPLENCAWCACHE0 : out std_logic_vector(3 downto 0);
     VCUPLENCAWCACHE1 : out std_logic_vector(3 downto 0);
     VCUPLENCAWID0 : out std_logic_vector(3 downto 0);
     VCUPLENCAWID1 : out std_logic_vector(3 downto 0);
     VCUPLENCAWLEN0 : out std_logic_vector(7 downto 0);
     VCUPLENCAWLEN1 : out std_logic_vector(7 downto 0);
     VCUPLENCAWPROT0 : out std_ulogic;
     VCUPLENCAWPROT1 : out std_ulogic;
     VCUPLENCAWQOS0 : out std_logic_vector(3 downto 0);
     VCUPLENCAWQOS1 : out std_logic_vector(3 downto 0);
     VCUPLENCAWSIZE0 : out std_logic_vector(2 downto 0);
     VCUPLENCAWSIZE1 : out std_logic_vector(2 downto 0);
     VCUPLENCAWVALID0 : out std_ulogic;
     VCUPLENCAWVALID1 : out std_ulogic;
     VCUPLENCBREADY0 : out std_ulogic;
     VCUPLENCBREADY1 : out std_ulogic;
     VCUPLENCRREADY0 : out std_ulogic;
     VCUPLENCRREADY1 : out std_ulogic;
     VCUPLENCWDATA0 : out std_logic_vector(127 downto 0);
     VCUPLENCWDATA1 : out std_logic_vector(127 downto 0);
     VCUPLENCWLAST0 : out std_ulogic;
     VCUPLENCWLAST1 : out std_ulogic;
     VCUPLENCWVALID0 : out std_ulogic;
     VCUPLENCWVALID1 : out std_ulogic;
     VCUPLMCUMAXIICDCARADDR : out std_logic_vector(43 downto 0);
     VCUPLMCUMAXIICDCARBURST : out std_logic_vector(1 downto 0);
     VCUPLMCUMAXIICDCARCACHE : out std_logic_vector(3 downto 0);
     VCUPLMCUMAXIICDCARID : out std_logic_vector(2 downto 0);
     VCUPLMCUMAXIICDCARLEN : out std_logic_vector(7 downto 0);
     VCUPLMCUMAXIICDCARLOCK : out std_ulogic;
     VCUPLMCUMAXIICDCARPROT : out std_logic_vector(2 downto 0);
     VCUPLMCUMAXIICDCARQOS : out std_logic_vector(3 downto 0);
     VCUPLMCUMAXIICDCARSIZE : out std_logic_vector(2 downto 0);
     VCUPLMCUMAXIICDCARVALID : out std_ulogic;
     VCUPLMCUMAXIICDCAWADDR : out std_logic_vector(43 downto 0);
     VCUPLMCUMAXIICDCAWBURST : out std_logic_vector(1 downto 0);
     VCUPLMCUMAXIICDCAWCACHE : out std_logic_vector(3 downto 0);
     VCUPLMCUMAXIICDCAWID : out std_logic_vector(2 downto 0);
     VCUPLMCUMAXIICDCAWLEN : out std_logic_vector(7 downto 0);
     VCUPLMCUMAXIICDCAWLOCK : out std_ulogic;
     VCUPLMCUMAXIICDCAWPROT : out std_logic_vector(2 downto 0);
     VCUPLMCUMAXIICDCAWQOS : out std_logic_vector(3 downto 0);
     VCUPLMCUMAXIICDCAWSIZE : out std_logic_vector(2 downto 0);
     VCUPLMCUMAXIICDCAWVALID : out std_ulogic;
     VCUPLMCUMAXIICDCBREADY : out std_ulogic;
     VCUPLMCUMAXIICDCRREADY : out std_ulogic;
     VCUPLMCUMAXIICDCWDATA : out std_logic_vector(31 downto 0);
     VCUPLMCUMAXIICDCWLAST : out std_ulogic;
     VCUPLMCUMAXIICDCWSTRB : out std_logic_vector(3 downto 0);
     VCUPLMCUMAXIICDCWVALID : out std_ulogic;
     VCUPLMCUSTATUSCLKPLL : out std_ulogic;
     VCUPLPINTREQ : out std_ulogic;
     VCUPLPLLSTATUSPLLLOCK : out std_ulogic;
     VCUPLPWRSUPPLYSTATUSVCCAUX : out std_ulogic;
     VCUPLPWRSUPPLYSTATUSVCUINT : out std_ulogic;
     VCUPLRDATAAXILITEAPB : out std_logic_vector(31 downto 0);
     VCUPLRRESPAXILITEAPB : out std_logic_vector(1 downto 0);
     VCUPLRVALIDAXILITEAPB : out std_ulogic;
     VCUPLWREADYAXILITEAPB : out std_ulogic;
     INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD : in std_ulogic;
     PLVCUARADDRAXILITEAPB : in std_logic_vector(19 downto 0);
     PLVCUARPROTAXILITEAPB : in std_logic_vector(2 downto 0);
     PLVCUARVALIDAXILITEAPB : in std_ulogic;
     PLVCUAWADDRAXILITEAPB : in std_logic_vector(19 downto 0);
     PLVCUAWPROTAXILITEAPB : in std_logic_vector(2 downto 0);
     PLVCUAWVALIDAXILITEAPB : in std_ulogic;
     PLVCUAXIDECCLK : in std_ulogic;
     PLVCUAXIENCCLK : in std_ulogic;
     PLVCUAXILITECLK : in std_ulogic;
     PLVCUAXIMCUCLK : in std_ulogic;
     PLVCUBREADYAXILITEAPB : in std_ulogic;
     PLVCUCORECLK : in std_ulogic;
     PLVCUDECARREADY0 : in std_ulogic;
     PLVCUDECARREADY1 : in std_ulogic;
     PLVCUDECAWREADY0 : in std_ulogic;
     PLVCUDECAWREADY1 : in std_ulogic;
     PLVCUDECBID0 : in std_logic_vector(3 downto 0);
     PLVCUDECBID1 : in std_logic_vector(3 downto 0);
     PLVCUDECBRESP0 : in std_logic_vector(1 downto 0);
     PLVCUDECBRESP1 : in std_logic_vector(1 downto 0);
     PLVCUDECBVALID0 : in std_ulogic;
     PLVCUDECBVALID1 : in std_ulogic;
     PLVCUDECRDATA0 : in std_logic_vector(127 downto 0);
     PLVCUDECRDATA1 : in std_logic_vector(127 downto 0);
     PLVCUDECRID0 : in std_logic_vector(3 downto 0);
     PLVCUDECRID1 : in std_logic_vector(3 downto 0);
     PLVCUDECRLAST0 : in std_ulogic;
     PLVCUDECRLAST1 : in std_ulogic;
     PLVCUDECRRESP0 : in std_logic_vector(1 downto 0);
     PLVCUDECRRESP1 : in std_logic_vector(1 downto 0);
     PLVCUDECRVALID0 : in std_ulogic;
     PLVCUDECRVALID1 : in std_ulogic;
     PLVCUDECWREADY0 : in std_ulogic;
     PLVCUDECWREADY1 : in std_ulogic;
     PLVCUENCALL2CRDATA : in std_logic_vector(319 downto 0);
     PLVCUENCALL2CRREADY : in std_ulogic;
     PLVCUENCARREADY0 : in std_ulogic;
     PLVCUENCARREADY1 : in std_ulogic;
     PLVCUENCAWREADY0 : in std_ulogic;
     PLVCUENCAWREADY1 : in std_ulogic;
     PLVCUENCBID0 : in std_logic_vector(3 downto 0);
     PLVCUENCBID1 : in std_logic_vector(3 downto 0);
     PLVCUENCBRESP0 : in std_logic_vector(1 downto 0);
     PLVCUENCBRESP1 : in std_logic_vector(1 downto 0);
     PLVCUENCBVALID0 : in std_ulogic;
     PLVCUENCBVALID1 : in std_ulogic;
     PLVCUENCL2CCLK : in std_ulogic;
     PLVCUENCRDATA0 : in std_logic_vector(127 downto 0);
     PLVCUENCRDATA1 : in std_logic_vector(127 downto 0);
     PLVCUENCRID0 : in std_logic_vector(3 downto 0);
     PLVCUENCRID1 : in std_logic_vector(3 downto 0);
     PLVCUENCRLAST0 : in std_ulogic;
     PLVCUENCRLAST1 : in std_ulogic;
     PLVCUENCRRESP0 : in std_logic_vector(1 downto 0);
     PLVCUENCRRESP1 : in std_logic_vector(1 downto 0);
     PLVCUENCRVALID0 : in std_ulogic;
     PLVCUENCRVALID1 : in std_ulogic;
     PLVCUENCWREADY0 : in std_ulogic;
     PLVCUENCWREADY1 : in std_ulogic;
     PLVCUMCUCLK : in std_ulogic;
     PLVCUMCUMAXIICDCARREADY : in std_ulogic;
     PLVCUMCUMAXIICDCAWREADY : in std_ulogic;
     PLVCUMCUMAXIICDCBID : in std_logic_vector(2 downto 0);
     PLVCUMCUMAXIICDCBRESP : in std_logic_vector(1 downto 0);
     PLVCUMCUMAXIICDCBVALID : in std_ulogic;
     PLVCUMCUMAXIICDCRDATA : in std_logic_vector(31 downto 0);
     PLVCUMCUMAXIICDCRID : in std_logic_vector(2 downto 0);
     PLVCUMCUMAXIICDCRLAST : in std_ulogic;
     PLVCUMCUMAXIICDCRRESP : in std_logic_vector(1 downto 0);
     PLVCUMCUMAXIICDCRVALID : in std_ulogic;
     PLVCUMCUMAXIICDCWREADY : in std_ulogic;
     PLVCUPLLREFCLKPL : in std_ulogic;
     PLVCURAWRSTN : in std_ulogic;
     PLVCURREADYAXILITEAPB : in std_ulogic;
     PLVCUWDATAAXILITEAPB : in std_logic_vector(31 downto 0);
     PLVCUWSTRBAXILITEAPB : in std_logic_vector(3 downto 0);
     PLVCUWVALIDAXILITEAPB : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  VCU : component is "PRIMITIVE";

----- component XADC -----
component XADC
  generic (
     INIT_40 : bit_vector := X"0000";
     INIT_41 : bit_vector := X"0000";
     INIT_42 : bit_vector := X"0800";
     INIT_43 : bit_vector := X"0000";
     INIT_44 : bit_vector := X"0000";
     INIT_45 : bit_vector := X"0000";
     INIT_46 : bit_vector := X"0000";
     INIT_47 : bit_vector := X"0000";
     INIT_48 : bit_vector := X"0000";
     INIT_49 : bit_vector := X"0000";
     INIT_4A : bit_vector := X"0000";
     INIT_4B : bit_vector := X"0000";
     INIT_4C : bit_vector := X"0000";
     INIT_4D : bit_vector := X"0000";
     INIT_4E : bit_vector := X"0000";
     INIT_4F : bit_vector := X"0000";
     INIT_50 : bit_vector := X"0000";
     INIT_51 : bit_vector := X"0000";
     INIT_52 : bit_vector := X"0000";
     INIT_53 : bit_vector := X"0000";
     INIT_54 : bit_vector := X"0000";
     INIT_55 : bit_vector := X"0000";
     INIT_56 : bit_vector := X"0000";
     INIT_57 : bit_vector := X"0000";
     INIT_58 : bit_vector := X"0000";
     INIT_59 : bit_vector := X"0000";
     INIT_5A : bit_vector := X"0000";
     INIT_5B : bit_vector := X"0000";
     INIT_5C : bit_vector := X"0000";
     INIT_5D : bit_vector := X"0000";
     INIT_5E : bit_vector := X"0000";
     INIT_5F : bit_vector := X"0000";
     IS_CONVSTCLK_INVERTED : bit := '0';
     IS_DCLK_INVERTED : bit := '0';
     SIM_DEVICE : string := "7SERIES";
     SIM_MONITOR_FILE : string := "design.txt"
  );
  port (
     ALM : out std_logic_vector(7 downto 0);
     BUSY : out std_ulogic;
     CHANNEL : out std_logic_vector(4 downto 0);
     DO : out std_logic_vector(15 downto 0);
     DRDY : out std_ulogic;
     EOC : out std_ulogic;
     EOS : out std_ulogic;
     JTAGBUSY : out std_ulogic;
     JTAGLOCKED : out std_ulogic;
     JTAGMODIFIED : out std_ulogic;
     MUXADDR : out std_logic_vector(4 downto 0);
     OT : out std_ulogic;
     CONVST : in std_ulogic;
     CONVSTCLK : in std_ulogic;
     DADDR : in std_logic_vector(6 downto 0);
     DCLK : in std_ulogic;
     DEN : in std_ulogic;
     DI : in std_logic_vector(15 downto 0);
     DWE : in std_ulogic;
     RESET : in std_ulogic;
     VAUXN : in std_logic_vector(15 downto 0);
     VAUXP : in std_logic_vector(15 downto 0);
     VN : in std_ulogic;
     VP : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XADC : component is "PRIMITIVE";

----- component XNOR2 -----
component XNOR2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XNOR2 : component is "PRIMITIVE";

----- component XNOR3 -----
component XNOR3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XNOR3 : component is "PRIMITIVE";

----- component XNOR4 -----
component XNOR4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XNOR4 : component is "PRIMITIVE";

----- component XNOR5 -----
component XNOR5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XNOR5 : component is "PRIMITIVE";

----- component XOR2 -----
component XOR2
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XOR2 : component is "PRIMITIVE";

----- component XOR3 -----
component XOR3
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XOR3 : component is "PRIMITIVE";

----- component XOR4 -----
component XOR4
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XOR4 : component is "PRIMITIVE";

----- component XOR5 -----
component XOR5
  port (
     O : out std_ulogic;
     I0 : in std_ulogic;
     I1 : in std_ulogic;
     I2 : in std_ulogic;
     I3 : in std_ulogic;
     I4 : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XOR5 : component is "PRIMITIVE";

----- component XORCY -----
component XORCY
  port (
     O : out std_ulogic;
     CI : in std_ulogic;
     LI : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XORCY : component is "PRIMITIVE";

----- component XORCY_D -----
component XORCY_D
  port (
     LO : out std_ulogic;
     O : out std_ulogic;
     CI : in std_ulogic;
     LI : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XORCY_D : component is "PRIMITIVE";

----- component XORCY_L -----
component XORCY_L
  port (
     LO : out std_ulogic;
     CI : in std_ulogic;
     LI : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  XORCY_L : component is "PRIMITIVE";

----- component ZHOLD_DELAY -----
component ZHOLD_DELAY
  generic (
     IS_DLYIN_INVERTED : bit := '0';
     ZHOLD_FABRIC : string := "DEFAULT";
     ZHOLD_IFF : string := "DEFAULT"
  );
  port (
     DLYFABRIC : out std_ulogic;
     DLYIFF : out std_ulogic;
     DLYIN : in std_ulogic
  );
end component;
attribute BOX_TYPE of
  ZHOLD_DELAY : component is "PRIMITIVE";

-- END COMPONENT

end VCOMPONENTS;
