m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA/Avoid_latch/Avoid_latch_case1/Quartus_prj/simulation/questa
T_opt
!s110 1759817656
V_51^XVE@NRf57?NNiYoTF3
04 20 4 work tb_Avoid_latch_case1 fast 0
=1-98597aaf6581-68e4afb7-2ee-f9c0
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vAvoid_latch_case1
2D:/FPGA/Avoid_latch/Avoid_latch_case1/RTL/Avoid_latch_case1.v
Z3 !s110 1759817654
!i10b 1
!s100 ^4DC61e9dAfCL6kYUzNTg2
IOY1Y=_QEW@]QP6=Kd9S9K1
R1
w1759817509
8D:/FPGA/Avoid_latch/Avoid_latch_case1/RTL/Avoid_latch_case1.v
FD:/FPGA/Avoid_latch/Avoid_latch_case1/RTL/Avoid_latch_case1.v
!i122 0
L0 1 22
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1759817654.000000
!s107 D:/FPGA/Avoid_latch/Avoid_latch_case1/RTL/Avoid_latch_case1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Avoid_latch/Avoid_latch_case1/RTL|D:/FPGA/Avoid_latch/Avoid_latch_case1/RTL/Avoid_latch_case1.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/FPGA/Avoid_latch/Avoid_latch_case1/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@avoid_latch_case1
vtb_Avoid_latch_case1
2D:/FPGA/Avoid_latch/Avoid_latch_case1/Quartus_prj/../Sim/tb_Avoid_latch_case1.v
R3
!i10b 1
!s100 :UQ<I]Uez^U5:Mf<<g^580
IJNA1]ZHN_Pk4LOXiOB3122
R1
w1759817596
8D:/FPGA/Avoid_latch/Avoid_latch_case1/Quartus_prj/../Sim/tb_Avoid_latch_case1.v
FD:/FPGA/Avoid_latch/Avoid_latch_case1/Quartus_prj/../Sim/tb_Avoid_latch_case1.v
!i122 1
L0 2 28
R4
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/Avoid_latch/Avoid_latch_case1/Quartus_prj/../Sim/tb_Avoid_latch_case1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Avoid_latch/Avoid_latch_case1/Quartus_prj/../Sim|D:/FPGA/Avoid_latch/Avoid_latch_case1/Quartus_prj/../Sim/tb_Avoid_latch_case1.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/FPGA/Avoid_latch/Avoid_latch_case1/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
ntb_@avoid_latch_case1
