// Seed: 2537290954
module module_0;
  wire id_2;
  assign id_1 = 1;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5
);
  wire id_7, id_8;
  assign id_5 = id_1;
  timeunit 1ps;
  module_0 modCall_1 ();
  wire id_9, id_10, id_11;
  wire id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6;
  wire id_7;
  assign id_5 = (id_6.id_7);
  initial #(id_3) if (1'b0);
  wire id_8, id_9, id_10;
  assign id_6 = id_9;
  module_0 modCall_1 ();
endmodule
