<dec f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='184' type='373'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='182'>/// Insert the lower 16-bits of a 32-bit value to a vector,
    /// corresponds to X86::PINSRW.</doc>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='225582' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='225582' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7619' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERKNS_5APIntERNS_15SmallVectorImplIiEERNS4_IS0_EERKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18897' u='r' c='_ZNK4llvm17X86TargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31017' c='_ZNK4llvm17X86TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38847' c='_ZNK4llvm17X86TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39045' c='_ZNK4llvm17X86TargetLowering44SimplifyMultipleUseDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40649' u='r' c='_ZL23combineExtractVectorEltPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43491' u='r' c='_ZL19combineVectorInsertPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50386' c='_ZNK4llvm17X86TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
