//
// x87 Bridge
// Registered adapter from paging's x87 port requests to the x87 streams
//
module x87_bridge (
    input  logic        clk,
    input  logic        reset,

    input  logic        req_valid,          // Paging presents an x87 I/O cycle.
    input  logic        req_data_port,      // 0=f8 command/status; 1=fc operand data.
    input  logic        req_write,          // CPU-to-x87 when set.
    input  logic  [3:0] req_be,
    input  logic [31:0] req_wdata,
    output logic        req_accepted,
    output logic        req_complete,
    output logic        req_read_complete,
    output logic [31:0] req_rdata,
    output logic        posted_pending,     // a posted write still awaits dispatch

    output logic        cmd_valid,          // Registered command-stream request.
    output logic [10:0] cmd_fop,            // ESC opcode plus complete ModR/M FOP.
    input  logic        cmd_ready,

    output logic        word_in_valid,      // CPU supplies one operand/state fragment.
    output logic  [3:0] word_in_be,
    output logic [31:0] word_in_data,
    input  logic        word_in_ready,

    output logic        read_req_valid,     // CPU requests status or output fragment.
    output logic        read_req_data_port,
    output logic  [3:0] read_req_be,
    input  logic        read_req_ready,
    input  logic        read_resp_valid,
    input  logic [31:0] read_resp_data
);

typedef enum logic [2:0] {
    BR_IDLE,
    BR_DISPATCH,
    BR_READ_WAIT,
    BR_COMPLETE
} bridge_state_t;

bridge_state_t state;       // One registered CPU request from capture to completion.
logic          write_r;     // Captured request direction.
logic          data_port_r; // Captured f8/fc port selector.
logic          cmd_dispatch_r; // Captured command-write dispatch predicate.
logic [3:0]    be_r;        // Captured byte lanes for partial transfers.
logic [31:0]   wdata_r;     // Captured CPU write payload.
logic [31:0]   rdata_r;     // Registered CPU read response.

wire dispatch_ready = write_r ? (data_port_r ? word_in_ready : cmd_ready)
                              : read_req_ready;

always_comb begin
    // A write is posted: it completes on acceptance and dispatches from the
    // bridge registers; the next port cycle waits for BR_IDLE, which keeps
    // port order. A read completes when the x87 has answered.
    req_accepted = (state == BR_IDLE) && req_valid;
    req_complete = ((state == BR_IDLE) && req_valid && req_write) ||
                   ((state == BR_COMPLETE) && !write_r);
    req_read_complete = (state == BR_COMPLETE) && !write_r;
    posted_pending = (state == BR_DISPATCH) && write_r;
    req_rdata = rdata_r;

    // Keep the command-stream exclusion seen by the direct m32 path behind
    // the bridge register boundary. This is exactly the request class that
    // enters BR_DISPATCH; retaining it while dispatch stalls avoids a live
    // write/data-port/state decode on direct_release and global issue stall.
    cmd_valid = cmd_dispatch_r;
    cmd_fop = wdata_r[10:0];

    word_in_valid = (state == BR_DISPATCH) && write_r && data_port_r;
    word_in_be = be_r;
    word_in_data = wdata_r;

    read_req_valid = (state == BR_DISPATCH) && !write_r;
    read_req_data_port = data_port_r;
    read_req_be = be_r;
end

always_ff @(posedge clk) begin
    if (reset) begin
        state <= BR_IDLE;
        write_r <= 1'b0;
        data_port_r <= 1'b0;
        cmd_dispatch_r <= 1'b0;
        be_r <= 4'h0;
        wdata_r <= 32'h0;
        rdata_r <= 32'h0;
    end else begin
        case (state)
            BR_IDLE: begin
                if (req_valid) begin
                    write_r <= req_write;
                    data_port_r <= req_data_port;
                    cmd_dispatch_r <= req_write && !req_data_port;
                    be_r <= req_be;
                    wdata_r <= req_wdata;
                    state <= BR_DISPATCH;
                end
            end

            BR_DISPATCH: begin
                if (dispatch_ready) begin
                    cmd_dispatch_r <= 1'b0;
                    state <= write_r ? BR_IDLE : BR_READ_WAIT;
                end
            end

            BR_READ_WAIT: begin
                if (read_resp_valid) begin
                    rdata_r <= read_resp_data;
                    state <= BR_COMPLETE;
                end
            end

            BR_COMPLETE: begin
                cmd_dispatch_r <= 1'b0;
                state <= BR_IDLE;
            end
            default: begin
                cmd_dispatch_r <= 1'b0;
                state <= BR_IDLE;
            end
        endcase
    end
end

// synthesis translate_off
always_ff @(posedge clk) begin
    if (!reset && (cmd_dispatch_r !==
                   ((state == BR_DISPATCH) && write_r && !data_port_r)))
        $fatal(1, "x87 bridge command predicate mismatch");
end
// synthesis translate_on

endmodule
