#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 18 11:17:03 2022
# Process ID: 6660
# Current directory: C:/Xilinx_clase/Lab1/Lab1.runs/synth_1
# Command line: vivado.exe -log pwm_8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_8.tcl
# Log file: C:/Xilinx_clase/Lab1/Lab1.runs/synth_1/pwm_8.vds
# Journal file: C:/Xilinx_clase/Lab1/Lab1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pwm_8.tcl -notrace
Command: synth_design -top pwm_8 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8344 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 455.336 ; gain = 163.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_8' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm_8.vhd:20]
	Parameter DC1 bound to: 8'b00000001 
	Parameter DC2 bound to: 8'b00000010 
	Parameter DC3 bound to: 8'b00000100 
	Parameter DC4 bound to: 8'b00001000 
	Parameter DC5 bound to: 8'b00010000 
	Parameter DC6 bound to: 8'b00100000 
	Parameter DC7 bound to: 8'b01000000 
	Parameter DC8 bound to: 8'b10000000 
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd:11]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register flag_reg in module pwm. This is not a recommended register style for Xilinx devices  [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'pwm_8' (2#1) [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm_8.vhd:20]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 518.266 ; gain = 226.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 518.266 ; gain = 226.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 518.266 ; gain = 226.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'ton_reg' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd:20]
WARNING: [Synth 8-327] inferring latch for variable 'toff_reg' [C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/pwm.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 518.266 ; gain = 226.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[0]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[1]' (LDC) to 'instance[0].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[2]' (LDC) to 'instance[0].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[3]' (LDC) to 'instance[0].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[4]' (LDC) to 'instance[0].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[5]' (LDC) to 'instance[0].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[6]' (LDC) to 'instance[0].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[7]' (LDC) to 'instance[0].u/ton_reg[0]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[8]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[9]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[10]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[11]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[12]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[13]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[14]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[15]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[16]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[17]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[18]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[19]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[20]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[21]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[22]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[23]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[24]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[25]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[26]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[27]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[28]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[29]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[30]' (LDC) to 'instance[0].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/toff_reg[31]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[1]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[2]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[3]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[4]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[5]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[6]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[7]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[8]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[9]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[10]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[11]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[12]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[13]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[14]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[15]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[16]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[17]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[18]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[19]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[20]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[21]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[22]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[23]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[24]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[25]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[26]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[27]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[28]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[29]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[0].u/ton_reg[30]' (LDC) to 'instance[0].u/ton_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instance[0].u/ton_reg[31] )
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[0]' (LDC) to 'instance[1].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[1]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[2]' (LDC) to 'instance[1].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[3]' (LDC) to 'instance[1].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[4]' (LDC) to 'instance[1].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[5]' (LDC) to 'instance[1].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[6]' (LDC) to 'instance[1].u/toff_reg[7]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[7]' (LDC) to 'instance[1].u/ton_reg[1]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[8]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[9]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[10]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[11]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[12]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[13]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[14]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[15]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[16]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[17]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[18]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[19]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[20]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[21]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[22]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[23]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[24]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[25]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[26]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[27]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[28]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[29]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[30]' (LDC) to 'instance[1].u/toff_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/toff_reg[31]' (LDC) to 'instance[1].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/ton_reg[0]' (LDC) to 'instance[1].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/ton_reg[2]' (LDC) to 'instance[1].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/ton_reg[3]' (LDC) to 'instance[1].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/ton_reg[4]' (LDC) to 'instance[1].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/ton_reg[5]' (LDC) to 'instance[1].u/ton_reg[31]'
INFO: [Synth 8-3886] merging instance 'instance[1].u/ton_reg[6]' (LDC) to 'instance[1].u/ton_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instance[1].u/ton_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instance[2].u/ton_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instance[3].u/ton_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instance[4].u/ton_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instance[5].u/ton_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instance[6].u/ton_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instance[7].u/ton_reg[31] )
WARNING: [Synth 8-3332] Sequential element (instance[0].u/ton_reg[31]) is unused and will be removed from module pwm_8.
WARNING: [Synth 8-3332] Sequential element (instance[1].u/ton_reg[31]) is unused and will be removed from module pwm_8.
WARNING: [Synth 8-3332] Sequential element (instance[2].u/ton_reg[31]) is unused and will be removed from module pwm_8.
WARNING: [Synth 8-3332] Sequential element (instance[3].u/ton_reg[31]) is unused and will be removed from module pwm_8.
WARNING: [Synth 8-3332] Sequential element (instance[4].u/ton_reg[31]) is unused and will be removed from module pwm_8.
WARNING: [Synth 8-3332] Sequential element (instance[5].u/ton_reg[31]) is unused and will be removed from module pwm_8.
WARNING: [Synth 8-3332] Sequential element (instance[6].u/ton_reg[31]) is unused and will be removed from module pwm_8.
WARNING: [Synth 8-3332] Sequential element (instance[7].u/ton_reg[31]) is unused and will be removed from module pwm_8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 685.289 ; gain = 393.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 688.203 ; gain = 396.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 688.395 ; gain = 396.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 689.258 ; gain = 397.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 689.258 ; gain = 397.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 689.258 ; gain = 397.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 689.258 ; gain = 397.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 689.258 ; gain = 397.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 689.258 ; gain = 397.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   192|
|3     |LUT1   |   448|
|4     |LUT2   |   896|
|5     |LUT3   |   176|
|6     |LUT4   |    40|
|7     |LUT5   |    87|
|8     |LUT6   |     9|
|9     |FDCE   |   528|
|10    |FDPE   |    72|
|11    |LDC    |    32|
|12    |IBUF   |     3|
|13    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------+------+
|      |Instance          |Module |Cells |
+------+------------------+-------+------+
|1     |top               |       |  2493|
|2     |  \instance[0].u  |pwm    |   310|
|3     |  \instance[1].u  |pwm_0  |   310|
|4     |  \instance[2].u  |pwm_1  |   310|
|5     |  \instance[3].u  |pwm_2  |   310|
|6     |  \instance[4].u  |pwm_3  |   310|
|7     |  \instance[5].u  |pwm_4  |   310|
|8     |  \instance[6].u  |pwm_5  |   310|
|9     |  \instance[7].u  |pwm_6  |   310|
+------+------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 689.258 ; gain = 397.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 689.258 ; gain = 397.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 689.258 ; gain = 397.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 811.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 811.988 ; gain = 520.098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 811.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx_clase/Lab1/Lab1.runs/synth_1/pwm_8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm_8_utilization_synth.rpt -pb pwm_8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 18 11:17:51 2022...
