#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: Oranoutsider
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Dec  2 11:40:28 2023
#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: Oranoutsider
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Dec  2 11:40:02 2023
# pvf -action compile

pvf_reg_constant cnt[26] 0

pvf_reg_constant cnt[25] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[15] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[14] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[13] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[12] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[11] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[15] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[14] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[13] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[12] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[11] 0

pvf_reg_merging  -survived cmos1_mix/vs_o -deleted cmos1_mix/out_vs_1d

pvf_reg_merging  -survived cmos2_mix/vs_o -deleted cmos2_mix/out_vs_1d

pvf_reg_constant video_block_move/u_rgb_display/div_cnt[28] 0

pvf_reg_constant video_block_move/u_rgb_display/div_cnt[27] 0

pvf_reg_constant video_block_move/u_rgb_display/div_cnt[26] 0

pvf_reg_constant video_block_move/u_rgb_display/div_cnt[25] 0

pvf_reg_constant video_block_move/u_rgb_display/div_cnt[24] 0

pvf_reg_constant video_block_move/u_rgb_display/div_cnt[23] 0

pvf_reg_constant video_block_move/u_rgb_display/div_cnt[22] 0

pvf_reg_constant video_block_move/u_rgb_display/div_cnt[21] 0

pvf_reg_constant video_block_move/u_rgb_display/div_cnt[20] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_constant fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/wr_cs_bit0_ff 0

pvf_reg_constant fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/rd_cs_bit0_ff 0

pvf_reg_constant fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant fram_buf/rotate_buf/rotate_fram_buf/U_ipml_sdpram_rotate_fram_buf/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant cmos1_mix/u_gamma/u_R_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit0_ff 0

pvf_reg_constant cmos2_mix/u_gamma/u_R_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit0_ff 0

pvf_reg_constant cmos1_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit0_ff 0

pvf_reg_constant cmos2_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit0_ff 0

pvf_reg_constant cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit0_ff 0

pvf_reg_constant cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit0_ff 0

pvf_reg_constant cmos1_mix/u_gamma/u_R_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit1_bus_ff[0] 0

pvf_reg_constant cmos2_mix/u_gamma/u_R_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit1_bus_ff[0] 0

pvf_reg_constant cmos1_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit1_bus_ff[0] 0

pvf_reg_constant cmos2_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit1_bus_ff[0] 0

pvf_reg_constant cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit1_bus_ff[0] 0

pvf_reg_constant cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit1_bus_ff[0] 0

pvf_reg_constant cmos1_mix/u_gamma/u_R_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit2_bus_ff[0] 0

pvf_reg_constant cmos2_mix/u_gamma/u_R_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit2_bus_ff[0] 0

pvf_reg_constant cmos1_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit2_bus_ff[0] 0

pvf_reg_constant cmos2_mix/u_gamma/u_G_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit2_bus_ff[0] 0

pvf_reg_constant cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit2_bus_ff[0] 0

pvf_reg_constant cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_cs_n -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_ras_n

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

pvf_reg_constant hdmi_in/offset_x[1] 0

pvf_reg_constant hdmi_in/offset_x[0] 0

pvf_reg_constant hdmi_in/offset_y[1] 0

pvf_reg_constant hdmi_in/offset_y[0] 0

pvf_reg_constant hdmi_in/scale_intx[7] 0

pvf_reg_constant hdmi_in/scale_intx[6] 0

pvf_reg_constant hdmi_in/scale_inty[7] 0

pvf_reg_constant hdmi_in/scale_inty[6] 0

# pvf -action synthesize

pvf_reg_constant b_out[0] 0

pvf_reg_constant b_out[1] 0

pvf_reg_constant b_out[2] 0

pvf_reg_constant g_out[0] 0

pvf_reg_constant g_out[1] 0

pvf_reg_constant r_out[0] 0

pvf_reg_constant r_out[1] 0

pvf_reg_constant r_out[2] 0

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_b_16b[1]

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_b_16b[2]

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_b_16b[13]

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_b_16b[14]

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_b_16b[15]

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_g_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_g_16b[1]

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_g_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_g_16b[2]

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_r_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_r_16b[1]

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_r_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_r_16b[2]

pvf_reg_merging  -survived cmos1_mix/u_rgb_togrey/mult_r_16b[0] -deleted cmos1_mix/u_rgb_togrey/mult_r_16b[15]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_b_16b[1]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_b_16b[2]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_b_16b[13]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_b_16b[14]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_b_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_b_16b[15]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_g_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_g_16b[1]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_g_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_g_16b[2]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_r_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_r_16b[1]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_r_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_r_16b[2]

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/mult_r_16b[0] -deleted cmos2_mix/u_rgb_togrey/mult_r_16b[15]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[24] -deleted coms1_reg_config/i2c_data[25]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[24] -deleted coms1_reg_config/i2c_data[26]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[27] -deleted coms1_reg_config/i2c_data[28]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[27] -deleted coms1_reg_config/i2c_data[29]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[27] -deleted coms1_reg_config/i2c_data[30]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[24] -deleted coms1_reg_config/i2c_data[31]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[24] -deleted coms2_reg_config/i2c_data[25]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[24] -deleted coms2_reg_config/i2c_data[26]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[27] -deleted coms2_reg_config/i2c_data[28]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[27] -deleted coms2_reg_config/i2c_data[29]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[27] -deleted coms2_reg_config/i2c_data[30]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[24] -deleted coms2_reg_config/i2c_data[31]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[1]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[3]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[2] -deleted ethernet_test/eth_udp_test/udp_send_data_length[4]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[5]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[6]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[7]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[8]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[9]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[10]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[11]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[12]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[13]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[14]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_send_data_length[0] -deleted ethernet_test/eth_udp_test/udp_send_data_length[15]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[3]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[4]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[5]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[6]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[7]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[8]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[9]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[10]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[11]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[12]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[13]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[14]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[15]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[18]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[19]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[20]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[21]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[22]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[23]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[24]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[25]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[26]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[27]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[28]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[29]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[30]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[31]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[18]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[19]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[20]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[21]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[22]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[23]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[24]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[25]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[26]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[27]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[28]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[29]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[30]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[31]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/check_out[18]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/check_out[17] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/check_out[19]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[1] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[2]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[1] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[3]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[1] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[5]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[1] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[6]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[1] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[7]

pvf_reg_merging  -survived fram_buf/rotate_buf/rd_len[0] -deleted fram_buf/rotate_buf/rd_len[1]

pvf_reg_merging  -survived fram_buf/rotate_buf/rd_len[0] -deleted fram_buf/rotate_buf/rd_len[2]

pvf_reg_merging  -survived fram_buf/rotate_buf/rd_len[1] -deleted fram_buf/rotate_buf/rd_len[3]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[19]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[22] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[23]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[8] -deleted ms72xx_ctl/ms7200_ctl/addr[10]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[8] -deleted ms72xx_ctl/ms7200_ctl/addr[11]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[14] -deleted ms72xx_ctl/ms7200_ctl/addr[15]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[18] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[22]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[17] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[22]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[23]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[9] -deleted ms72xx_ctl/ms7210_ctl/addr[12]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[13] -deleted ms72xx_ctl/ms7210_ctl/addr[14]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[13] -deleted ms72xx_ctl/ms7210_ctl/addr[15]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[20] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[33]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[37]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[38]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[39]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[40]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[42]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[44]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[60]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[61]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[62]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[63]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[65]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[66]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[67]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[68]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[69]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[70]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[71]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[72]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[73]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[74]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[75]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[76]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[77]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[78]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[79]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[81]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[82]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[83]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[84]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[85]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[86]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[87]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[88]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[89]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[90]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[91]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[92]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[93]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[94]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[95]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[97]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[98]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[99]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[100]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[101]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[102]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[103]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[104]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[105]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[106]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[107]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[108]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[109]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[110]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[111]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[113]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[114]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[115]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[116]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[117]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[118]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[119]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[120]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[121]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[122]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[123]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[124]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[125]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[126]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[127]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[129]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[130]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[131]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[132]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[133]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[134]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[135]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[136]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[137]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[138]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[139]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[140]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[141]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[142]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[143]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[144]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[145]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[146]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[147]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[148]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[149]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[150]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[151]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[152]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[153]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[154]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[155]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[156]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[157]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[158]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[159]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[161]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[162]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[163]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[164]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[165]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[166]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[167]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[168]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[169]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[170]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[171]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[172]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[173]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[174]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[175]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[176]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[177]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[178]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[179]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[180]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[181]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[182]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[183]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[184]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[185]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[186]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[187]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[188]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[189]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[190]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[191]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[193]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[194]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[195]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[196]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[197]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[198]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[199]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[200]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[201]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[202]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[203]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[204]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[205]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[206]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[207]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[208]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[209]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[210]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[211]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[212]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[213]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[214]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[215]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[216]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[217]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[218]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[219]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[220]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[221]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[222]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[223]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[225]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[226]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[227]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[228]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[229]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[230]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[231]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[232]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[233]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[234]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[235]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[236]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[237]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[238]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[239]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[240]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[241]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[242]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[243]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[244]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[245]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[246]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[247]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[248]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[249]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[250]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[251]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[252]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[253]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[254]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[255]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[10] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[1]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[2]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[3]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[4]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[5]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[6]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[8] -deleted video_block_move/u_rgb_display/pixel_data[9]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[8] -deleted video_block_move/u_rgb_display/pixel_data[10]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[8] -deleted video_block_move/u_rgb_display/pixel_data[11]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[8] -deleted video_block_move/u_rgb_display/pixel_data[12]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[8] -deleted video_block_move/u_rgb_display/pixel_data[13]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[8] -deleted video_block_move/u_rgb_display/pixel_data[14]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[16]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[17]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[18]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[19]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[20]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[21]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[22]

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[23]

.fromstates coms1_reg_config/config_step[1] coms1_reg_config/config_step[0]
.tostates coms1_reg_config/config_step_reg[2] coms1_reg_config/config_step_reg[1] coms1_reg_config/config_step_reg[0]
.begin
00 001
01 010
10 100
.end


.fromstates coms2_reg_config/config_step[1] coms2_reg_config/config_step[0]
.tostates coms2_reg_config/config_step_reg[2] coms2_reg_config/config_step_reg[1] coms2_reg_config/config_step_reg[0]
.begin
00 001
01 010
10 100
.end


.fromstates ethernet_test/eth_udp_test/state[8] ethernet_test/eth_udp_test/state[7] ethernet_test/eth_udp_test/state[6] ethernet_test/eth_udp_test/state[5] ethernet_test/eth_udp_test/state[4] ethernet_test/eth_udp_test/state[3] ethernet_test/eth_udp_test/state[2] ethernet_test/eth_udp_test/state[1] ethernet_test/eth_udp_test/state[0]
.tostates ethernet_test/eth_udp_test/state_reg[7] ethernet_test/eth_udp_test/state_reg[6] ethernet_test/eth_udp_test/state_reg[5] ethernet_test/eth_udp_test/state_reg[4] ethernet_test/eth_udp_test/state_reg[3] ethernet_test/eth_udp_test/state_reg[2] ethernet_test/eth_udp_test/state_reg[1] ethernet_test/eth_udp_test/state_reg[0]
.begin
000000001 00000001
000000010 00000010
000000100 00000100
000001000 00001000
000010000 00010000
000100000 00100000
010000000 01000000
100000000 10000000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_reg[0]
.begin
0001 0001
0010 0010
0100 0100
1000 1000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state[7] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state[6] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state[5] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state[4] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_reg[7] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_reg[6] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_reg[5] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_reg[4] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_reg[0]
.begin
00000001 00000001
00000010 00000010
00000100 00000100
00001000 00001000
00010000 00010000
00100000 00100000
01000000 01000000
10000000 10000000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state[4] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state_reg[4] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx_mode/state_reg[0]
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state[7] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state[6] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state[5] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state[4] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[7] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[6] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[5] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[4] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_reg[0]
.begin
00000001 00000001
00000010 00000010
00000100 00000100
00001000 00001000
00010000 00010000
00100000 00100000
01000000 01000000
10000000 10000000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state[5] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state[4] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state_reg[5] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state_reg[4] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_tx/send_state_reg[0]
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state[7] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state[6] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state[5] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state[4] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state[3] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state[2] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state_reg[4] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/state_reg[0]
.begin
00000001 00001
00000010 00010
00000100 00100
00100000 01000
10000000 10000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt[3] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt[2] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt[1] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt_reg[7] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt_reg[6] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt_reg[5] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt_reg[4] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/cnt_reg[0]
.begin
0000 00000001
0001 00000010
0010 00000100
0011 00001000
0100 00010000
0101 00100000
0110 01000000
0111 10000000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/state_reg[0]
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[11] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[10] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[9] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[8] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[7] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[6] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[5] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[4] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[3] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[2] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[10] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[9] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[8] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[7] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[6] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[5] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[4] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_reg[0]
.begin
000000000001 00000000001
000000000010 00000000010
000000000100 00000000100
000000001000 00000001000
000000010000 00000010000
000000100000 00000100000
000010000000 00001000000
000100000000 00010000000
001000000000 00100000000
010000000000 01000000000
100000000000 10000000000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state[4] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state[3] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state[2] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state_reg[4] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/state_reg[0]
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state[4] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state[3] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state[2] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state[1] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state[0]
.tostates ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state_reg[4] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state_reg[3] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state_reg[2] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state_reg[1] ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/state_reg[0]
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates fram_buf/wr_rd_ctrl_top/rd_ctrl/test_rd_state[2] fram_buf/wr_rd_ctrl_top/rd_ctrl/test_rd_state[1] fram_buf/wr_rd_ctrl_top/rd_ctrl/test_rd_state[0]
.tostates fram_buf/wr_rd_ctrl_top/rd_ctrl/test_rd_state_reg[2] fram_buf/wr_rd_ctrl_top/rd_ctrl/test_rd_state_reg[1] fram_buf/wr_rd_ctrl_top/rd_ctrl/test_rd_state_reg[0]
.begin
001 001
010 010
100 100
.end


.fromstates fram_buf/wr_rd_ctrl_top/wr_ctrl/wr_port[1] fram_buf/wr_rd_ctrl_top/wr_ctrl/wr_port[0]
.tostates fram_buf/wr_rd_ctrl_top/wr_ctrl/wr_port_3 fram_buf/wr_rd_ctrl_top/wr_ctrl/wr_port_2 fram_buf/wr_rd_ctrl_top/wr_ctrl/wr_port_1 fram_buf/wr_rd_ctrl_top/wr_ctrl/wr_port_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state[4] fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state[3] fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state[2] fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state[1] fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state[0]
.tostates fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[5] fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[4] fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[3] fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[2] fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[1] fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[0]
.begin
00000 000001
00001 000010
00010 000100
00100 001000
01000 010000
10000 100000
.end


.fromstates hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st[2] hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st[1] hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st[0]
.tostates hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st_reg[7] hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st_reg[6] hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st_reg[5] hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st_reg[4] hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st_reg[3] hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st_reg[2] hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st_reg[1] hdmi_in/u_image_scaler_b/u0_data_stream_ctr/scaler_st_reg[0]
.begin
000 00000001
001 00000010
010 00000100
011 00001000
100 00010000
101 00100000
110 01000000
111 10000000
.end


.fromstates hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st[2] hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st[1] hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st[0]
.tostates hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st_reg[7] hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st_reg[6] hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st_reg[5] hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st_reg[4] hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st_reg[3] hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st_reg[2] hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st_reg[1] hdmi_in/u_image_scaler_g/u0_data_stream_ctr/scaler_st_reg[0]
.begin
000 00000001
001 00000010
010 00000100
011 00001000
100 00010000
101 00100000
110 01000000
111 10000000
.end


.fromstates hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st[2] hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st[1] hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st[0]
.tostates hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st_reg[7] hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st_reg[6] hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st_reg[5] hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st_reg[4] hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st_reg[3] hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st_reg[2] hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st_reg[1] hdmi_in/u_image_scaler_r/u0_data_stream_ctr/scaler_st_reg[0]
.begin
000 00000001
001 00000010
010 00000100
011 00001000
100 00010000
101 00100000
110 01000000
111 10000000
.end


.fromstates ms72xx_ctl/iic_dri_rx/state[2] ms72xx_ctl/iic_dri_rx/state[1] ms72xx_ctl/iic_dri_rx/state[0]
.tostates ms72xx_ctl/iic_dri_rx/state_reg[6] ms72xx_ctl/iic_dri_rx/state_reg[5] ms72xx_ctl/iic_dri_rx/state_reg[4] ms72xx_ctl/iic_dri_rx/state_reg[3] ms72xx_ctl/iic_dri_rx/state_reg[2] ms72xx_ctl/iic_dri_rx/state_reg[1] ms72xx_ctl/iic_dri_rx/state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates ms72xx_ctl/iic_dri_tx/state[2] ms72xx_ctl/iic_dri_tx/state[1] ms72xx_ctl/iic_dri_tx/state[0]
.tostates ms72xx_ctl/iic_dri_tx/state_reg[6] ms72xx_ctl/iic_dri_tx/state_reg[5] ms72xx_ctl/iic_dri_tx/state_reg[4] ms72xx_ctl/iic_dri_tx/state_reg[3] ms72xx_ctl/iic_dri_tx/state_reg[2] ms72xx_ctl/iic_dri_tx/state_reg[1] ms72xx_ctl/iic_dri_tx/state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates ms72xx_ctl/ms7200_ctl/state[6] ms72xx_ctl/ms7200_ctl/state[5] ms72xx_ctl/ms7200_ctl/state[4] ms72xx_ctl/ms7200_ctl/state[3] ms72xx_ctl/ms7200_ctl/state[2] ms72xx_ctl/ms7200_ctl/state[1] ms72xx_ctl/ms7200_ctl/state[0]
.tostates ms72xx_ctl/ms7200_ctl/state_reg[4] ms72xx_ctl/ms7200_ctl/state_reg[3] ms72xx_ctl/ms7200_ctl/state_reg[2] ms72xx_ctl/ms7200_ctl/state_reg[1] ms72xx_ctl/ms7200_ctl/state_reg[0]
.begin
0000001 00001
0000010 00010
0000100 00100
0010000 01000
0100000 10000
.end


.fromstates ms72xx_ctl/ms7210_ctl/state[5] ms72xx_ctl/ms7210_ctl/state[4] ms72xx_ctl/ms7210_ctl/state[3] ms72xx_ctl/ms7210_ctl/state[2] ms72xx_ctl/ms7210_ctl/state[1] ms72xx_ctl/ms7210_ctl/state[0]
.tostates ms72xx_ctl/ms7210_ctl/state_reg[5] ms72xx_ctl/ms7210_ctl/state_reg[4] ms72xx_ctl/ms7210_ctl/state_reg[3] ms72xx_ctl/ms7210_ctl/state_reg[2] ms72xx_ctl/ms7210_ctl/state_reg[1] ms72xx_ctl/ms7210_ctl/state_reg[0]
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[0]
.begin
00000 0000000001
00001 0000000010
00010 0000000100
00011 0000001000
00100 0000010000
00101 0000100000
00110 0001000000
00111 0010000000
01000 0100000000
01001 1000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]
.begin
00000 00000001
00001 00000010
00010 00000100
00011 00001000
00100 00010000
00101 00100000
00110 01000000
01011 10000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[19] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[18] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[17] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[16] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[14] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[13] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[12] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[11] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[0]
.begin
00000 00000000000000000001
00001 00000000000000000010
00010 00000000000000000100
00011 00000000000000001000
00100 00000000000000010000
00101 00000000000000100000
00110 00000000000001000000
00111 00000000000010000000
01000 00000000000100000000
01001 00000000001000000000
01010 00000000010000000000
01011 00000000100000000000
01100 00000001000000000000
01101 00000010000000000000
01110 00000100000000000000
01111 00001000000000000000
10000 00010000000000000000
10001 00100000000000000000
10010 01000000000000000000
10011 10000000000000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[0]
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[0]
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
.begin
00 01
11 10
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
.begin
00 01
11 10
.end


pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[3]

.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[9] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[8] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[7] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[0]
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[0]
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[1] -deleted video_block_move/u_rgb_display/pixel_data[15]

pvf_reg_constant cmos1_mix/black_de 0

pvf_reg_constant cmos1_mix/black_cnt[0] 0

pvf_reg_constant cmos1_mix/black_cnt[1] 0

pvf_reg_constant cmos1_mix/black_cnt[2] 0

pvf_reg_constant cmos1_mix/black_cnt[3] 0

pvf_reg_constant cmos1_mix/black_cnt[4] 0

pvf_reg_constant cmos1_mix/black_cnt[5] 0

pvf_reg_constant cmos1_mix/black_cnt[6] 0

pvf_reg_constant cmos1_mix/black_cnt[7] 0

pvf_reg_constant cmos1_mix/black_cnt[8] 0

pvf_reg_constant cmos1_mix/black_cnt[9] 0

pvf_reg_constant cmos1_mix/black_cnt[10] 0

pvf_reg_constant cmos1_mix/black_cnt[11] 0

pvf_reg_constant cmos1_mix/u_rgb_togrey/mult_b_16b[0] 0

pvf_reg_constant cmos1_mix/u_rgb_togrey/mult_g_16b[0] 0

pvf_reg_constant cmos1_mix/u_rgb_togrey/mult_r_16b[0] 0

pvf_reg_constant cmos2_mix/u_rgb_togrey/mult_b_16b[0] 0

pvf_reg_constant cmos2_mix/u_rgb_togrey/mult_g_16b[0] 0

pvf_reg_constant cmos2_mix/u_rgb_togrey/mult_r_16b[0] 0

pvf_reg_merging  -survived coms1_reg_config/i2c_data[0] -deleted coms1_reg_config/i2c_data[24]

pvf_reg_constant coms1_reg_config/i2c_data[0] 0

pvf_reg_constant coms1_reg_config/i2c_data[27] 1

pvf_reg_merging  -survived coms2_reg_config/i2c_data[0] -deleted coms2_reg_config/i2c_data[24]

pvf_reg_constant coms2_reg_config/i2c_data[0] 0

pvf_reg_constant coms2_reg_config/i2c_data[27] 1

pvf_reg_constant ethernet_test/eth_udp_test/udp_send_data_length[0] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/op[2] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/check_out[17] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[17] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/check_out[17] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[16] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[0] 1

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx_mode/ip_send_type[1] 0

pvf_reg_constant fram_buf/rd_buf/rotate_cell/rd_cnt[1] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[0] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_constant ms72xx_ctl/ms7200_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[10] -deleted ms72xx_ctl/ms7200_ctl/addr[14]

pvf_reg_constant ms72xx_ctl/ms7200_ctl/addr[10] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[0] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_constant ms72xx_ctl/ms7210_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[12] -deleted ms72xx_ctl/ms7210_ctl/addr[13]

pvf_reg_constant ms72xx_ctl/ms7210_ctl/addr[12] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync/sig_async_r2[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2] 0

pvf_reg_constant video_block_move/u_rgb_display/pixel_data[0] 1

pvf_reg_merging  -survived video_block_move/u_rgb_display/pixel_data[0] -deleted video_block_move/u_rgb_display/pixel_data[1]

pvf_reg_constant cmos2_mix/gamma_ctrl_1d[0] 0

pvf_reg_constant cmos2_mix/gamma_ctrl_1d[1] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[1] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[2] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[3] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[5] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[6] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[7] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[8] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[9] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[10] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[11] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[12] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[13] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[14] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell1/wr_rotate_180_1d 0

pvf_reg_constant fram_buf/rd_buf/rd_cell1/rotate_180_1d 0

pvf_reg_constant fram_buf/rd_buf/rd_cell3/wr_rotate_180_1d 0

pvf_reg_constant fram_buf/rd_buf/rd_cell3/rotate_180_1d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_1[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row1_1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row1_1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_1[2] 0

pvf_reg_constant cmos2_mix/saturation_ctrl_1d 0

pvf_reg_constant cmos2_mix/sobel_ctrl_1d 0

pvf_reg_constant cmos2_mix/grey_ctrl_1d 0

pvf_reg_constant cmos2_mix/gamma_ctrl_2d[0] 0

pvf_reg_constant cmos2_mix/gamma_ctrl_2d[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row1_1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row1_1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_1[2] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell1/wr_rotate_180_2d 0

pvf_reg_constant fram_buf/rd_buf/rd_cell1/rotate_180_2d 0

pvf_reg_constant fram_buf/rd_buf/rd_cell3/wr_rotate_180_2d 0

pvf_reg_constant fram_buf/rd_buf/rd_cell3/rotate_180_2d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_1[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row1_2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row1_2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row2_1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row2_1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_1[2] 0

pvf_reg_constant cmos2_mix/saturation_ctrl_2d 0

pvf_reg_constant cmos2_mix/sobel_ctrl_2d 0

pvf_reg_constant cmos2_mix/grey_ctrl_2d 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row1_2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row1_2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row1_2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row2_1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row2_1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row1_2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_1[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_1[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row2_2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row2_2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row3_1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row3_1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row2_2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row2_2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row2_2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row3_1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row3_1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row2_2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_1[2] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[7] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[8] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[9] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[10] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[11] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[12] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[13] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[14] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[15] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[16] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[17] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[18] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[19] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[20] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[21] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[22] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[23] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[24] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[25] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[26] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[27] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[28] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[29] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[30] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[31] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[9] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[10] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[11] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[12] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[13] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[14] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[15] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[16] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[17] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[18] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[19] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[20] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[21] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[22] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[23] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[24] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[25] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[26] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[27] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[28] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[29] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[30] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[31] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row3_2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_row3_2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_row3_2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row3_2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_row3_2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_row3_2[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[5] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[8] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[10] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[12] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[2] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[4] 1

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_h1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_h1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_h1[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_h1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_h1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_h1[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_h1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_h1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_h1[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mid_h1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mid_h1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_h1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_h1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_h1[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h1[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h1[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_h1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_h1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_h1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_h1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_h1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_h1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_h1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_h1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_h1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/max_h1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/max_h1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mid_h1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mid_h1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/min_h1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/min_h1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_h1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_h1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_h1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_h1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_h1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_h1[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_h2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_h2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_h2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_h2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_h2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_h2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_h2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_h2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_h2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mid_h2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mid_h2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_h2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_h2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_h2[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h2[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h2[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_h2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_h2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_h2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_h2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_h2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_h2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_h2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_h2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_h2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/max_h2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/max_h2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mid_h2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mid_h2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/min_h2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/min_h2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_h2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_h2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_h2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_h2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_h2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_h2[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h2[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h2[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h2[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_h3[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_h3[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_h3[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_h3[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_h3[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_h3[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_h3[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_h3[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_h3[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h3[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_h3[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mid_h3[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mid_h3[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h3[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_h3[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h3[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h3[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h3[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_h3[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_h3[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_h3[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h3[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_h3[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_h3[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_h3[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_h3[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_h3[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_h3[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_h3[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_h3[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_h3[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/max_h3[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/max_h3[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mid_h3[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mid_h3[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/min_h3[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/min_h3[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_h3[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_h3[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_h3[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_h3[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_h3[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_h3[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h3[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h3[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h3[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_max[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_max[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/min_max[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_mid[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_mid[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mid_mid[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_min[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_min[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/max_min[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_max[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/min_max[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mid_mid[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mid_mid[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_min[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/max_min[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_max[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_mid[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_mid[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mid_mid[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_min[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_max[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_max[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/min_max[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_mid[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_mid[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mid_mid[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_min[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_min[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/max_min[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/min_max[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/min_max[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mid_mid[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mid_mid[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/max_min[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/max_min[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_max[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_max[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_max[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_mid[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_mid[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mid_mid[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_min[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_min[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/max_min[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/tx_data[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/tx_data[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/tx_data[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/tx_data[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/tx_data[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/tx_data[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/tx_data[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/tx_data[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/tx_data[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/tx_data[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/tx_data[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/tx_data[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/tx_data[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/tx_data[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/tx_data_R[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/tx_data_R[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/tx_data_R[2] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/tx_data_G[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/tx_data_G[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/tx_data_B[0] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/tx_data_B[1] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/tx_data_B[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/tx_data_R[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/tx_data_R[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/tx_data_R[2] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/tx_data_G[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/tx_data_G[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/tx_data_B[0] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/tx_data_B[1] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/tx_data_B[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap 0

pvf_reg_merging  -survived cmos2_mix/saturation_vs_1d -deleted cmos2_mix/u_up_median_filter/o_vs

pvf_reg_merging  -survived fram_buf/rd_buf/wr_rotate_90_1d -deleted fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rotate_90_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_fsync_1d -deleted fram_buf/rd_buf/rd_cell2/wr_fsync_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_fsync_1d -deleted fram_buf/rd_buf/rotate_cell/wr_fsync_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_fsync_1d -deleted fram_buf/rd_buf/rd_cell3/wr_fsync_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_fsync_1d -deleted vs_out

pvf_reg_merging  -survived fram_buf/rd_buf/rd_fsync_1d -deleted fram_buf/rd_buf/u_osd_display/pos_vs_d0

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_fsync_1d -deleted fram_buf/rd_buf/rd_fsync_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_fsync_1d -deleted fram_buf/rd_buf/rd_cell2/rd_fsync_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_fsync_1d -deleted fram_buf/rd_buf/rd_cell3/rd_fsync_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_fsync_1d -deleted fram_buf/rd_buf/rotate_cell/rd_fsync_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_en_1d -deleted fram_buf/rd_buf/rotate_cell/wr_en_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_en_1d -deleted fram_buf/rd_buf/rd_en_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_en_1d -deleted fram_buf/rd_buf/rd_cell2/rd_en_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_en_1d -deleted fram_buf/rd_buf/rd_cell3/rd_en_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_en_1d -deleted fram_buf/rd_buf/rotate_cell/rd_en_1d

pvf_reg_merging  -survived cmos2_mix/u_gamma/gamma_vs -deleted cmos2_mix/vs_i_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/ddr_rstn_1d -deleted fram_buf/rd_buf/rd_cell2/ddr_rstn_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/ddr_rstn_1d -deleted fram_buf/rd_buf/rotate_cell/ddr_rstn_1d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/ddr_rstn_1d -deleted fram_buf/rd_buf/rd_cell3/ddr_rstn_1d

pvf_reg_merging  -survived cmos1_mix/saturation_vs_1d -deleted cmos1_mix/u_up_median_filter/o_vs

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0]

pvf_reg_merging  -survived cmos2_mix/out_de_1d -deleted cmos2_mix/u_rgb_togrey/i_de_1d

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/i_vs_1d -deleted cmos2_mix/vs_o

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_fsync_2d -deleted fram_buf/rd_buf/rd_cell2/wr_fsync_2d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_fsync_2d -deleted fram_buf/rd_buf/rotate_cell/wr_fsync_2d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_fsync_2d -deleted fram_buf/rd_buf/rd_cell3/wr_fsync_2d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/ddr_rstn_2d -deleted fram_buf/rd_buf/rd_cell2/ddr_rstn_2d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/ddr_rstn_2d -deleted fram_buf/rd_buf/rotate_cell/ddr_rstn_2d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/ddr_rstn_2d -deleted fram_buf/rd_buf/rd_cell3/ddr_rstn_2d

pvf_reg_merging  -survived fram_buf/rd_buf/wr_rotate_90_2d -deleted fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rotate_90_2d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/mac_send_end_d0 -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/mac_send_end_1d

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/mac_send_end_d0 -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/mac_send_end_1d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived cmos2_mix/u_rgb_togrey/o_vs -deleted fram_buf/wr_buf/wr_cell3/wr_fsync_1d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_data_1d[7:0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/ip_rx_data_1d[7:0]

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_en_2d -deleted fram_buf/rd_buf/rd_en_2d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_en_2d -deleted fram_buf/rd_buf/rd_cell2/rd_en_2d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/rd_en_2d -deleted fram_buf/rd_buf/rd_cell3/rd_en_2d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_en_2d -deleted fram_buf/rd_buf/rotate_cell/wr_en_2d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_fsync_3d -deleted fram_buf/rd_buf/rd_cell2/wr_fsync_3d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_fsync_3d -deleted fram_buf/rd_buf/rotate_cell/wr_fsync_3d

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_fsync_3d -deleted fram_buf/rd_buf/rd_cell3/wr_fsync_3d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived fram_buf/rd_buf/rd_cell1/wr_en_3d -deleted fram_buf/rd_buf/rotate_cell/wr_en_3d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[15]

pvf_reg_merging  -survived fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[3] -deleted fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[2] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[39]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[11] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[11] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[44]

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[13] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[14] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[17] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[18] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[19] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[21] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[22] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[23] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[25] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[27] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[29] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_merging  -survived rstn_1ms[14] -deleted rstn_1ms[15]

pvf_reg_merging  -survived cmos1_mix/u_sobel/mat_3x3_inst/col_cnt[9] -deleted cmos1_mix/u_sobel/mat_3x3_inst/col_cnt[10]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[9] -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[10]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/col_cnt[9] -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/col_cnt[10]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/col_cnt[9] -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/col_cnt[10]

pvf_reg_merging  -survived cmos2_mix/u_sobel/mat_3x3_inst/col_cnt[9] -deleted cmos2_mix/u_sobel/mat_3x3_inst/col_cnt[10]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[9] -deleted cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[10]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/col_cnt[9] -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/col_cnt[10]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/col_cnt[9] -deleted cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/col_cnt[10]

pvf_reg_merging  -survived ethernet_test/cnt_timer[25] -deleted ethernet_test/cnt_timer[26]

pvf_reg_merging  -survived ethernet_test/cnt_timer[25] -deleted ethernet_test/cnt_timer[27]

pvf_reg_merging  -survived ethernet_test/cnt_timer[25] -deleted ethernet_test/cnt_timer[28]

pvf_reg_merging  -survived ethernet_test/cnt_timer[25] -deleted ethernet_test/cnt_timer[29]

pvf_reg_merging  -survived ethernet_test/cnt_timer[25] -deleted ethernet_test/cnt_timer[30]

pvf_reg_merging  -survived ethernet_test/cnt_timer[25] -deleted ethernet_test/cnt_timer[31]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[5]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[21]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[22]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[23]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[24]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[25]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[26]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[5]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[21]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[22]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[23]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[24]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[25]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[26]

pvf_reg_merging  -survived sync_vg/v_count[10] -deleted sync_vg/v_count[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_constant rstn_1ms[14] 0

pvf_reg_constant cmos1_mix/u_sobel/mat_3x3_inst/col_cnt[9] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[9] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/col_cnt[9] 0

pvf_reg_constant cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/col_cnt[9] 0

pvf_reg_constant cmos2_mix/u_sobel/mat_3x3_inst/col_cnt[9] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[9] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/col_cnt[9] 0

pvf_reg_constant cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/col_cnt[9] 0

pvf_reg_constant ethernet_test/cnt_timer[25] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/fre_cnt[5] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/twr_cnt[4] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/fre_cnt[5] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/twr_cnt[4] 0

pvf_reg_constant sync_vg/v_count[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[0] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_reg[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[1] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[6] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[7] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[8] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[9] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[10] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[11] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[12] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[13] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[14] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/update_req_r 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/count[7] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[3] 1

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[5] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[2] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[3] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[6] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[9] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[10] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[11] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[12] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[13] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[16] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[1] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[2] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[3] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[5] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[6] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[7] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[8] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[10] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[11] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[12] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[13] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[16] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/trans_byte_max[3] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/trans_byte_max[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_pass 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1:0]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[1]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[4]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[5]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[7]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[8]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[14]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[15]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[4]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[9]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[14]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[16:0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp4[16:0]

pvf_reg_merging  -survived fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[3] -deleted fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[5]

pvf_reg_merging  -survived fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1]

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/trans_byte_max[1] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/trans_byte_max[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] 0

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0] -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/row_cnt[10:0] -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/row_cnt[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/col_cnt[10:0] -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0] -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0] -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/row_cnt[10:0] -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/row_cnt[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/col_cnt[10:0] -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/col_cnt[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0] -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0] -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0] -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0] -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0] -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0] -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0] -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0] -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0] -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb -deleted cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb

pvf_reg_merging  -survived coms1_reg_config/clock_20k_cnt[10:0] -deleted coms2_reg_config/clock_20k_cnt[10:0]

pvf_reg_merging  -survived coms1_reg_config/clock_20k -deleted coms2_reg_config/clock_20k

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_1 -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_1

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_1 -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_flag_1

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_2 -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_2

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_2 -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_flag_2

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_3 -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_3

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_3 -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_flag_3

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4 -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_4

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4 -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_flag_4

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_5 -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_5

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_5 -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_flag_5

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_6 -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_6

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_6 -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_flag_6

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_7 -deleted cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_7

pvf_reg_merging  -survived cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_7 -deleted cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_flag_7

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_1 -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_1

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/row_cnt[10:0] -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/row_cnt[10:0]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/col_cnt[10:0] -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/col_cnt[10:0]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_2 -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_2

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_3 -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_3

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_4 -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_4

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_5 -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_5

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_6 -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_6

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_flag_7 -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_flag_7

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0] -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0] -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0] -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0] -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0] -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0] -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty

pvf_reg_merging  -survived cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb -deleted cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb

pvf_reg_merging  -survived hdmi_in/u_image_scaler_b/u0_data_stream_ctr/w_addr[10:0] -deleted hdmi_in/u_image_scaler_g/u0_data_stream_ctr/w_addr[10:0]

pvf_reg_merging  -survived hdmi_in/u_image_scaler_b/u0_data_stream_ctr/w_addr[10:0] -deleted hdmi_in/u_image_scaler_r/u0_data_stream_ctr/w_addr[10:0]

pvf_reg_merging  -survived hdmi_in/u_image_scaler_b/u0_data_stream_ctr/w_row_pixel_cnt[15:0] -deleted hdmi_in/u_image_scaler_g/u0_data_stream_ctr/w_row_pixel_cnt[15:0]

pvf_reg_merging  -survived hdmi_in/u_image_scaler_b/u0_data_stream_ctr/w_row_pixel_cnt[15:0] -deleted hdmi_in/u_image_scaler_r/u0_data_stream_ctr/w_row_pixel_cnt[15:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_constant cmos1_mix/u_rgb_togrey/add_16b[0] 0

pvf_reg_constant cmos1_mix/u_rgb_togrey/add_16b[1] 0

pvf_reg_constant cmos1_mix/u_rgb_togrey/add_16b[2] 0

pvf_reg_constant cmos2_mix/u_rgb_togrey/add_16b[0] 0

pvf_reg_constant cmos2_mix/u_rgb_togrey/add_16b[1] 0

pvf_reg_constant cmos2_mix/u_rgb_togrey/add_16b[2] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[3] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[9] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[10] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[11] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[12] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[13] 0

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[17] 0

pvf_reg_constant hdmi_in/dest_height_i[0] 0

pvf_reg_constant hdmi_in/dest_height_i[1] 0

pvf_reg_constant hdmi_in/dest_width_i[0] 0

pvf_reg_constant hdmi_in/dest_width_i[1] 0

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[7] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[8]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[7] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[14]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[31]

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_cnt[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_cnt[1] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell1/wr_cnt[0] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell1/wr_cnt[1] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell1/wr_cnt[2] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell1/wr_cnt[3] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell1/wr_cnt[4] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell2/wr_cnt[0] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell2/wr_cnt[1] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell2/wr_cnt[2] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell2/wr_cnt[3] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell2/wr_cnt[4] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell2/wr_cnt[5] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell3/wr_cnt[0] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell3/wr_cnt[1] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell3/wr_cnt[2] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell3/wr_cnt[3] 0

pvf_reg_constant fram_buf/rd_buf/rd_cell3/wr_cnt[4] 0

pvf_reg_constant fram_buf/rd_buf/rotate_cell/wr_cnt[0] 0

pvf_reg_constant fram_buf/rd_buf/rotate_cell/wr_cnt[1] 0

pvf_reg_constant fram_buf/rd_buf/rotate_cell/wr_cnt[2] 0

pvf_reg_constant fram_buf/rd_buf/rotate_cell/wr_cnt[3] 0

pvf_reg_constant fram_buf/rd_buf/rotate_cell/wr_cnt[4] 0

pvf_reg_constant fram_buf/rd_buf/rotate_cell/wr_cnt[5] 0

pvf_reg_constant fram_buf/rd_buf/rotate_cell/wr_cnt[6] 0

pvf_reg_constant fram_buf/rotate_buf/rd_cnt[0] 0

pvf_reg_constant fram_buf/rotate_buf/rd_cnt[1] 0

pvf_reg_constant fram_buf/rotate_buf/rd_cnt[2] 0

pvf_reg_constant fram_buf/rotate_buf/rd_cnt[3] 0

pvf_reg_constant fram_buf/rotate_buf/rd_cnt[4] 0

pvf_reg_constant fram_buf/rotate_buf/rd_cnt[5] 0

pvf_reg_constant fram_buf/rotate_buf/rd_cnt[6] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[0] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[1] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[2] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[3] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[4] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[5] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[6] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[7] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[10] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[11] 0

pvf_reg_constant fram_buf/rotate_buf/x_cnt[12] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_id[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_id[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_id[2] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_id[3] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_cnt[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_cnt[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_id[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_id[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_id[2] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_id[3] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell3/rd_cnt[0] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell3/rd_cnt[1] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell3/rd_cnt[2] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell3/rd_cnt[3] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell3/rd_cnt[4] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell1/rd_cnt[0] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell1/rd_cnt[1] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell1/rd_cnt[2] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell1/rd_cnt[3] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell1/rd_cnt[4] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell2/rd_cnt[0] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell2/rd_cnt[1] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell2/rd_cnt[2] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell2/rd_cnt[3] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell2/rd_cnt[4] 0

pvf_reg_constant fram_buf/wr_buf/wr_cell2/rd_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[0] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_ctrl/axi_awid[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_ctrl/axi_awid[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_ctrl/axi_awid[2] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_ctrl/axi_awid[3] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_arid[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_arid[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_arid[2] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_arid[3] 0

pvf_reg_constant fram_buf/rotate_buf/pix_cnt[1] 0

pvf_reg_constant fram_buf/rotate_buf/pix_cnt[2] 0

pvf_reg_constant fram_buf/rotate_buf/pix_cnt[3] 0

pvf_reg_constant fram_buf/rotate_buf/pix_cnt[4] 0

pvf_reg_constant fram_buf/rotate_buf/pix_cnt[5] 0

pvf_reg_constant fram_buf/rotate_buf/pix_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36] 0

pvf_reg_merging  -survived fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_len[0] -deleted fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_len[1]

pvf_reg_merging  -survived fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_arlen[0] -deleted fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_arlen[1]

pvf_reg_merging  -survived fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_len[0] -deleted fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_len[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]

pvf_reg_merging  -survived fram_buf/wr_rd_ctrl_top/wr_ctrl/axi_awlen[0] -deleted fram_buf/wr_rd_ctrl_top/wr_ctrl/axi_awlen[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[1]

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_addr[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_addr[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/rd_addr[2] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[2] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[2] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_ctrl/axi_awaddr[0] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_ctrl/axi_awaddr[1] 0

pvf_reg_constant fram_buf/wr_rd_ctrl_top/wr_ctrl/axi_awaddr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7]

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[32]

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/update_cal_req 0

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[16]

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[0] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[0]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp2[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp3[0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata_en[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable_d

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_enable_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_packet_length[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[0] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[1]

pvf_reg_merging  -survived ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[2] -deleted ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[7]

pvf_reg_constant ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/checksum_tmp6[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[0] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/update_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/ddrphy_update_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_rem_flag 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2]
