#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d877394fe0 .scope module, "testbench" "testbench" 2 16;
 .timescale 0 0;
v000001d877402240_0 .net "PC", 31 0, v000001d8773f9a60_0;  1 drivers
v000001d877403280_0 .var "clk", 0 0;
v000001d877403b40_0 .net "clkout", 0 0, L_000001d8773f7920;  1 drivers
v000001d877402b00_0 .net "cycles_consumed", 31 0, v000001d877401b30_0;  1 drivers
v000001d877402880_0 .net "regs0", 31 0, L_000001d8773f7370;  1 drivers
v000001d877402f60_0 .net "regs1", 31 0, L_000001d8773f6ce0;  1 drivers
v000001d877403960_0 .net "regs2", 31 0, L_000001d8773f6d50;  1 drivers
v000001d877402060_0 .net "regs3", 31 0, L_000001d8773f6dc0;  1 drivers
v000001d8774038c0_0 .net "regs4", 31 0, L_000001d8773f74c0;  1 drivers
v000001d8774033c0_0 .net "regs5", 31 0, L_000001d8773f6ea0;  1 drivers
v000001d877403820_0 .var "rst", 0 0;
S_000001d877396310 .scope module, "cpu" "processor" 2 29, 3 4 0, S_000001d877394fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001d877396e50 .param/l "RType" 0 4 9, C4<000000>;
P_000001d877396e88 .param/l "add" 0 4 11, C4<100000>;
P_000001d877396ec0 .param/l "addi" 0 4 13, C4<001000>;
P_000001d877396ef8 .param/l "addu" 0 4 11, C4<100001>;
P_000001d877396f30 .param/l "and_" 0 4 11, C4<100100>;
P_000001d877396f68 .param/l "andi" 0 4 13, C4<001100>;
P_000001d877396fa0 .param/l "beq" 0 4 13, C4<000100>;
P_000001d877396fd8 .param/l "bne" 0 4 13, C4<000101>;
P_000001d877397010 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001d877397048 .param/l "j" 0 4 14, C4<000010>;
P_000001d877397080 .param/l "jal" 0 4 14, C4<000011>;
P_000001d8773970b8 .param/l "jr" 0 4 12, C4<001000>;
P_000001d8773970f0 .param/l "lw" 0 4 13, C4<100011>;
P_000001d877397128 .param/l "nor_" 0 4 11, C4<100111>;
P_000001d877397160 .param/l "or_" 0 4 11, C4<100101>;
P_000001d877397198 .param/l "ori" 0 4 13, C4<001101>;
P_000001d8773971d0 .param/l "sgt" 0 4 12, C4<101011>;
P_000001d877397208 .param/l "sll" 0 4 12, C4<000000>;
P_000001d877397240 .param/l "slt" 0 4 11, C4<101010>;
P_000001d877397278 .param/l "slti" 0 4 13, C4<101010>;
P_000001d8773972b0 .param/l "srl" 0 4 12, C4<000010>;
P_000001d8773972e8 .param/l "sub" 0 4 11, C4<100010>;
P_000001d877397320 .param/l "subu" 0 4 11, C4<100011>;
P_000001d877397358 .param/l "sw" 0 4 13, C4<101011>;
P_000001d877397390 .param/l "xor_" 0 4 11, C4<100110>;
P_000001d8773973c8 .param/l "xori" 0 4 13, C4<001110>;
L_000001d8773f7840 .functor NOT 1, v000001d877403820_0, C4<0>, C4<0>, C4<0>;
L_000001d8773f7760 .functor NOT 1, v000001d877403820_0, C4<0>, C4<0>, C4<0>;
L_000001d8773f7a00 .functor NOT 1, v000001d877403820_0, C4<0>, C4<0>, C4<0>;
L_000001d8773f7060 .functor NOT 1, v000001d877403820_0, C4<0>, C4<0>, C4<0>;
L_000001d8773f70d0 .functor NOT 1, v000001d877403820_0, C4<0>, C4<0>, C4<0>;
L_000001d8773f7140 .functor NOT 1, v000001d877403820_0, C4<0>, C4<0>, C4<0>;
L_000001d8773f6c00 .functor NOT 1, v000001d877403820_0, C4<0>, C4<0>, C4<0>;
L_000001d8773f7990 .functor NOT 1, v000001d877403820_0, C4<0>, C4<0>, C4<0>;
L_000001d8773f7920 .functor OR 1, v000001d877403280_0, v000001d8773894d0_0, C4<0>, C4<0>;
L_000001d8773f7a70 .functor OR 1, L_000001d8774035a0, L_000001d877403c80, C4<0>, C4<0>;
L_000001d8773f7530 .functor AND 1, L_000001d877401f20, L_000001d877402600, C4<1>, C4<1>;
L_000001d8773f77d0 .functor OR 1, L_000001d877401e80, L_000001d877402100, C4<0>, C4<0>;
L_000001d8773f7300 .functor NOT 1, v000001d877403820_0, C4<0>, C4<0>, C4<0>;
L_000001d8773f6f10 .functor OR 1, L_000001d87745beb0, L_000001d87745d530, C4<0>, C4<0>;
L_000001d8773f76f0 .functor OR 1, L_000001d8773f6f10, L_000001d87745ca90, C4<0>, C4<0>;
L_000001d8773f6f80 .functor OR 1, L_000001d87745bf50, L_000001d87745ce50, C4<0>, C4<0>;
L_000001d8773f6ff0 .functor AND 1, L_000001d87745c3b0, L_000001d8773f6f80, C4<1>, C4<1>;
L_000001d8773f7450 .functor OR 1, L_000001d87745db70, L_000001d87745d710, C4<0>, C4<0>;
L_000001d8773f78b0 .functor AND 1, L_000001d87745c1d0, L_000001d8773f7450, C4<1>, C4<1>;
v000001d8773f83e0_0 .net "ALUOp", 3 0, v000001d877389890_0;  1 drivers
v000001d8773f96a0_0 .net "ALUResult", 31 0, v000001d8773f5d50_0;  1 drivers
v000001d8773f9240_0 .net "ALUSrc", 0 0, v000001d87738ad30_0;  1 drivers
v000001d8773f8480_0 .net "ALUin2", 31 0, L_000001d87745d170;  1 drivers
v000001d8773f9ba0_0 .net "MemReadEn", 0 0, v000001d877389bb0_0;  1 drivers
v000001d8773f97e0_0 .net "MemWriteEn", 0 0, v000001d877389070_0;  1 drivers
v000001d8773f8ac0_0 .net "MemtoReg", 0 0, v000001d87738aab0_0;  1 drivers
v000001d8773f8840_0 .net "PC", 31 0, v000001d8773f9a60_0;  alias, 1 drivers
v000001d8773f88e0_0 .net "PCPlus1", 31 0, L_000001d877402560;  1 drivers
v000001d8773f9920_0 .net "PCsrc", 0 0, v000001d8773f5850_0;  1 drivers
v000001d8773f82a0_0 .net "RegDst", 0 0, v000001d87738a790_0;  1 drivers
v000001d8773f7da0_0 .net "RegWriteEn", 0 0, v000001d87738a330_0;  1 drivers
v000001d8773f99c0_0 .net "WriteRegister", 4 0, L_000001d87745dad0;  1 drivers
v000001d8773f8340_0 .net *"_ivl_0", 0 0, L_000001d8773f7840;  1 drivers
L_000001d877403df0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d8773f8980_0 .net/2u *"_ivl_10", 4 0, L_000001d877403df0;  1 drivers
L_000001d8774041e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773f9380_0 .net *"_ivl_101", 25 0, L_000001d8774041e0;  1 drivers
L_000001d877404228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773f8020_0 .net/2u *"_ivl_102", 31 0, L_000001d877404228;  1 drivers
v000001d8773f8520_0 .net *"_ivl_104", 0 0, L_000001d877401f20;  1 drivers
L_000001d877404270 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d8773f85c0_0 .net/2u *"_ivl_106", 5 0, L_000001d877404270;  1 drivers
v000001d8773f9060_0 .net *"_ivl_108", 0 0, L_000001d877402600;  1 drivers
v000001d8773f9420_0 .net *"_ivl_111", 0 0, L_000001d8773f7530;  1 drivers
L_000001d8774042b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d8773f8a20_0 .net/2u *"_ivl_112", 5 0, L_000001d8774042b8;  1 drivers
v000001d8773f94c0_0 .net *"_ivl_114", 0 0, L_000001d877401e80;  1 drivers
L_000001d877404300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d8773f9b00_0 .net/2u *"_ivl_116", 5 0, L_000001d877404300;  1 drivers
v000001d8773f8b60_0 .net *"_ivl_118", 0 0, L_000001d877402100;  1 drivers
L_000001d877403e38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d8773f8160_0 .net/2u *"_ivl_12", 5 0, L_000001d877403e38;  1 drivers
v000001d8773f9740_0 .net *"_ivl_121", 0 0, L_000001d8773f77d0;  1 drivers
v000001d8773f91a0_0 .net *"_ivl_123", 9 0, L_000001d877402e20;  1 drivers
v000001d8773f92e0_0 .net *"_ivl_124", 31 0, L_000001d877402380;  1 drivers
L_000001d877404348 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773f9c40_0 .net *"_ivl_127", 21 0, L_000001d877404348;  1 drivers
v000001d8773f9880_0 .net *"_ivl_128", 31 0, L_000001d877402ba0;  1 drivers
v000001d8773f7e40_0 .net *"_ivl_130", 31 0, L_000001d877403780;  1 drivers
v000001d8773f7ee0_0 .net *"_ivl_132", 31 0, L_000001d877402420;  1 drivers
v000001d8773f8c00_0 .net *"_ivl_136", 0 0, L_000001d8773f7300;  1 drivers
L_000001d8774043d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773f8ca0_0 .net/2u *"_ivl_138", 31 0, L_000001d8774043d8;  1 drivers
v000001d8773f7f80_0 .net *"_ivl_14", 0 0, L_000001d877403000;  1 drivers
L_000001d8774044b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d8773f8d40_0 .net/2u *"_ivl_142", 5 0, L_000001d8774044b0;  1 drivers
v000001d8773f8de0_0 .net *"_ivl_144", 0 0, L_000001d87745beb0;  1 drivers
L_000001d8774044f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d8773f8f20_0 .net/2u *"_ivl_146", 5 0, L_000001d8774044f8;  1 drivers
v000001d8773f80c0_0 .net *"_ivl_148", 0 0, L_000001d87745d530;  1 drivers
v000001d8773f8e80_0 .net *"_ivl_151", 0 0, L_000001d8773f6f10;  1 drivers
L_000001d877404540 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d8773f8fc0_0 .net/2u *"_ivl_152", 5 0, L_000001d877404540;  1 drivers
v000001d8773f8200_0 .net *"_ivl_154", 0 0, L_000001d87745ca90;  1 drivers
v000001d8773f8700_0 .net *"_ivl_157", 0 0, L_000001d8773f76f0;  1 drivers
L_000001d877404588 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773fe900_0 .net/2u *"_ivl_158", 15 0, L_000001d877404588;  1 drivers
L_000001d877403e80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d8773fe720_0 .net/2u *"_ivl_16", 4 0, L_000001d877403e80;  1 drivers
v000001d8773fef40_0 .net *"_ivl_160", 31 0, L_000001d87745d5d0;  1 drivers
v000001d8773ff620_0 .net *"_ivl_163", 0 0, L_000001d87745d0d0;  1 drivers
v000001d8773fe4a0_0 .net *"_ivl_164", 15 0, L_000001d87745d8f0;  1 drivers
v000001d8773fe2c0_0 .net *"_ivl_166", 31 0, L_000001d87745c810;  1 drivers
v000001d8773fe860_0 .net *"_ivl_170", 31 0, L_000001d87745c4f0;  1 drivers
L_000001d8774045d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773ff940_0 .net *"_ivl_173", 25 0, L_000001d8774045d0;  1 drivers
L_000001d877404618 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773ff9e0_0 .net/2u *"_ivl_174", 31 0, L_000001d877404618;  1 drivers
v000001d8773fe7c0_0 .net *"_ivl_176", 0 0, L_000001d87745c3b0;  1 drivers
L_000001d877404660 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d8773ffa80_0 .net/2u *"_ivl_178", 5 0, L_000001d877404660;  1 drivers
v000001d8773ff760_0 .net *"_ivl_180", 0 0, L_000001d87745bf50;  1 drivers
L_000001d8774046a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d8773fed60_0 .net/2u *"_ivl_182", 5 0, L_000001d8774046a8;  1 drivers
v000001d8773fde60_0 .net *"_ivl_184", 0 0, L_000001d87745ce50;  1 drivers
v000001d8773fee00_0 .net *"_ivl_187", 0 0, L_000001d8773f6f80;  1 drivers
v000001d8773ff4e0_0 .net *"_ivl_189", 0 0, L_000001d8773f6ff0;  1 drivers
v000001d8773fe9a0_0 .net *"_ivl_19", 4 0, L_000001d877403640;  1 drivers
L_000001d8774046f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d8773fefe0_0 .net/2u *"_ivl_190", 5 0, L_000001d8774046f0;  1 drivers
v000001d8773fea40_0 .net *"_ivl_192", 0 0, L_000001d87745c310;  1 drivers
L_000001d877404738 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d8773feae0_0 .net/2u *"_ivl_194", 31 0, L_000001d877404738;  1 drivers
v000001d8773fecc0_0 .net *"_ivl_196", 31 0, L_000001d87745c950;  1 drivers
L_000001d877403da8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d8773fe040_0 .net/2u *"_ivl_2", 5 0, L_000001d877403da8;  1 drivers
v000001d8773feea0_0 .net *"_ivl_20", 4 0, L_000001d877403140;  1 drivers
v000001d8773ffb20_0 .net *"_ivl_200", 31 0, L_000001d87745cc70;  1 drivers
L_000001d877404780 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773fe220_0 .net *"_ivl_203", 25 0, L_000001d877404780;  1 drivers
L_000001d8774047c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773ff300_0 .net/2u *"_ivl_204", 31 0, L_000001d8774047c8;  1 drivers
v000001d8773feb80_0 .net *"_ivl_206", 0 0, L_000001d87745c1d0;  1 drivers
L_000001d877404810 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d8773fec20_0 .net/2u *"_ivl_208", 5 0, L_000001d877404810;  1 drivers
v000001d8773fe360_0 .net *"_ivl_210", 0 0, L_000001d87745db70;  1 drivers
L_000001d877404858 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d8773ff080_0 .net/2u *"_ivl_212", 5 0, L_000001d877404858;  1 drivers
v000001d8773ff3a0_0 .net *"_ivl_214", 0 0, L_000001d87745d710;  1 drivers
v000001d8773ffbc0_0 .net *"_ivl_217", 0 0, L_000001d8773f7450;  1 drivers
v000001d8773ff120_0 .net *"_ivl_219", 0 0, L_000001d8773f78b0;  1 drivers
L_000001d8774048a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d8773ff1c0_0 .net/2u *"_ivl_220", 5 0, L_000001d8774048a0;  1 drivers
v000001d8773ff260_0 .net *"_ivl_222", 0 0, L_000001d87745d670;  1 drivers
v000001d8773ff440_0 .net *"_ivl_224", 31 0, L_000001d87745d990;  1 drivers
v000001d8773fe540_0 .net *"_ivl_24", 0 0, L_000001d8773f7a00;  1 drivers
L_000001d877403ec8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d8773ff580_0 .net/2u *"_ivl_26", 4 0, L_000001d877403ec8;  1 drivers
v000001d8773ff6c0_0 .net *"_ivl_29", 4 0, L_000001d877402ec0;  1 drivers
v000001d8773ff800_0 .net *"_ivl_32", 0 0, L_000001d8773f7060;  1 drivers
L_000001d877403f10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d8773ff8a0_0 .net/2u *"_ivl_34", 4 0, L_000001d877403f10;  1 drivers
v000001d8773ffc60_0 .net *"_ivl_37", 4 0, L_000001d8774026a0;  1 drivers
v000001d8773fe400_0 .net *"_ivl_40", 0 0, L_000001d8773f70d0;  1 drivers
L_000001d877403f58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773fdf00_0 .net/2u *"_ivl_42", 15 0, L_000001d877403f58;  1 drivers
v000001d8773fddc0_0 .net *"_ivl_45", 15 0, L_000001d877401fc0;  1 drivers
v000001d8773fdfa0_0 .net *"_ivl_48", 0 0, L_000001d8773f7140;  1 drivers
v000001d8773fe0e0_0 .net *"_ivl_5", 5 0, L_000001d8774022e0;  1 drivers
L_000001d877403fa0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773fe180_0 .net/2u *"_ivl_50", 36 0, L_000001d877403fa0;  1 drivers
L_000001d877403fe8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773fe5e0_0 .net/2u *"_ivl_52", 31 0, L_000001d877403fe8;  1 drivers
v000001d8773fe680_0 .net *"_ivl_55", 4 0, L_000001d877403a00;  1 drivers
v000001d877400190_0 .net *"_ivl_56", 36 0, L_000001d877402740;  1 drivers
v000001d877400ff0_0 .net *"_ivl_58", 36 0, L_000001d877403aa0;  1 drivers
v000001d8774007d0_0 .net *"_ivl_62", 0 0, L_000001d8773f6c00;  1 drivers
L_000001d877404030 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d877401450_0 .net/2u *"_ivl_64", 5 0, L_000001d877404030;  1 drivers
v000001d877400c30_0 .net *"_ivl_67", 5 0, L_000001d877403460;  1 drivers
v000001d877400e10_0 .net *"_ivl_70", 0 0, L_000001d8773f7990;  1 drivers
L_000001d877404078 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8774004b0_0 .net/2u *"_ivl_72", 57 0, L_000001d877404078;  1 drivers
L_000001d8774040c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d877400690_0 .net/2u *"_ivl_74", 31 0, L_000001d8774040c0;  1 drivers
v000001d8773ffdd0_0 .net *"_ivl_77", 25 0, L_000001d877402c40;  1 drivers
v000001d877400cd0_0 .net *"_ivl_78", 57 0, L_000001d877401de0;  1 drivers
v000001d877400730_0 .net *"_ivl_8", 0 0, L_000001d8773f7760;  1 drivers
v000001d877401810_0 .net *"_ivl_80", 57 0, L_000001d877402920;  1 drivers
L_000001d877404108 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d877400af0_0 .net/2u *"_ivl_84", 31 0, L_000001d877404108;  1 drivers
L_000001d877404150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d877401770_0 .net/2u *"_ivl_88", 5 0, L_000001d877404150;  1 drivers
v000001d877400eb0_0 .net *"_ivl_90", 0 0, L_000001d8774035a0;  1 drivers
L_000001d877404198 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d877401270_0 .net/2u *"_ivl_92", 5 0, L_000001d877404198;  1 drivers
v000001d877400f50_0 .net *"_ivl_94", 0 0, L_000001d877403c80;  1 drivers
v000001d877401590_0 .net *"_ivl_97", 0 0, L_000001d8773f7a70;  1 drivers
v000001d877400870_0 .net *"_ivl_98", 31 0, L_000001d8774029c0;  1 drivers
v000001d877401090_0 .net "adderResult", 31 0, L_000001d877402ce0;  1 drivers
v000001d8774009b0_0 .net "address", 31 0, L_000001d8774036e0;  1 drivers
v000001d8774013b0_0 .net "clk", 0 0, L_000001d8773f7920;  alias, 1 drivers
v000001d877401b30_0 .var "cycles_consumed", 31 0;
v000001d8774002d0_0 .net "extImm", 31 0, L_000001d87745c270;  1 drivers
v000001d877401130_0 .net "funct", 5 0, L_000001d8774027e0;  1 drivers
v000001d8774000f0_0 .net "hlt", 0 0, v000001d8773894d0_0;  1 drivers
v000001d8774016d0_0 .net "imm", 15 0, L_000001d8774021a0;  1 drivers
v000001d877400910_0 .net "immediate", 31 0, L_000001d87745cef0;  1 drivers
v000001d877401c70_0 .net "input_clk", 0 0, v000001d877403280_0;  1 drivers
v000001d877400a50_0 .net "instruction", 31 0, L_000001d87745d2b0;  1 drivers
v000001d877400230_0 .net "memoryReadData", 31 0, v000001d8773f49f0_0;  1 drivers
v000001d877400370_0 .net "nextPC", 31 0, L_000001d877402d80;  1 drivers
v000001d8774011d0_0 .net "opcode", 5 0, L_000001d8774024c0;  1 drivers
v000001d877400550_0 .net "rd", 4 0, L_000001d877403320;  1 drivers
v000001d877401310_0 .net "readData1", 31 0, L_000001d8773f6c70;  1 drivers
v000001d877400410_0 .net "readData1_w", 31 0, L_000001d87745d350;  1 drivers
v000001d8774014f0_0 .net "readData2", 31 0, L_000001d8773f6e30;  1 drivers
v000001d8773fff10_0 .net "regs0", 31 0, L_000001d8773f7370;  alias, 1 drivers
v000001d877400b90_0 .net "regs1", 31 0, L_000001d8773f6ce0;  alias, 1 drivers
v000001d877401630_0 .net "regs2", 31 0, L_000001d8773f6d50;  alias, 1 drivers
v000001d8774018b0_0 .net "regs3", 31 0, L_000001d8773f6dc0;  alias, 1 drivers
v000001d877401950_0 .net "regs4", 31 0, L_000001d8773f74c0;  alias, 1 drivers
v000001d8774019f0_0 .net "regs5", 31 0, L_000001d8773f6ea0;  alias, 1 drivers
v000001d8773ffe70_0 .net "rs", 4 0, L_000001d877402a60;  1 drivers
v000001d8773fffb0_0 .net "rst", 0 0, v000001d877403820_0;  1 drivers
v000001d8774005f0_0 .net "rt", 4 0, L_000001d8774030a0;  1 drivers
v000001d877400050_0 .net "shamt", 31 0, L_000001d877403be0;  1 drivers
v000001d877401bd0_0 .net "wire_instruction", 31 0, L_000001d8773f7220;  1 drivers
v000001d877400d70_0 .net "writeData", 31 0, L_000001d87745c630;  1 drivers
v000001d877401a90_0 .net "zero", 0 0, L_000001d87745c450;  1 drivers
L_000001d8774022e0 .part L_000001d87745d2b0, 26, 6;
L_000001d8774024c0 .functor MUXZ 6, L_000001d8774022e0, L_000001d877403da8, L_000001d8773f7840, C4<>;
L_000001d877403000 .cmp/eq 6, L_000001d8774024c0, L_000001d877403e38;
L_000001d877403640 .part L_000001d87745d2b0, 11, 5;
L_000001d877403140 .functor MUXZ 5, L_000001d877403640, L_000001d877403e80, L_000001d877403000, C4<>;
L_000001d877403320 .functor MUXZ 5, L_000001d877403140, L_000001d877403df0, L_000001d8773f7760, C4<>;
L_000001d877402ec0 .part L_000001d87745d2b0, 21, 5;
L_000001d877402a60 .functor MUXZ 5, L_000001d877402ec0, L_000001d877403ec8, L_000001d8773f7a00, C4<>;
L_000001d8774026a0 .part L_000001d87745d2b0, 16, 5;
L_000001d8774030a0 .functor MUXZ 5, L_000001d8774026a0, L_000001d877403f10, L_000001d8773f7060, C4<>;
L_000001d877401fc0 .part L_000001d87745d2b0, 0, 16;
L_000001d8774021a0 .functor MUXZ 16, L_000001d877401fc0, L_000001d877403f58, L_000001d8773f70d0, C4<>;
L_000001d877403a00 .part L_000001d87745d2b0, 6, 5;
L_000001d877402740 .concat [ 5 32 0 0], L_000001d877403a00, L_000001d877403fe8;
L_000001d877403aa0 .functor MUXZ 37, L_000001d877402740, L_000001d877403fa0, L_000001d8773f7140, C4<>;
L_000001d877403be0 .part L_000001d877403aa0, 0, 32;
L_000001d877403460 .part L_000001d87745d2b0, 0, 6;
L_000001d8774027e0 .functor MUXZ 6, L_000001d877403460, L_000001d877404030, L_000001d8773f6c00, C4<>;
L_000001d877402c40 .part L_000001d87745d2b0, 0, 26;
L_000001d877401de0 .concat [ 26 32 0 0], L_000001d877402c40, L_000001d8774040c0;
L_000001d877402920 .functor MUXZ 58, L_000001d877401de0, L_000001d877404078, L_000001d8773f7990, C4<>;
L_000001d8774036e0 .part L_000001d877402920, 0, 32;
L_000001d877402560 .arith/sum 32, v000001d8773f9a60_0, L_000001d877404108;
L_000001d8774035a0 .cmp/eq 6, L_000001d8774024c0, L_000001d877404150;
L_000001d877403c80 .cmp/eq 6, L_000001d8774024c0, L_000001d877404198;
L_000001d8774029c0 .concat [ 6 26 0 0], L_000001d8774024c0, L_000001d8774041e0;
L_000001d877401f20 .cmp/eq 32, L_000001d8774029c0, L_000001d877404228;
L_000001d877402600 .cmp/eq 6, L_000001d8774027e0, L_000001d877404270;
L_000001d877401e80 .cmp/eq 6, L_000001d8774024c0, L_000001d8774042b8;
L_000001d877402100 .cmp/eq 6, L_000001d8774024c0, L_000001d877404300;
L_000001d877402e20 .part L_000001d8774021a0, 0, 10;
L_000001d877402380 .concat [ 10 22 0 0], L_000001d877402e20, L_000001d877404348;
L_000001d877402ba0 .arith/sum 32, v000001d8773f9a60_0, L_000001d877402380;
L_000001d877403780 .functor MUXZ 32, L_000001d877402ba0, L_000001d8774036e0, L_000001d8773f77d0, C4<>;
L_000001d877402420 .functor MUXZ 32, L_000001d877403780, L_000001d8773f6c70, L_000001d8773f7530, C4<>;
L_000001d877402ce0 .functor MUXZ 32, L_000001d877402420, L_000001d8774036e0, L_000001d8773f7a70, C4<>;
L_000001d87745d2b0 .functor MUXZ 32, L_000001d8773f7220, L_000001d8774043d8, L_000001d8773f7300, C4<>;
L_000001d87745beb0 .cmp/eq 6, L_000001d8774024c0, L_000001d8774044b0;
L_000001d87745d530 .cmp/eq 6, L_000001d8774024c0, L_000001d8774044f8;
L_000001d87745ca90 .cmp/eq 6, L_000001d8774024c0, L_000001d877404540;
L_000001d87745d5d0 .concat [ 16 16 0 0], L_000001d8774021a0, L_000001d877404588;
L_000001d87745d0d0 .part L_000001d8774021a0, 15, 1;
LS_000001d87745d8f0_0_0 .concat [ 1 1 1 1], L_000001d87745d0d0, L_000001d87745d0d0, L_000001d87745d0d0, L_000001d87745d0d0;
LS_000001d87745d8f0_0_4 .concat [ 1 1 1 1], L_000001d87745d0d0, L_000001d87745d0d0, L_000001d87745d0d0, L_000001d87745d0d0;
LS_000001d87745d8f0_0_8 .concat [ 1 1 1 1], L_000001d87745d0d0, L_000001d87745d0d0, L_000001d87745d0d0, L_000001d87745d0d0;
LS_000001d87745d8f0_0_12 .concat [ 1 1 1 1], L_000001d87745d0d0, L_000001d87745d0d0, L_000001d87745d0d0, L_000001d87745d0d0;
L_000001d87745d8f0 .concat [ 4 4 4 4], LS_000001d87745d8f0_0_0, LS_000001d87745d8f0_0_4, LS_000001d87745d8f0_0_8, LS_000001d87745d8f0_0_12;
L_000001d87745c810 .concat [ 16 16 0 0], L_000001d8774021a0, L_000001d87745d8f0;
L_000001d87745c270 .functor MUXZ 32, L_000001d87745c810, L_000001d87745d5d0, L_000001d8773f76f0, C4<>;
L_000001d87745c4f0 .concat [ 6 26 0 0], L_000001d8774024c0, L_000001d8774045d0;
L_000001d87745c3b0 .cmp/eq 32, L_000001d87745c4f0, L_000001d877404618;
L_000001d87745bf50 .cmp/eq 6, L_000001d8774027e0, L_000001d877404660;
L_000001d87745ce50 .cmp/eq 6, L_000001d8774027e0, L_000001d8774046a8;
L_000001d87745c310 .cmp/eq 6, L_000001d8774024c0, L_000001d8774046f0;
L_000001d87745c950 .functor MUXZ 32, L_000001d87745c270, L_000001d877404738, L_000001d87745c310, C4<>;
L_000001d87745cef0 .functor MUXZ 32, L_000001d87745c950, L_000001d877403be0, L_000001d8773f6ff0, C4<>;
L_000001d87745cc70 .concat [ 6 26 0 0], L_000001d8774024c0, L_000001d877404780;
L_000001d87745c1d0 .cmp/eq 32, L_000001d87745cc70, L_000001d8774047c8;
L_000001d87745db70 .cmp/eq 6, L_000001d8774027e0, L_000001d877404810;
L_000001d87745d710 .cmp/eq 6, L_000001d8774027e0, L_000001d877404858;
L_000001d87745d670 .cmp/eq 6, L_000001d8774024c0, L_000001d8774048a0;
L_000001d87745d990 .functor MUXZ 32, L_000001d8773f6c70, v000001d8773f9a60_0, L_000001d87745d670, C4<>;
L_000001d87745d350 .functor MUXZ 32, L_000001d87745d990, L_000001d8773f6e30, L_000001d8773f78b0, C4<>;
L_000001d87745d3f0 .part v000001d8773f5d50_0, 0, 8;
S_000001d8773967b0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d87737a8c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d8773f73e0 .functor NOT 1, v000001d87738ad30_0, C4<0>, C4<0>, C4<0>;
v000001d877389d90_0 .net *"_ivl_0", 0 0, L_000001d8773f73e0;  1 drivers
v000001d87738a650_0 .net "in1", 31 0, L_000001d8773f6e30;  alias, 1 drivers
v000001d877389a70_0 .net "in2", 31 0, L_000001d87745cef0;  alias, 1 drivers
v000001d877389b10_0 .net "out", 31 0, L_000001d87745d170;  alias, 1 drivers
v000001d87738aa10_0 .net "s", 0 0, v000001d87738ad30_0;  alias, 1 drivers
L_000001d87745d170 .functor MUXZ 32, L_000001d87745cef0, L_000001d8773f6e30, L_000001d8773f73e0, C4<>;
S_000001d8773470a0 .scope module, "CU" "controlUnit" 3 67, 6 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d8773f4020 .param/l "RType" 0 4 9, C4<000000>;
P_000001d8773f4058 .param/l "add" 0 4 11, C4<100000>;
P_000001d8773f4090 .param/l "addi" 0 4 13, C4<001000>;
P_000001d8773f40c8 .param/l "addu" 0 4 11, C4<100001>;
P_000001d8773f4100 .param/l "and_" 0 4 11, C4<100100>;
P_000001d8773f4138 .param/l "andi" 0 4 13, C4<001100>;
P_000001d8773f4170 .param/l "beq" 0 4 13, C4<000100>;
P_000001d8773f41a8 .param/l "bne" 0 4 13, C4<000101>;
P_000001d8773f41e0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001d8773f4218 .param/l "j" 0 4 14, C4<000010>;
P_000001d8773f4250 .param/l "jal" 0 4 14, C4<000011>;
P_000001d8773f4288 .param/l "jr" 0 4 12, C4<001000>;
P_000001d8773f42c0 .param/l "lw" 0 4 13, C4<100011>;
P_000001d8773f42f8 .param/l "nor_" 0 4 11, C4<100111>;
P_000001d8773f4330 .param/l "or_" 0 4 11, C4<100101>;
P_000001d8773f4368 .param/l "ori" 0 4 13, C4<001101>;
P_000001d8773f43a0 .param/l "sgt" 0 4 12, C4<101011>;
P_000001d8773f43d8 .param/l "sll" 0 4 12, C4<000000>;
P_000001d8773f4410 .param/l "slt" 0 4 11, C4<101010>;
P_000001d8773f4448 .param/l "slti" 0 4 13, C4<101010>;
P_000001d8773f4480 .param/l "srl" 0 4 12, C4<000010>;
P_000001d8773f44b8 .param/l "sub" 0 4 11, C4<100010>;
P_000001d8773f44f0 .param/l "subu" 0 4 11, C4<100011>;
P_000001d8773f4528 .param/l "sw" 0 4 13, C4<101011>;
P_000001d8773f4560 .param/l "xor_" 0 4 11, C4<100110>;
P_000001d8773f4598 .param/l "xori" 0 4 13, C4<001110>;
v000001d877389890_0 .var "ALUOp", 3 0;
v000001d87738ad30_0 .var "ALUSrc", 0 0;
v000001d877389bb0_0 .var "MemReadEn", 0 0;
v000001d877389070_0 .var "MemWriteEn", 0 0;
v000001d87738aab0_0 .var "MemtoReg", 0 0;
v000001d87738a790_0 .var "RegDst", 0 0;
v000001d87738a330_0 .var "RegWriteEn", 0 0;
v000001d877389c50_0 .net "funct", 5 0, L_000001d8774027e0;  alias, 1 drivers
v000001d8773894d0_0 .var "hlt", 0 0;
v000001d877389e30_0 .net "opcode", 5 0, L_000001d8774024c0;  alias, 1 drivers
v000001d87738ae70_0 .net "rst", 0 0, v000001d877403820_0;  alias, 1 drivers
E_000001d87737a9c0 .event anyedge, v000001d87738ae70_0, v000001d877389e30_0, v000001d877389c50_0;
S_000001d877347230 .scope module, "PCMux" "mux2x1" 3 59, 5 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d87737a580 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d8773f71b0 .functor NOT 1, v000001d8773f5850_0, C4<0>, C4<0>, C4<0>;
v000001d877388fd0_0 .net *"_ivl_0", 0 0, L_000001d8773f71b0;  1 drivers
v000001d877389ed0_0 .net "in1", 31 0, L_000001d877402560;  alias, 1 drivers
v000001d877389750_0 .net "in2", 31 0, L_000001d877402ce0;  alias, 1 drivers
v000001d877389570_0 .net "out", 31 0, L_000001d877402d80;  alias, 1 drivers
v000001d877389f70_0 .net "s", 0 0, v000001d8773f5850_0;  alias, 1 drivers
L_000001d877402d80 .functor MUXZ 32, L_000001d877402ce0, L_000001d877402560, L_000001d8773f71b0, C4<>;
S_000001d877315db0 .scope module, "RF" "registerFile" 3 73, 7 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001d8773f6c70 .functor BUFZ 32, L_000001d87745d850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d8773f6e30 .functor BUFZ 32, L_000001d87745c8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8773f4bd0_1 .array/port v000001d8773f4bd0, 1;
L_000001d8773f7370 .functor BUFZ 32, v000001d8773f4bd0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8773f4bd0_2 .array/port v000001d8773f4bd0, 2;
L_000001d8773f6ce0 .functor BUFZ 32, v000001d8773f4bd0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8773f4bd0_3 .array/port v000001d8773f4bd0, 3;
L_000001d8773f6d50 .functor BUFZ 32, v000001d8773f4bd0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8773f4bd0_4 .array/port v000001d8773f4bd0, 4;
L_000001d8773f6dc0 .functor BUFZ 32, v000001d8773f4bd0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8773f4bd0_5 .array/port v000001d8773f4bd0, 5;
L_000001d8773f74c0 .functor BUFZ 32, v000001d8773f4bd0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8773f4bd0_6 .array/port v000001d8773f4bd0, 6;
L_000001d8773f6ea0 .functor BUFZ 32, v000001d8773f4bd0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d877389250_0 .net *"_ivl_0", 31 0, L_000001d87745d850;  1 drivers
v000001d8773891b0_0 .net *"_ivl_10", 6 0, L_000001d87745cf90;  1 drivers
L_000001d877404468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d87738a150_0 .net *"_ivl_13", 1 0, L_000001d877404468;  1 drivers
v000001d87738a010_0 .net *"_ivl_2", 6 0, L_000001d87745c130;  1 drivers
L_000001d877404420 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d87738a0b0_0 .net *"_ivl_5", 1 0, L_000001d877404420;  1 drivers
v000001d877389390_0 .net *"_ivl_8", 31 0, L_000001d87745c8b0;  1 drivers
v000001d87735c110_0 .net "clk", 0 0, L_000001d8773f7920;  alias, 1 drivers
v000001d87735c610_0 .var/i "i", 31 0;
v000001d8773f61b0_0 .net "readData1", 31 0, L_000001d8773f6c70;  alias, 1 drivers
v000001d8773f5350_0 .net "readData2", 31 0, L_000001d8773f6e30;  alias, 1 drivers
v000001d8773f5490_0 .net "readRegister1", 4 0, L_000001d877402a60;  alias, 1 drivers
v000001d8773f64d0_0 .net "readRegister2", 4 0, L_000001d8774030a0;  alias, 1 drivers
v000001d8773f4bd0 .array "registers", 31 0, 31 0;
v000001d8773f50d0_0 .net "regs0", 31 0, L_000001d8773f7370;  alias, 1 drivers
v000001d8773f6250_0 .net "regs1", 31 0, L_000001d8773f6ce0;  alias, 1 drivers
v000001d8773f5fd0_0 .net "regs2", 31 0, L_000001d8773f6d50;  alias, 1 drivers
v000001d8773f62f0_0 .net "regs3", 31 0, L_000001d8773f6dc0;  alias, 1 drivers
v000001d8773f55d0_0 .net "regs4", 31 0, L_000001d8773f74c0;  alias, 1 drivers
v000001d8773f4db0_0 .net "regs5", 31 0, L_000001d8773f6ea0;  alias, 1 drivers
v000001d8773f5670_0 .net "rst", 0 0, v000001d877403820_0;  alias, 1 drivers
v000001d8773f4e50_0 .net "we", 0 0, v000001d87738a330_0;  alias, 1 drivers
v000001d8773f48b0_0 .net "writeData", 31 0, L_000001d87745c630;  alias, 1 drivers
v000001d8773f5b70_0 .net "writeRegister", 4 0, L_000001d87745dad0;  alias, 1 drivers
E_000001d877379e80/0 .event negedge, v000001d87738ae70_0;
E_000001d877379e80/1 .event posedge, v000001d87735c110_0;
E_000001d877379e80 .event/or E_000001d877379e80/0, E_000001d877379e80/1;
L_000001d87745d850 .array/port v000001d8773f4bd0, L_000001d87745c130;
L_000001d87745c130 .concat [ 5 2 0 0], L_000001d877402a60, L_000001d877404420;
L_000001d87745c8b0 .array/port v000001d8773f4bd0, L_000001d87745cf90;
L_000001d87745cf90 .concat [ 5 2 0 0], L_000001d8774030a0, L_000001d877404468;
S_000001d877315f40 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 7 29, 7 29 0, S_000001d877315db0;
 .timescale 0 0;
v000001d877389110_0 .var/i "i", 31 0;
S_000001d877313860 .scope module, "RFMux" "mux2x1" 3 71, 5 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d87737a5c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d8773f7290 .functor NOT 1, v000001d87738a790_0, C4<0>, C4<0>, C4<0>;
v000001d8773f4950_0 .net *"_ivl_0", 0 0, L_000001d8773f7290;  1 drivers
v000001d8773f5c10_0 .net "in1", 4 0, L_000001d8774030a0;  alias, 1 drivers
v000001d8773f5710_0 .net "in2", 4 0, L_000001d877403320;  alias, 1 drivers
v000001d8773f5cb0_0 .net "out", 4 0, L_000001d87745dad0;  alias, 1 drivers
v000001d8773f5a30_0 .net "s", 0 0, v000001d87738a790_0;  alias, 1 drivers
L_000001d87745dad0 .functor MUXZ 5, L_000001d877403320, L_000001d8774030a0, L_000001d8773f7290, C4<>;
S_000001d8773139f0 .scope module, "WBMux" "mux2x1" 3 98, 5 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d877379f00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d8773f7610 .functor NOT 1, v000001d87738aab0_0, C4<0>, C4<0>, C4<0>;
v000001d8773f4c70_0 .net *"_ivl_0", 0 0, L_000001d8773f7610;  1 drivers
v000001d8773f6390_0 .net "in1", 31 0, v000001d8773f5d50_0;  alias, 1 drivers
v000001d8773f53f0_0 .net "in2", 31 0, v000001d8773f49f0_0;  alias, 1 drivers
v000001d8773f4630_0 .net "out", 31 0, L_000001d87745c630;  alias, 1 drivers
v000001d8773f5530_0 .net "s", 0 0, v000001d87738aab0_0;  alias, 1 drivers
L_000001d87745c630 .functor MUXZ 32, v000001d8773f49f0_0, v000001d8773f5d50_0, L_000001d8773f7610, C4<>;
S_000001d8772fde40 .scope module, "alu" "ALU" 3 88, 8 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d8772fdfd0 .param/l "ADD" 0 8 12, C4<0000>;
P_000001d8772fe008 .param/l "AND" 0 8 12, C4<0010>;
P_000001d8772fe040 .param/l "NOR" 0 8 12, C4<0101>;
P_000001d8772fe078 .param/l "OR" 0 8 12, C4<0011>;
P_000001d8772fe0b0 .param/l "SGT" 0 8 12, C4<0111>;
P_000001d8772fe0e8 .param/l "SLL" 0 8 12, C4<1000>;
P_000001d8772fe120 .param/l "SLT" 0 8 12, C4<0110>;
P_000001d8772fe158 .param/l "SRL" 0 8 12, C4<1001>;
P_000001d8772fe190 .param/l "SUB" 0 8 12, C4<0001>;
P_000001d8772fe1c8 .param/l "XOR" 0 8 12, C4<0100>;
P_000001d8772fe200 .param/l "data_width" 0 8 3, +C4<00000000000000000000000000100000>;
P_000001d8772fe238 .param/l "sel_width" 0 8 4, +C4<00000000000000000000000000000100>;
L_000001d8774048e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d8773f6430_0 .net/2u *"_ivl_0", 31 0, L_000001d8774048e8;  1 drivers
v000001d8773f46d0_0 .net "opSel", 3 0, v000001d877389890_0;  alias, 1 drivers
v000001d8773f5e90_0 .net "operand1", 31 0, L_000001d87745d350;  alias, 1 drivers
v000001d8773f5170_0 .net "operand2", 31 0, L_000001d87745d170;  alias, 1 drivers
v000001d8773f5d50_0 .var "result", 31 0;
v000001d8773f57b0_0 .net "zero", 0 0, L_000001d87745c450;  alias, 1 drivers
E_000001d877379f40 .event anyedge, v000001d877389890_0, v000001d8773f5e90_0, v000001d877389b10_0;
L_000001d87745c450 .cmp/eq 32, v000001d8773f5d50_0, L_000001d8774048e8;
S_000001d8772f5fe0 .scope module, "branchcontroller" "BranchController" 3 53, 9 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001d8773f65f0 .param/l "RType" 0 4 9, C4<000000>;
P_000001d8773f6628 .param/l "add" 0 4 11, C4<100000>;
P_000001d8773f6660 .param/l "addi" 0 4 13, C4<001000>;
P_000001d8773f6698 .param/l "addu" 0 4 11, C4<100001>;
P_000001d8773f66d0 .param/l "and_" 0 4 11, C4<100100>;
P_000001d8773f6708 .param/l "andi" 0 4 13, C4<001100>;
P_000001d8773f6740 .param/l "beq" 0 4 13, C4<000100>;
P_000001d8773f6778 .param/l "bne" 0 4 13, C4<000101>;
P_000001d8773f67b0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001d8773f67e8 .param/l "j" 0 4 14, C4<000010>;
P_000001d8773f6820 .param/l "jal" 0 4 14, C4<000011>;
P_000001d8773f6858 .param/l "jr" 0 4 12, C4<001000>;
P_000001d8773f6890 .param/l "lw" 0 4 13, C4<100011>;
P_000001d8773f68c8 .param/l "nor_" 0 4 11, C4<100111>;
P_000001d8773f6900 .param/l "or_" 0 4 11, C4<100101>;
P_000001d8773f6938 .param/l "ori" 0 4 13, C4<001101>;
P_000001d8773f6970 .param/l "sgt" 0 4 12, C4<101011>;
P_000001d8773f69a8 .param/l "sll" 0 4 12, C4<000000>;
P_000001d8773f69e0 .param/l "slt" 0 4 11, C4<101010>;
P_000001d8773f6a18 .param/l "slti" 0 4 13, C4<101010>;
P_000001d8773f6a50 .param/l "srl" 0 4 12, C4<000010>;
P_000001d8773f6a88 .param/l "sub" 0 4 11, C4<100010>;
P_000001d8773f6ac0 .param/l "subu" 0 4 11, C4<100011>;
P_000001d8773f6af8 .param/l "sw" 0 4 13, C4<101011>;
P_000001d8773f6b30 .param/l "xor_" 0 4 11, C4<100110>;
P_000001d8773f6b68 .param/l "xori" 0 4 13, C4<001110>;
v000001d8773f5850_0 .var "PCsrc", 0 0;
v000001d8773f4f90_0 .net "funct", 5 0, L_000001d8774027e0;  alias, 1 drivers
v000001d8773f5210_0 .net "opcode", 5 0, L_000001d8774024c0;  alias, 1 drivers
v000001d8773f52b0_0 .net "operand1", 31 0, L_000001d8773f6c70;  alias, 1 drivers
v000001d8773f58f0_0 .net "operand2", 31 0, L_000001d87745d170;  alias, 1 drivers
v000001d8773f4810_0 .net "rst", 0 0, v000001d877403820_0;  alias, 1 drivers
E_000001d877379f80/0 .event anyedge, v000001d87738ae70_0, v000001d877389e30_0, v000001d8773f61b0_0, v000001d877389b10_0;
E_000001d877379f80/1 .event anyedge, v000001d877389c50_0;
E_000001d877379f80 .event/or E_000001d877379f80/0, E_000001d877379f80/1;
S_000001d8772f6170 .scope module, "dataMemory" "DM" 3 93, 10 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d8773f5990_0 .net "address", 7 0, L_000001d87745d3f0;  1 drivers
v000001d8773f4770_0 .net "clock", 0 0, L_000001d8773f7920;  alias, 1 drivers
v000001d8773f6110_0 .net "data", 31 0, L_000001d8773f6e30;  alias, 1 drivers
v000001d8773f5df0 .array "data_mem", 0 1023, 31 0;
v000001d8773f5ad0_0 .var/i "i", 31 0;
v000001d8773f49f0_0 .var "q", 31 0;
v000001d8773f5f30_0 .net "rden", 0 0, v000001d877389bb0_0;  alias, 1 drivers
v000001d8773f6070_0 .net "wren", 0 0, v000001d877389070_0;  alias, 1 drivers
E_000001d87737b380 .event negedge, v000001d87735c110_0;
S_000001d8773f7bc0 .scope module, "instructionMemory" "IM" 3 63, 11 2 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001d8773f7220 .functor BUFZ 32, L_000001d8774031e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8773f4a90 .array "InstMem", 0 1023, 31 0;
v000001d8773f4b30_0 .net *"_ivl_0", 31 0, L_000001d8774031e0;  1 drivers
v000001d8773f4ef0_0 .net *"_ivl_3", 9 0, L_000001d877403500;  1 drivers
v000001d8773f4d10_0 .net *"_ivl_4", 11 0, L_000001d87745d030;  1 drivers
L_000001d877404390 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d8773f5030_0 .net *"_ivl_7", 1 0, L_000001d877404390;  1 drivers
v000001d8773f9560_0 .net "address", 31 0, v000001d8773f9a60_0;  alias, 1 drivers
v000001d8773f9100_0 .net "q", 31 0, L_000001d8773f7220;  alias, 1 drivers
L_000001d8774031e0 .array/port v000001d8773f4a90, L_000001d87745d030;
L_000001d877403500 .part v000001d8773f9a60_0, 0, 10;
L_000001d87745d030 .concat [ 10 2 0 0], L_000001d877403500, L_000001d877404390;
S_000001d87732b430 .scope module, "pc" "programCounter" 3 60, 12 1 0, S_000001d877396310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d87737a600 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d8773f87a0_0 .net "PCin", 31 0, L_000001d877402d80;  alias, 1 drivers
v000001d8773f9a60_0 .var "PCout", 31 0;
v000001d8773f9600_0 .net "clk", 0 0, L_000001d8773f7920;  alias, 1 drivers
v000001d8773f8660_0 .net "rst", 0 0, v000001d877403820_0;  alias, 1 drivers
    .scope S_000001d8772f5fe0;
T_0 ;
    %wait E_000001d877379f80;
    %load/vec4 v000001d8773f4810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d8773f5850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d8773f5210_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001d8773f52b0_0;
    %load/vec4 v000001d8773f58f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001d8773f5210_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v000001d8773f52b0_0;
    %load/vec4 v000001d8773f58f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001d8773f5210_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001d8773f5210_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001d8773f5210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001d8773f4f90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8773f5850_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d8773f5850_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d87732b430;
T_1 ;
    %wait E_000001d877379e80;
    %load/vec4 v000001d8773f8660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d8773f9a60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d8773f87a0_0;
    %assign/vec4 v000001d8773f9a60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d8773f7bc0;
T_2 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4a90, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d8773470a0;
T_3 ;
    %wait E_000001d87737a9c0;
    %load/vec4 v000001d87738ae70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d8773894d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d877389890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d87738a330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d877389070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d87738aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d877389bb0_0, 0;
    %assign/vec4 v000001d87738a790_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d8773894d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d877389890_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d87738ad30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d87738a330_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d877389070_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d87738aab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d877389bb0_0, 0, 1;
    %store/vec4 v000001d87738a790_0, 0, 1;
    %load/vec4 v000001d877389e30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d8773894d0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a330_0, 0;
    %load/vec4 v000001d877389c50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d87738a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d877389bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738aab0_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d877389070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d87738ad30_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d877389890_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d877315db0;
T_4 ;
    %wait E_000001d877379e80;
    %fork t_1, S_000001d877315f40;
    %jmp t_0;
    .scope S_000001d877315f40;
t_1 ;
    %load/vec4 v000001d8773f5670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d877389110_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d877389110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d877389110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4bd0, 0, 4;
    %load/vec4 v000001d877389110_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d877389110_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d8773f4e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d8773f48b0_0;
    %load/vec4 v000001d8773f5b70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4bd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f4bd0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d877315db0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d877315db0;
T_5 ;
    %delay 2002, 0;
    %vpi_call 7 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d87735c610_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d87735c610_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v000001d87735c610_0;
    %load/vec4a v000001d8773f4bd0, 4;
    %ix/getv/s 4, v000001d87735c610_0;
    %load/vec4a v000001d8773f4bd0, 4;
    %vpi_call 7 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000001d87735c610_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000001d87735c610_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d87735c610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d8772fde40;
T_6 ;
    %wait E_000001d877379f40;
    %load/vec4 v000001d8773f46d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d8773f5e90_0;
    %load/vec4 v000001d8773f5170_0;
    %add;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d8773f5e90_0;
    %load/vec4 v000001d8773f5170_0;
    %sub;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d8773f5e90_0;
    %load/vec4 v000001d8773f5170_0;
    %and;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d8773f5e90_0;
    %load/vec4 v000001d8773f5170_0;
    %or;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d8773f5e90_0;
    %load/vec4 v000001d8773f5170_0;
    %xor;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d8773f5e90_0;
    %load/vec4 v000001d8773f5170_0;
    %or;
    %inv;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d8773f5e90_0;
    %load/vec4 v000001d8773f5170_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d8773f5170_0;
    %load/vec4 v000001d8773f5e90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d8773f5e90_0;
    %ix/getv 4, v000001d8773f5170_0;
    %shiftl 4;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d8773f5e90_0;
    %ix/getv 4, v000001d8773f5170_0;
    %shiftr 4;
    %assign/vec4 v000001d8773f5d50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d8772f6170;
T_7 ;
    %wait E_000001d87737b380;
    %load/vec4 v000001d8773f5f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d8773f5990_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d8773f5df0, 4;
    %assign/vec4 v000001d8773f49f0_0, 0;
T_7.0 ;
    %load/vec4 v000001d8773f6070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d8773f6110_0;
    %load/vec4 v000001d8773f5990_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d8773f5df0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d8772f6170;
T_8 ;
    %delay 2002, 0;
    %vpi_call 10 24 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8773f5ad0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001d8773f5ad0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000001d8773f5ad0_0;
    %load/vec4a v000001d8773f5df0, 4;
    %vpi_call 10 26 "$display", "Mem[%d] = %d", &PV<v000001d8773f5ad0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d8773f5ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d8773f5ad0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001d877396310;
T_9 ;
    %wait E_000001d877379e80;
    %load/vec4 v000001d8773fffb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d877401b30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d877401b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d877401b30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d877394fe0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d877403280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d877403820_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001d877394fe0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v000001d877403280_0;
    %inv;
    %assign/vec4 v000001d877403280_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d877394fe0;
T_12 ;
    %vpi_call 2 35 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d877403820_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d877403820_0, 0, 1;
    %delay 2002, 0;
    %vpi_call 2 42 "$display", "Number of cycles consumed: %d", v000001d877402b00_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./processor.v";
    "./opcodes.v";
    "./mux2x1.v";
    "./controlUnit.v";
    "./registerFile.v";
    "./ALU.v";
    "./BranchController.v";
    "./DM.v";
    "./IM.v";
    "./programCounter.v";
