
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.002881    0.032783    0.016265    2.016265 ^ rst_n (in)
                                                         rst_n (net)
                      0.032784    0.000000    2.016265 ^ input10/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.004006    0.093266    0.149750    2.166016 ^ input10/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net10 (net)
                      0.093266    0.000257    2.166272 ^ fanout31/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.027313    0.238414    0.322840    2.489112 ^ fanout31/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net31 (net)
                      0.238415    0.001199    2.490312 ^ fanout30/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.032978    0.284633    0.421162    2.911473 ^ fanout30/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net30 (net)
                      0.284645    0.002179    2.913652 ^ _314_/B (sky130_fd_sc_hd__and2b_2)
    10    0.044420    0.360908    0.585554    3.499207 ^ _314_/X (sky130_fd_sc_hd__and2b_2)
                                                         _157_ (net)
                      0.361026    0.006150    3.505357 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002443    0.106458    0.785851    4.291207 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                                         _072_ (net)
                      0.106458    0.000154    4.291361 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003490    0.113675    1.152233    5.443594 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net52 (net)
                      0.113675    0.000225    5.443819 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                              5.443819   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.018644    0.140498    0.095768   10.095768 ^ clk (in)
                                                         clk (net)
                      0.140508    0.000000   10.095768 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.081959    0.151381    0.326210   10.421978 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.151536    0.004333   10.426311 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.031809    0.082990    0.275027   10.701338 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_3_6__leaf_clk (net)
                      0.083033    0.001725   10.703063 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000   10.453063   clock uncertainty
                                  0.000000   10.453063   clock reconvergence pessimism
                                 -0.283619   10.169443   library setup time
                                             10.169443   data required time
---------------------------------------------------------------------------------------------
                                             10.169443   data required time
                                             -5.443819   data arrival time
---------------------------------------------------------------------------------------------
                                              4.725625   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_3_2__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_3__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_1__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_5__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_6__f_clk/X                      10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 clkload0/Y
 clkload1/X
 clkload2/X
 clkload3/Y
 clkload4/X
 clkload5/X
 clkload6/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 8 unclocked register/latch pins.
  _461_/GATE_N
  _462_/GATE_N
  _463_/GATE_N
  _464_/GATE_N
  _465_/GATE_N
  _466_/GATE_N
  _467_/GATE_N
  _468_/GATE_N
Warning: There are 8 unconstrained endpoints.
  _461_/D
  _462_/D
  _463_/D
  _464_/D
  _465_/D
  _466_/D
  _467_/D
  _468_/D
