<profile>

<section name = "Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'" level="0">
<item name = "Date">Fri Jun  2 02:54:21 2023
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">DNN</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">30.00 ns, 9.663 ns, 8.10 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">102, 102, 3.060 us, 3.060 us, 102, 102, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1_VITIS_LOOP_19_2">100, 100, 2, 1, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 110, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 25, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_1_fu_114_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln18_fu_126_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln19_fu_215_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln20_1_fu_194_p2">+, 0, 0, 13, 5, 5</column>
<column name="add_ln20_2_fu_174_p2">+, 0, 0, 7, 7, 7</column>
<column name="add_ln20_3_fu_184_p2">+, 0, 0, 7, 7, 7</column>
<column name="add_ln20_fu_204_p2">+, 0, 0, 14, 7, 7</column>
<column name="icmp_ln18_fu_108_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="icmp_ln19_fu_132_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="select_ln18_1_fu_146_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln18_fu_138_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_p_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_q_load">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_60">9, 2, 7, 14</column>
<column name="p_fu_56">9, 2, 4, 8</column>
<column name="q_fu_52">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln20_3_reg_269">7, 0, 7, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_60">7, 0, 7, 0</column>
<column name="p_fu_56">4, 0, 4, 0</column>
<column name="q_fu_52">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, return value</column>
<column name="temp_input_address0">out, 7, ap_memory, temp_input, array</column>
<column name="temp_input_ce0">out, 1, ap_memory, temp_input, array</column>
<column name="temp_input_we0">out, 1, ap_memory, temp_input, array</column>
<column name="temp_input_d0">out, 32, ap_memory, temp_input, array</column>
<column name="input_r_address0">out, 7, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
</table>
</item>
</section>
</profile>
