{
  "module_name": "dma_qm_2_regs.h",
  "hash_id": "73ca4b2051c45194eb08c4ad90b74c0c7311e4b3d68265268dbb1929de44cd6a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/dma_qm_2_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA_QM_2_REGS_H_\n#define ASIC_REG_DMA_QM_2_REGS_H_\n\n \n\n#define mmDMA_QM_2_GLBL_CFG0                                         0x410000\n\n#define mmDMA_QM_2_GLBL_CFG1                                         0x410004\n\n#define mmDMA_QM_2_GLBL_PROT                                         0x410008\n\n#define mmDMA_QM_2_GLBL_ERR_CFG                                      0x41000C\n\n#define mmDMA_QM_2_GLBL_ERR_ADDR_LO                                  0x410010\n\n#define mmDMA_QM_2_GLBL_ERR_ADDR_HI                                  0x410014\n\n#define mmDMA_QM_2_GLBL_ERR_WDATA                                    0x410018\n\n#define mmDMA_QM_2_GLBL_SECURE_PROPS                                 0x41001C\n\n#define mmDMA_QM_2_GLBL_NON_SECURE_PROPS                             0x410020\n\n#define mmDMA_QM_2_GLBL_STS0                                         0x410024\n\n#define mmDMA_QM_2_GLBL_STS1                                         0x410028\n\n#define mmDMA_QM_2_PQ_BASE_LO                                        0x410060\n\n#define mmDMA_QM_2_PQ_BASE_HI                                        0x410064\n\n#define mmDMA_QM_2_PQ_SIZE                                           0x410068\n\n#define mmDMA_QM_2_PQ_PI                                             0x41006C\n\n#define mmDMA_QM_2_PQ_CI                                             0x410070\n\n#define mmDMA_QM_2_PQ_CFG0                                           0x410074\n\n#define mmDMA_QM_2_PQ_CFG1                                           0x410078\n\n#define mmDMA_QM_2_PQ_ARUSER                                         0x41007C\n\n#define mmDMA_QM_2_PQ_PUSH0                                          0x410080\n\n#define mmDMA_QM_2_PQ_PUSH1                                          0x410084\n\n#define mmDMA_QM_2_PQ_PUSH2                                          0x410088\n\n#define mmDMA_QM_2_PQ_PUSH3                                          0x41008C\n\n#define mmDMA_QM_2_PQ_STS0                                           0x410090\n\n#define mmDMA_QM_2_PQ_STS1                                           0x410094\n\n#define mmDMA_QM_2_PQ_RD_RATE_LIM_EN                                 0x4100A0\n\n#define mmDMA_QM_2_PQ_RD_RATE_LIM_RST_TOKEN                          0x4100A4\n\n#define mmDMA_QM_2_PQ_RD_RATE_LIM_SAT                                0x4100A8\n\n#define mmDMA_QM_2_PQ_RD_RATE_LIM_TOUT                               0x4100AC\n\n#define mmDMA_QM_2_CQ_CFG0                                           0x4100B0\n\n#define mmDMA_QM_2_CQ_CFG1                                           0x4100B4\n\n#define mmDMA_QM_2_CQ_ARUSER                                         0x4100B8\n\n#define mmDMA_QM_2_CQ_PTR_LO                                         0x4100C0\n\n#define mmDMA_QM_2_CQ_PTR_HI                                         0x4100C4\n\n#define mmDMA_QM_2_CQ_TSIZE                                          0x4100C8\n\n#define mmDMA_QM_2_CQ_CTL                                            0x4100CC\n\n#define mmDMA_QM_2_CQ_PTR_LO_STS                                     0x4100D4\n\n#define mmDMA_QM_2_CQ_PTR_HI_STS                                     0x4100D8\n\n#define mmDMA_QM_2_CQ_TSIZE_STS                                      0x4100DC\n\n#define mmDMA_QM_2_CQ_CTL_STS                                        0x4100E0\n\n#define mmDMA_QM_2_CQ_STS0                                           0x4100E4\n\n#define mmDMA_QM_2_CQ_STS1                                           0x4100E8\n\n#define mmDMA_QM_2_CQ_RD_RATE_LIM_EN                                 0x4100F0\n\n#define mmDMA_QM_2_CQ_RD_RATE_LIM_RST_TOKEN                          0x4100F4\n\n#define mmDMA_QM_2_CQ_RD_RATE_LIM_SAT                                0x4100F8\n\n#define mmDMA_QM_2_CQ_RD_RATE_LIM_TOUT                               0x4100FC\n\n#define mmDMA_QM_2_CQ_IFIFO_CNT                                      0x410108\n\n#define mmDMA_QM_2_CP_MSG_BASE0_ADDR_LO                              0x410120\n\n#define mmDMA_QM_2_CP_MSG_BASE0_ADDR_HI                              0x410124\n\n#define mmDMA_QM_2_CP_MSG_BASE1_ADDR_LO                              0x410128\n\n#define mmDMA_QM_2_CP_MSG_BASE1_ADDR_HI                              0x41012C\n\n#define mmDMA_QM_2_CP_MSG_BASE2_ADDR_LO                              0x410130\n\n#define mmDMA_QM_2_CP_MSG_BASE2_ADDR_HI                              0x410134\n\n#define mmDMA_QM_2_CP_MSG_BASE3_ADDR_LO                              0x410138\n\n#define mmDMA_QM_2_CP_MSG_BASE3_ADDR_HI                              0x41013C\n\n#define mmDMA_QM_2_CP_LDMA_TSIZE_OFFSET                              0x410140\n\n#define mmDMA_QM_2_CP_LDMA_SRC_BASE_LO_OFFSET                        0x410144\n\n#define mmDMA_QM_2_CP_LDMA_SRC_BASE_HI_OFFSET                        0x410148\n\n#define mmDMA_QM_2_CP_LDMA_DST_BASE_LO_OFFSET                        0x41014C\n\n#define mmDMA_QM_2_CP_LDMA_DST_BASE_HI_OFFSET                        0x410150\n\n#define mmDMA_QM_2_CP_LDMA_COMMIT_OFFSET                             0x410154\n\n#define mmDMA_QM_2_CP_FENCE0_RDATA                                   0x410158\n\n#define mmDMA_QM_2_CP_FENCE1_RDATA                                   0x41015C\n\n#define mmDMA_QM_2_CP_FENCE2_RDATA                                   0x410160\n\n#define mmDMA_QM_2_CP_FENCE3_RDATA                                   0x410164\n\n#define mmDMA_QM_2_CP_FENCE0_CNT                                     0x410168\n\n#define mmDMA_QM_2_CP_FENCE1_CNT                                     0x41016C\n\n#define mmDMA_QM_2_CP_FENCE2_CNT                                     0x410170\n\n#define mmDMA_QM_2_CP_FENCE3_CNT                                     0x410174\n\n#define mmDMA_QM_2_CP_STS                                            0x410178\n\n#define mmDMA_QM_2_CP_CURRENT_INST_LO                                0x41017C\n\n#define mmDMA_QM_2_CP_CURRENT_INST_HI                                0x410180\n\n#define mmDMA_QM_2_CP_BARRIER_CFG                                    0x410184\n\n#define mmDMA_QM_2_CP_DBG_0                                          0x410188\n\n#define mmDMA_QM_2_PQ_BUF_ADDR                                       0x410300\n\n#define mmDMA_QM_2_PQ_BUF_RDATA                                      0x410304\n\n#define mmDMA_QM_2_CQ_BUF_ADDR                                       0x410308\n\n#define mmDMA_QM_2_CQ_BUF_RDATA                                      0x41030C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}