Time resolution is 1 ps
step | phase | ready done start op | inflight busy
0   |    Q |   0     0    0   -   |    0      0
1   |    Q |   1     0    1   Q   |    0      0
2   |    Q |   0     0    0   -   |    1      3
3   |    Q |   0     0    0   -   |    1      2
4   |    Q |   0     0    0   -   |    1      1
5   |    K |   0     1    0   -   |    1      0
6   |    K |   1     0    1   K   |    0      0
7   |    K |   0     0    0   -   |    1      3
8   |    K |   0     0    0   -   |    1      2
9   |    K |   0     0    0   -   |    1      1
10   |    V |   0     1    0   -   |    1      0
11   |    V |   1     0    1   V   |    0      0
12   |    V |   0     0    0   -   |    1      3
13   |    V |   0     0    0   -   |    1      2
14   |    V |   0     0    0   -   |    1      1
15   | DONE |   0     1    0   -   |    1      0
Head reached DONE at step 15
$finish called at time : 175 ns : File "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/Verilog/run_single_head_single_tb.sv" Line 179
