<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/GlobalISel/Utils.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_acf95d48488878a56d51b126ec99551e.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Utils.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Register_8h_source.html">llvm/CodeGen/Register.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Alignment_8h_source.html">llvm/Support/Alignment.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LowLevelTypeImpl_8h_source.html">llvm/Support/LowLevelTypeImpl.h</a>&quot;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for Utils.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="llvm_2CodeGen_2GlobalISel_2Utils_8h__incl.svg" width="4448" height="828"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="llvm_2CodeGen_2GlobalISel_2Utils_8h__dep__incl.svg" width="7451" height="514"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1ValueAndVReg.html">llvm::ValueAndVReg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple struct used to hold a constant integer value and a virtual register.  <a href="structllvm_1_1ValueAndVReg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1DefinitionAndSourceRegister.html">llvm::DefinitionAndSourceRegister</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple struct used to hold a <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> value and the instruction which defines it.  <a href="structllvm_1_1DefinitionAndSourceRegister.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac06bed7d7565bb91ece6aff506ac0adc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">llvm::constrainRegToClass</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RegClass)</td></tr>
<tr class="memdesc:ac06bed7d7565bb91ece6aff506ac0adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to constrain Reg to the specified register class.  <a href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">More...</a><br /></td></tr>
<tr class="separator:ac06bed7d7565bb91ece6aff506ac0adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de00f38864016881b1182ebac4b7b30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">llvm::constrainOperandRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InsertPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RegClass, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO)</td></tr>
<tr class="memdesc:a0de00f38864016881b1182ebac4b7b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> operand OpIdx, so that it is now constrained to the <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> passed as an argument (RegClass).  <a href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">More...</a><br /></td></tr>
<tr class="separator:a0de00f38864016881b1182ebac4b7b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6b3672f7d7a310e9b45dc48d464ee8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0e6b3672f7d7a310e9b45dc48d464ee8">llvm::constrainOperandRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InsertPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO, <a class="el" href="classunsigned.html">unsigned</a> OpIdx)</td></tr>
<tr class="memdesc:a0e6b3672f7d7a310e9b45dc48d464ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to constrain Reg so that it is usable by argument OpIdx of the provided <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> <code>II</code>.  <a href="namespacellvm.html#a0e6b3672f7d7a310e9b45dc48d464ee8">More...</a><br /></td></tr>
<tr class="separator:a0e6b3672f7d7a310e9b45dc48d464ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0be879cebaa17d623212f729b1d4b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="memdesc:a2a0be879cebaa17d623212f729b1d4b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mutate the newly-selected instruction <code>I</code> to constrain its (possibly generic) virtual register operands to the instruction's register class.  <a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">More...</a><br /></td></tr>
<tr class="separator:a2a0be879cebaa17d623212f729b1d4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708b9606a37961be41adad607c81c532"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a708b9606a37961be41adad607c81c532">llvm::canReplaceReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a708b9606a37961be41adad607c81c532"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if DstReg can be replaced with SrcReg depending on the register constraints.  <a href="namespacellvm.html#a708b9606a37961be41adad607c81c532">More...</a><br /></td></tr>
<tr class="separator:a708b9606a37961be41adad607c81c532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afedd87a64c9da5f553e2d290d8cfb110"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">llvm::isTriviallyDead</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:afedd87a64c9da5f553e2d290d8cfb110"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether an instruction <code>MI</code> is dead: it only defines dead virtual registers, and doesn't have other side effects.  <a href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">More...</a><br /></td></tr>
<tr class="separator:afedd87a64c9da5f553e2d290d8cfb110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b804856a2e313abeef6f32c3c6f61eb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC, <a class="el" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="el" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>, <a class="el" href="classllvm_1_1MachineOptimizationRemarkMissed.html">MachineOptimizationRemarkMissed</a> &amp;R)</td></tr>
<tr class="memdesc:a7b804856a2e313abeef6f32c3c6f61eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Report an ISel error as a missed optimization remark to the <a class="el" href="classllvm_1_1LLVMContext.html" title="This is an important class for using LLVM in a threaded context.">LLVMContext</a>'s diagnostic stream.  <a href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">More...</a><br /></td></tr>
<tr class="separator:a7b804856a2e313abeef6f32c3c6f61eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2b71d462b14e085a6a1d4b0a1d5e82"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0e2b71d462b14e085a6a1d4b0a1d5e82">llvm::reportGISelFailure</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC, <a class="el" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="el" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *<a class="el" href="X86LowerAMXType_8cpp.html#adb9257105a403ef9d0773b87693f7779">PassName</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Msg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a0e2b71d462b14e085a6a1d4b0a1d5e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9971cf6e5729588fe9a1ee94bb4fce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">llvm::reportGISelWarning</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC, <a class="el" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="el" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>, <a class="el" href="classllvm_1_1MachineOptimizationRemarkMissed.html">MachineOptimizationRemarkMissed</a> &amp;R)</td></tr>
<tr class="memdesc:aff9971cf6e5729588fe9a1ee94bb4fce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Report an ISel warning as a missed optimization remark to the <a class="el" href="classllvm_1_1LLVMContext.html" title="This is an important class for using LLVM in a threaded context.">LLVMContext</a>'s diagnostic stream.  <a href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">More...</a><br /></td></tr>
<tr class="separator:aff9971cf6e5729588fe9a1ee94bb4fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd930532a5fe93353b347f4d560f6e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a2fd930532a5fe93353b347f4d560f6e1">llvm::getConstantVRegVal</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a2fd930532a5fe93353b347f4d560f6e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a G_CONSTANT, return the corresponding value.  <a href="namespacellvm.html#a2fd930532a5fe93353b347f4d560f6e1">More...</a><br /></td></tr>
<tr class="separator:a2fd930532a5fe93353b347f4d560f6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521f17cafa0dccf245a7a9d95eb28834"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a521f17cafa0dccf245a7a9d95eb28834">llvm::getConstantVRegSExtVal</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a521f17cafa0dccf245a7a9d95eb28834"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a G_CONSTANT fits in int64_t returns it.  <a href="namespacellvm.html#a521f17cafa0dccf245a7a9d95eb28834">More...</a><br /></td></tr>
<tr class="separator:a521f17cafa0dccf245a7a9d95eb28834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3683d21f4f67e5b72dedb82e8216406"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1ValueAndVReg.html">ValueAndVReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ad3683d21f4f67e5b72dedb82e8216406">llvm::getConstantVRegValWithLookThrough</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classbool.html">bool</a> LookThroughInstrs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="classbool.html">bool</a> HandleFConstants=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="classbool.html">bool</a> LookThroughAnyExt=<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>)</td></tr>
<tr class="memdesc:ad3683d21f4f67e5b72dedb82e8216406"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a statically evaluable chain of instructions rooted on a G_F/CONSTANT (<code>LookThroughInstrs</code> == true) and that constant fits in int64_t, returns its value as well as the virtual register defined by this G_F/CONSTANT.  <a href="namespacellvm.html#ad3683d21f4f67e5b72dedb82e8216406">More...</a><br /></td></tr>
<tr class="separator:ad3683d21f4f67e5b72dedb82e8216406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1175ca529ece1df77d922f75a8726f56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a1175ca529ece1df77d922f75a8726f56">llvm::getConstantFPVRegVal</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a1175ca529ece1df77d922f75a8726f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0edf31d256ecb3ac003bf2d81a576c9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">llvm::getOpcodeDef</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a0edf31d256ecb3ac003bf2d81a576c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">See if Reg is defined by an single def instruction that is Opcode.  <a href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">More...</a><br /></td></tr>
<tr class="separator:a0edf31d256ecb3ac003bf2d81a576c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003dc19605e68eb37737bbd8d7e468a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1DefinitionAndSourceRegister.html">DefinitionAndSourceRegister</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">llvm::getDefSrcRegIgnoringCopies</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a003dc19605e68eb37737bbd8d7e468a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the def instruction for <code>Reg</code>, and underlying value <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> folding away any copies.  <a href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">More...</a><br /></td></tr>
<tr class="separator:a003dc19605e68eb37737bbd8d7e468a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2430ab5e686b82f8cd6fd588d6de6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a4b2430ab5e686b82f8cd6fd588d6de6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the def instruction for <code>Reg</code>, folding away any trivial copies.  <a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">More...</a><br /></td></tr>
<tr class="separator:a4b2430ab5e686b82f8cd6fd588d6de6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb39eef3d8e7cf19a9145c51a5e46253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">llvm::getSrcRegIgnoringCopies</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:adb39eef3d8e7cf19a9145c51a5e46253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the source register for <code>Reg</code>, folding away any trivial copies.  <a href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">More...</a><br /></td></tr>
<tr class="separator:adb39eef3d8e7cf19a9145c51a5e46253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee5a9adb5b8a88c8913aed9c85e5a52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1APFloat.html">APFloat</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">llvm::getAPFloatFromSize</a> (double Val, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="memdesc:abee5a9adb5b8a88c8913aed9c85e5a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> from Val converted to the appropriate size.  <a href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">More...</a><br /></td></tr>
<tr class="separator:abee5a9adb5b8a88c8913aed9c85e5a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa353f9585311abf1b6f698049f5a29b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a> (<a class="el" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)</td></tr>
<tr class="memdesc:aa353f9585311abf1b6f698049f5a29b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modify analysis usage so it preserves passes required for the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> fallback.  <a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">More...</a><br /></td></tr>
<tr class="separator:aa353f9585311abf1b6f698049f5a29b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf954acb67e1822bab2d57f665fc367"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#accf954acb67e1822bab2d57f665fc367">llvm::ConstantFoldBinOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:accf954acb67e1822bab2d57f665fc367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c23a79d69d39ac00553d4eee0d44ca0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a8c23a79d69d39ac00553d4eee0d44ca0">llvm::ConstantFoldExtOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> Op1, uint64_t Imm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a8c23a79d69d39ac00553d4eee0d44ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9941226cefb2787fa29507c4f5630d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa9941226cefb2787fa29507c4f5630d6">llvm::isKnownToBeAPowerOfTwo</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> *<a class="el" href="structllvm_1_1KnownBits.html">KnownBits</a>=nullptr)</td></tr>
<tr class="memdesc:aa9941226cefb2787fa29507c4f5630d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if the given value is known to have exactly one bit set.  <a href="namespacellvm.html#aa9941226cefb2787fa29507c4f5630d6">More...</a><br /></td></tr>
<tr class="separator:aa9941226cefb2787fa29507c4f5630d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9fc12d1e70e76349dfad9462ee5c21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aff9fc12d1e70e76349dfad9462ee5c21">llvm::isKnownNeverNaN</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classbool.html">bool</a> SNaN=<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>)</td></tr>
<tr class="memdesc:aff9fc12d1e70e76349dfad9462ee5c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> can be assumed to never be a NaN.  <a href="namespacellvm.html#aff9fc12d1e70e76349dfad9462ee5c21">More...</a><br /></td></tr>
<tr class="separator:aff9fc12d1e70e76349dfad9462ee5c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbab4f4f342da97b2f73b4b1fedc983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">llvm::isKnownNeverSNaN</a> (<a class="el" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MachineRegisterInfo &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:acbbab4f4f342da97b2f73b4b1fedc983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> can be assumed to never be a signaling NaN.  <a href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">More...</a><br /></td></tr>
<tr class="separator:acbbab4f4f342da97b2f73b4b1fedc983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff719a7221f395b1b3849c9675ca32dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">llvm::inferAlignFromPtrInfo</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO)</td></tr>
<tr class="separator:aff719a7221f395b1b3849c9675ca32dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d97c65db4498c7675f88b0b390270d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a6d97c65db4498c7675f88b0b390270d0">llvm::getFunctionLiveInPhysReg</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1LLT.html">LLT</a> RegTy=<a class="el" href="classllvm_1_1LLT.html">LLT</a>())</td></tr>
<tr class="memdesc:a6d97c65db4498c7675f88b0b390270d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a virtual register corresponding to the incoming argument register <code>PhysReg</code>.  <a href="namespacellvm.html#a6d97c65db4498c7675f88b0b390270d0">More...</a><br /></td></tr>
<tr class="separator:a6d97c65db4498c7675f88b0b390270d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a2f0d67720407fe032276991d5111b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a55a2f0d67720407fe032276991d5111b">llvm::getLCMType</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> OrigTy, <a class="el" href="classllvm_1_1LLT.html">LLT</a> TargetTy)</td></tr>
<tr class="memdesc:a55a2f0d67720407fe032276991d5111b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the least common multiple type of <code>OrigTy</code> and <code>TargetTy</code>, by changing the number of vector elements or scalar bitwidth.  <a href="namespacellvm.html#a55a2f0d67720407fe032276991d5111b">More...</a><br /></td></tr>
<tr class="separator:a55a2f0d67720407fe032276991d5111b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb74ac5c2f2a45c7247a785f898d4833"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">llvm::getGCDType</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> OrigTy, <a class="el" href="classllvm_1_1LLT.html">LLT</a> TargetTy)</td></tr>
<tr class="memdesc:adb74ac5c2f2a45c7247a785f898d4833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a type where the total size is the greatest common divisor of <code>OrigTy</code> and <code>TargetTy</code>.  <a href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">More...</a><br /></td></tr>
<tr class="separator:adb74ac5c2f2a45c7247a785f898d4833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5087269c7f2e2c65102f1cabda85c950"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a5087269c7f2e2c65102f1cabda85c950">llvm::getSplatIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a5087269c7f2e2c65102f1cabda85c950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bc1a254dc760a772c0f818065986c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a10bc1a254dc760a772c0f818065986c9">llvm::getBuildVectorConstantSplat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a10bc1a254dc760a772c0f818065986c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a scalar constant of a G_BUILD_VECTOR splat if it exists.  <a href="namespacellvm.html#a10bc1a254dc760a772c0f818065986c9">More...</a><br /></td></tr>
<tr class="separator:a10bc1a254dc760a772c0f818065986c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985a9c28f61aaa0b1e861143da83bbed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a985a9c28f61aaa0b1e861143da83bbed">llvm::isBuildVectorAllZeros</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a985a9c28f61aaa0b1e861143da83bbed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified instruction is a G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the elements are 0 or undef.  <a href="namespacellvm.html#a985a9c28f61aaa0b1e861143da83bbed">More...</a><br /></td></tr>
<tr class="separator:a985a9c28f61aaa0b1e861143da83bbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9297e6591e209426bbfb73f851586955"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a9297e6591e209426bbfb73f851586955">llvm::isBuildVectorAllOnes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a9297e6591e209426bbfb73f851586955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified instruction is a G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the elements are ~0 or undef.  <a href="namespacellvm.html#a9297e6591e209426bbfb73f851586955">More...</a><br /></td></tr>
<tr class="separator:a9297e6591e209426bbfb73f851586955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529ff212ebd899f8d03cc9bdf74735ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a529ff212ebd899f8d03cc9bdf74735ed">llvm::isConstTrueVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, int64_t Val, <a class="el" href="classbool.html">bool</a> IsVector, <a class="el" href="classbool.html">bool</a> IsFP)</td></tr>
<tr class="memdesc:a529ff212ebd899f8d03cc9bdf74735ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if given the <a class="el" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...">TargetLowering</a>'s boolean contents information, the value <code>Val</code> contains a true value.  <a href="namespacellvm.html#a529ff212ebd899f8d03cc9bdf74735ed">More...</a><br /></td></tr>
<tr class="separator:a529ff212ebd899f8d03cc9bdf74735ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e1bd1414b3f2093861f8f48e7a10a7"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ac4e1bd1414b3f2093861f8f48e7a10a7">llvm::getICmpTrueVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, <a class="el" href="classbool.html">bool</a> IsVector, <a class="el" href="classbool.html">bool</a> IsFP)</td></tr>
<tr class="memdesc:ac4e1bd1414b3f2093861f8f48e7a10a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an integer representing true, as defined by the TargetBooleanContents.  <a href="namespacellvm.html#ac4e1bd1414b3f2093861f8f48e7a10a7">More...</a><br /></td></tr>
<tr class="separator:ac4e1bd1414b3f2093861f8f48e7a10a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 9 2021 06:03:47 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
