LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all; 

ENTITY  IS 

PORT (D, CLK,set,enable : IN std_logic;
       SENSE : OUT std_logic);
END  FlipFlop_status;

ARCHITECTURE behav OF FlipFlop_status IS 
signal new_d : std_logic;
BEGIN 

PROCESS(CLK,set,enable)

BEGIN 
      IF (set='1') then 
		SENSE <='1';
		ELSE IF (CLK'EVENT AND CLK = '1') THEN 
		IF (enable = '1') THEN 
		SENSE <= D;
		END IF;
		END IF;
		END IF;
		
		END PROCESS;
		
END behav;