digraph logic4130EB203160D860 {
graph [label="logic4130EB203160D860", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic4130EB203160D860_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic4130EB203160D860_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic4130EB203160D860_p_177_out [label="p_177_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic4130EB203160D860_p_166_in [label="p_166_in", shape=house, color="#e4f1b2"];
}
N_1952CE40 [label="N_1952CE40\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_163_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_163_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic4130EB203160D860_pop_si_data -> N_1952CE40 [label="1", taillabel=<pop_si_data>, headlabel=<P_5D79870>, headlabel=<#0:1>];
logic4130EB203160D860_p_10_in -> N_1952CE40 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic4130EB203160D860_p_177_out -> N_1952CE40 [label="1", taillabel=<p_177_out>, headlabel=<A>, headlabel=<#0:1>];
N_1952CE40 -> logic4130EB203160D860_p_166_in [label="1", taillabel=<out[p_166_in]>, headlabel=<p_166_in>, headlabel=<#0:1>];
}
