
*** Running vivado
    with args -log FIR_Filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_Filter.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FIR_Filter.tcl -notrace
Command: synth_design -top FIR_Filter -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 408.922 ; gain = 95.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIR_Filter' [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:3]
	Parameter TAPS bound to: 49 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter COEFF_WIDTH bound to: 16 - type: integer 
	Parameter SYM_TAPS bound to: 25 - type: integer 
	Parameter COEFFS bound to: 400'b1111111111011100000000000101001000000000011110100000000001100011111111111110110011111111010110101111111100110100111111111100110000000000110101010000000101110001000000001101110111111111001110111111110111000100111111011111010000000000001100100000001100010010000001000000010100000001010111111111110000110000111110000101111011111010011100110000010001010100000100110100000000100000101111000010011000101000 
INFO: [Synth 8-6155] done synthesizing module 'FIR_Filter' (1#1) [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 464.246 ; gain = 150.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 464.246 ; gain = 150.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 464.246 ; gain = 150.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital IC/FPGA/fir_filter/syn/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Digital IC/FPGA/fir_filter/syn/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Digital IC/FPGA/fir_filter/syn/project_1/project_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIR_Filter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIR_Filter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 821.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.855 ; gain = 508.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.855 ; gain = 508.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.855 ; gain = 508.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 821.855 ; gain = 508.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 49    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIR_Filter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 49    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP y1, operation Mode is: A*(B:0x3ffdc).
DSP Report: operator y1 is absorbed into DSP y1.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x52).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x7a).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x63).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ffec).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ff5a).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ff34).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ffcc).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0xd5).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x171).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0xdd).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ff3b).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3fdc4).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3fdf4).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x32).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x312).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x405).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x15f).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3fc30).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3f85e).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3fa73).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x454).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x1340).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x20bc).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x2628).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x20bc).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x1340).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x454).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3fa73).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3f85e).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3fc30).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x15f).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x405).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x312).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x32).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3fdf4).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3fdc4).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ff3b).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0xdd).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x171).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0xd5).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ffcc).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ff34).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ff5a).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x3ffec).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x63).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x7a).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0x52).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP y0, operation Mode is: C+A*(B:0x3ffdc).
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: operator y1 is absorbed into DSP y0.
INFO: [Synth 8-3886] merging instance 'acc_reg[0][22]' (FDC) to 'acc_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'acc_reg[0][23]' (FDC) to 'acc_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'acc_reg[0][24]' (FDC) to 'acc_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'acc_reg[0][25]' (FDC) to 'acc_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'acc_reg[0][26]' (FDC) to 'acc_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'acc_reg[0][27]' (FDC) to 'acc_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'acc_reg[0][28]' (FDC) to 'acc_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'acc_reg[0][29]' (FDC) to 'acc_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'acc_reg[0][30]' (FDC) to 'acc_reg[0][31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 821.855 ; gain = 508.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_Filter  | A*(B:0x3ffdc)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x52)    | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x7a)    | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x63)    | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ffec) | 16     | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ff5a) | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ff34) | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ffcc) | 16     | 7      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0xd5)    | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x171)   | 16     | 10     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0xdd)    | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ff3b) | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3fdc4) | 16     | 11     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3fdf4) | 16     | 11     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x32)    | 16     | 7      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x312)   | 16     | 11     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x405)   | 16     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x15f)   | 16     | 10     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3fc30) | 16     | 11     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3f85e) | 16     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3fa73) | 16     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x454)   | 16     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x1340)  | 16     | 14     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x20bc)  | 16     | 15     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x2628)  | 16     | 15     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x20bc)  | 16     | 15     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x1340)  | 16     | 14     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x454)   | 16     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3fa73) | 16     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3f85e) | 16     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3fc30) | 16     | 11     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x15f)   | 16     | 10     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x405)   | 16     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x312)   | 16     | 11     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x32)    | 16     | 7      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3fdf4) | 16     | 11     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3fdc4) | 16     | 11     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ff3b) | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0xdd)    | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x171)   | 16     | 10     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0xd5)    | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ffcc) | 16     | 7      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ff34) | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ff5a) | 16     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ffec) | 16     | 6      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x63)    | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x7a)    | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x52)    | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|FIR_Filter  | C+A*(B:0x3ffdc) | 16     | 7      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 863.371 ; gain = 549.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 880.844 ; gain = 567.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:55]
INFO: [Synth 8-3886] merging instance 'i_1' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_25' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_58' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_91' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_124' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_157' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_190' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_223' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_256' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_289' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_322' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_355' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_388' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_421' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_454' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_487' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_520' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_553' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_586' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_619' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_652' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_685' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_718' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_751' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_784' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_817' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_850' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_883' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_916' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_949' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_982' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1015' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1048' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1081' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1114' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1147' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1180' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1213' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1246' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1279' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1312' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1345' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1378' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1411' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1444' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1477' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1510' (FDC) to 'i_1576'
INFO: [Synth 8-3886] merging instance 'i_1543' (FDC) to 'i_1576'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:3]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:3]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital IC/FPGA/fir_filter/src/FIR_Filter.sv:3]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 895.398 ; gain = 581.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 895.398 ; gain = 581.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 895.398 ; gain = 581.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 895.398 ; gain = 581.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 895.398 ; gain = 581.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 895.398 ; gain = 581.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 895.398 ; gain = 581.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |DSP48E1   |     1|
|3     |DSP48E1_2 |    48|
|4     |LUT1      |     1|
|5     |LUT2      |    32|
|6     |FDCE      |     1|
|7     |IBUF      |    18|
|8     |OBUF      |    32|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   134|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 895.398 ; gain = 581.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 895.398 ; gain = 224.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 895.398 ; gain = 581.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
172 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 895.398 ; gain = 594.520
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Digital IC/FPGA/fir_filter/syn/project_1/project_1.runs/synth_1/FIR_Filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_Filter_utilization_synth.rpt -pb FIR_Filter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 895.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 21:35:52 2025...
