// Seed: 752485210
module module_0 (
    output supply0 id_0,
    output wand id_1
);
  wire id_3, id_4;
  module_2();
endmodule
module module_1 (
    input  logic id_0,
    output wor   id_1
);
  logic id_3;
  module_0(
      id_1, id_1
  );
  generate
    always @(id_3 or posedge (id_0)) begin
      id_3 <= 1 * id_0 - "" & id_3++;
      fork
        if (id_3) if (1) id_1 = 1'b0;
      join
      id_3 = id_3;
    end
  endgenerate
endmodule
module module_2;
  wire id_1 = id_1;
  assign id_1 = id_2;
endmodule
