
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,11}                      Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)
	S4= GPR[rT]=b                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= PC.Out=>IMem.RAddr                                      Premise(F5)
	S8= IMem.RAddr=addr                                         Path(S6,S7)
	S9= CP0.ASID=>IMem.ASID                                     Premise(F6)
	S10= IMem.ASID=pid                                          Path(S5,S9)
	S11= IMem.Out={0,rS,rT,rD,0,11}                             IMem-Read(S10,S8,S2)
	S12= IMem.Out=>FU.IR_IF                                     Premise(F7)
	S13= FU.IR_IF={0,rS,rT,rD,0,11}                             Path(S11,S12)
	S14= IMem.Out=>IR_ID.In                                     Premise(F8)
	S15= IR_ID.In={0,rS,rT,rD,0,11}                             Path(S11,S14)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F9)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S18= IR_ID.Out=>FU.IR_ID                                    Premise(F11)
	S19= IR_ID.Out31_26=>CU_ID.Op                               Premise(F12)
	S20= IR_ID.Out25_21=>GPR.RReg1                              Premise(F13)
	S21= IR_ID.Out20_16=>GPR.RReg2                              Premise(F14)
	S22= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F15)
	S23= GPR.Rdata1=>FU.InID1                                   Premise(F16)
	S24= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F17)
	S25= FU.OutID1=>A_EX.In                                     Premise(F18)
	S26= GPR.Rdata2=>FU.InID2                                   Premise(F19)
	S27= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F20)
	S28= FU.OutID2=>B_EX.In                                     Premise(F21)
	S29= IR_ID.Out=>IR_EX.In                                    Premise(F22)
	S30= FU.Halt_ID=>CU_ID.Halt                                 Premise(F23)
	S31= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S32= IR_EX.Out=>FU.IR_EX                                    Premise(F25)
	S33= IR_EX.Out31_26=>CU_EX.Op                               Premise(F26)
	S34= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F27)
	S35= B_EX.Out=>CMPU.B                                       Premise(F28)
	S36= CMPU.zero=>ConditionReg_MEM.In                         Premise(F29)
	S37= A_EX.Out=>ALUOut_MEM.In                                Premise(F30)
	S38= A_EX.Out=>FU.InEX                                      Premise(F31)
	S39= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F32)
	S40= IR_EX.Out=>IR_MEM.In                                   Premise(F33)
	S41= IR_MEM.Out=>FU.IR_MEM                                  Premise(F34)
	S42= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F35)
	S43= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F36)
	S44= IR_MEM.Out=>IR_WB.In                                   Premise(F37)
	S45= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F38)
	S46= ALUOut_MEM.Out=>FU.InMEM                               Premise(F39)
	S47= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F40)
	S48= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F41)
	S49= IR_WB.Out=>FU.IR_WB                                    Premise(F42)
	S50= IR_WB.Out31_26=>CU_WB.Op                               Premise(F43)
	S51= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F44)
	S52= IR_WB.Out15_11=>GPR.WReg                               Premise(F45)
	S53= ALUOut_WB.Out=>GPR.WData                               Premise(F46)
	S54= ALUOut_WB.Out=>FU.InWB                                 Premise(F47)
	S55= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F48)
	S56= ConditionReg_WB.Out=>CU_WB.zero                        Premise(F49)
	S57= CtrlPC=0                                               Premise(F50)
	S58= CtrlPCInc=1                                            Premise(F51)
	S59= PC[Out]=addr+4                                         PC-Inc(S1,S57,S58)
	S60= PC[CIA]=addr                                           PC-Inc(S1,S57,S58)
	S61= CtrlIMem=0                                             Premise(F52)
	S62= IMem[{pid,addr}]={0,rS,rT,rD,0,11}                     IMem-Hold(S2,S61)
	S63= CtrlASIDIn=0                                           Premise(F53)
	S64= CtrlCP0=0                                              Premise(F54)
	S65= CP0[ASID]=pid                                          CP0-Hold(S0,S64)
	S66= CtrlEPCIn=0                                            Premise(F55)
	S67= CtrlExCodeIn=0                                         Premise(F56)
	S68= CtrlIR_ID=1                                            Premise(F57)
	S69= [IR_ID]={0,rS,rT,rD,0,11}                              IR_ID-Write(S15,S68)
	S70= CtrlGPR=0                                              Premise(F58)
	S71= GPR[rS]=a                                              GPR-Hold(S3,S70)
	S72= GPR[rT]=b                                              GPR-Hold(S4,S70)
	S73= CtrlA_EX=0                                             Premise(F59)
	S74= CtrlB_EX=0                                             Premise(F60)
	S75= CtrlIR_EX=0                                            Premise(F61)
	S76= CtrlConditionReg_MEM=0                                 Premise(F62)
	S77= CtrlALUOut_MEM=0                                       Premise(F63)
	S78= CtrlIR_MEM=0                                           Premise(F64)
	S79= CtrlIR_WB=0                                            Premise(F65)
	S80= CtrlALUOut_WB=0                                        Premise(F66)
	S81= CtrlConditionReg_WB=0                                  Premise(F67)

ID	S82= PC.Out=addr+4                                          PC-Out(S59)
	S83= PC.CIA=addr                                            PC-Out(S60)
	S84= PC.CIA31_28=addr[31:28]                                PC-Out(S60)
	S85= CP0.ASID=pid                                           CP0-Read-ASID(S65)
	S86= IR_ID.Out={0,rS,rT,rD,0,11}                            IR-Out(S69)
	S87= IR_ID.Out31_26=0                                       IR-Out(S69)
	S88= IR_ID.Out25_21=rS                                      IR-Out(S69)
	S89= IR_ID.Out20_16=rT                                      IR-Out(S69)
	S90= IR_ID.Out15_11=rD                                      IR-Out(S69)
	S91= IR_ID.Out10_6=0                                        IR-Out(S69)
	S92= IR_ID.Out5_0=11                                        IR-Out(S69)
	S93= PC.Out=>IMem.RAddr                                     Premise(F68)
	S94= IMem.RAddr=addr+4                                      Path(S82,S93)
	S95= CP0.ASID=>IMem.ASID                                    Premise(F69)
	S96= IMem.ASID=pid                                          Path(S85,S95)
	S97= IMem.Out=>FU.IR_IF                                     Premise(F70)
	S98= IMem.Out=>IR_ID.In                                     Premise(F71)
	S99= FU.Halt_IF=>CU_IF.Halt                                 Premise(F72)
	S100= FU.Bub_IF=>CU_IF.Bub                                  Premise(F73)
	S101= IR_ID.Out=>FU.IR_ID                                   Premise(F74)
	S102= FU.IR_ID={0,rS,rT,rD,0,11}                            Path(S86,S101)
	S103= IR_ID.Out31_26=>CU_ID.Op                              Premise(F75)
	S104= CU_ID.Op=0                                            Path(S87,S103)
	S105= IR_ID.Out25_21=>GPR.RReg1                             Premise(F76)
	S106= GPR.RReg1=rS                                          Path(S88,S105)
	S107= GPR.Rdata1=a                                          GPR-Read(S106,S71)
	S108= IR_ID.Out20_16=>GPR.RReg2                             Premise(F77)
	S109= GPR.RReg2=rT                                          Path(S89,S108)
	S110= GPR.Rdata2=b                                          GPR-Read(S109,S72)
	S111= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F78)
	S112= CU_ID.IRFunc=11                                       Path(S92,S111)
	S113= GPR.Rdata1=>FU.InID1                                  Premise(F79)
	S114= FU.InID1=a                                            Path(S107,S113)
	S115= FU.OutID1=FU(a)                                       FU-Forward(S114)
	S116= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F80)
	S117= FU.InID1_RReg=rS                                      Path(S88,S116)
	S118= FU.OutID1=>A_EX.In                                    Premise(F81)
	S119= A_EX.In=FU(a)                                         Path(S115,S118)
	S120= GPR.Rdata2=>FU.InID2                                  Premise(F82)
	S121= FU.InID2=b                                            Path(S110,S120)
	S122= FU.OutID2=FU(b)                                       FU-Forward(S121)
	S123= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F83)
	S124= FU.InID2_RReg=rT                                      Path(S89,S123)
	S125= FU.OutID2=>B_EX.In                                    Premise(F84)
	S126= B_EX.In=FU(b)                                         Path(S122,S125)
	S127= IR_ID.Out=>IR_EX.In                                   Premise(F85)
	S128= IR_EX.In={0,rS,rT,rD,0,11}                            Path(S86,S127)
	S129= FU.Halt_ID=>CU_ID.Halt                                Premise(F86)
	S130= FU.Bub_ID=>CU_ID.Bub                                  Premise(F87)
	S131= IR_EX.Out=>FU.IR_EX                                   Premise(F88)
	S132= IR_EX.Out31_26=>CU_EX.Op                              Premise(F89)
	S133= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F90)
	S134= B_EX.Out=>CMPU.B                                      Premise(F91)
	S135= CMPU.zero=>ConditionReg_MEM.In                        Premise(F92)
	S136= A_EX.Out=>ALUOut_MEM.In                               Premise(F93)
	S137= A_EX.Out=>FU.InEX                                     Premise(F94)
	S138= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F95)
	S139= IR_EX.Out=>IR_MEM.In                                  Premise(F96)
	S140= IR_MEM.Out=>FU.IR_MEM                                 Premise(F97)
	S141= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F98)
	S142= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F99)
	S143= IR_MEM.Out=>IR_WB.In                                  Premise(F100)
	S144= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F101)
	S145= ALUOut_MEM.Out=>FU.InMEM                              Premise(F102)
	S146= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F103)
	S147= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F104)
	S148= IR_WB.Out=>FU.IR_WB                                   Premise(F105)
	S149= IR_WB.Out31_26=>CU_WB.Op                              Premise(F106)
	S150= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F107)
	S151= IR_WB.Out15_11=>GPR.WReg                              Premise(F108)
	S152= ALUOut_WB.Out=>GPR.WData                              Premise(F109)
	S153= ALUOut_WB.Out=>FU.InWB                                Premise(F110)
	S154= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F111)
	S155= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F112)
	S156= CtrlPC=0                                              Premise(F113)
	S157= CtrlPCInc=0                                           Premise(F114)
	S158= PC[CIA]=addr                                          PC-Hold(S60,S157)
	S159= PC[Out]=addr+4                                        PC-Hold(S59,S156,S157)
	S160= CtrlIMem=0                                            Premise(F115)
	S161= IMem[{pid,addr}]={0,rS,rT,rD,0,11}                    IMem-Hold(S62,S160)
	S162= CtrlASIDIn=0                                          Premise(F116)
	S163= CtrlCP0=0                                             Premise(F117)
	S164= CP0[ASID]=pid                                         CP0-Hold(S65,S163)
	S165= CtrlEPCIn=0                                           Premise(F118)
	S166= CtrlExCodeIn=0                                        Premise(F119)
	S167= CtrlIR_ID=0                                           Premise(F120)
	S168= [IR_ID]={0,rS,rT,rD,0,11}                             IR_ID-Hold(S69,S167)
	S169= CtrlGPR=0                                             Premise(F121)
	S170= GPR[rS]=a                                             GPR-Hold(S71,S169)
	S171= GPR[rT]=b                                             GPR-Hold(S72,S169)
	S172= CtrlA_EX=1                                            Premise(F122)
	S173= [A_EX]=FU(a)                                          A_EX-Write(S119,S172)
	S174= CtrlB_EX=1                                            Premise(F123)
	S175= [B_EX]=FU(b)                                          B_EX-Write(S126,S174)
	S176= CtrlIR_EX=1                                           Premise(F124)
	S177= [IR_EX]={0,rS,rT,rD,0,11}                             IR_EX-Write(S128,S176)
	S178= CtrlConditionReg_MEM=0                                Premise(F125)
	S179= CtrlALUOut_MEM=0                                      Premise(F126)
	S180= CtrlIR_MEM=0                                          Premise(F127)
	S181= CtrlIR_WB=0                                           Premise(F128)
	S182= CtrlALUOut_WB=0                                       Premise(F129)
	S183= CtrlConditionReg_WB=0                                 Premise(F130)

EX	S184= PC.CIA=addr                                           PC-Out(S158)
	S185= PC.CIA31_28=addr[31:28]                               PC-Out(S158)
	S186= PC.Out=addr+4                                         PC-Out(S159)
	S187= CP0.ASID=pid                                          CP0-Read-ASID(S164)
	S188= IR_ID.Out={0,rS,rT,rD,0,11}                           IR-Out(S168)
	S189= IR_ID.Out31_26=0                                      IR-Out(S168)
	S190= IR_ID.Out25_21=rS                                     IR-Out(S168)
	S191= IR_ID.Out20_16=rT                                     IR-Out(S168)
	S192= IR_ID.Out15_11=rD                                     IR-Out(S168)
	S193= IR_ID.Out10_6=0                                       IR-Out(S168)
	S194= IR_ID.Out5_0=11                                       IR-Out(S168)
	S195= A_EX.Out=FU(a)                                        A_EX-Out(S173)
	S196= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S173)
	S197= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S173)
	S198= B_EX.Out=FU(b)                                        B_EX-Out(S175)
	S199= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S175)
	S200= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S175)
	S201= IR_EX.Out={0,rS,rT,rD,0,11}                           IR_EX-Out(S177)
	S202= IR_EX.Out31_26=0                                      IR_EX-Out(S177)
	S203= IR_EX.Out25_21=rS                                     IR_EX-Out(S177)
	S204= IR_EX.Out20_16=rT                                     IR_EX-Out(S177)
	S205= IR_EX.Out15_11=rD                                     IR_EX-Out(S177)
	S206= IR_EX.Out10_6=0                                       IR_EX-Out(S177)
	S207= IR_EX.Out5_0=11                                       IR_EX-Out(S177)
	S208= PC.Out=>IMem.RAddr                                    Premise(F131)
	S209= IMem.RAddr=addr+4                                     Path(S186,S208)
	S210= CP0.ASID=>IMem.ASID                                   Premise(F132)
	S211= IMem.ASID=pid                                         Path(S187,S210)
	S212= IMem.Out=>FU.IR_IF                                    Premise(F133)
	S213= IMem.Out=>IR_ID.In                                    Premise(F134)
	S214= FU.Halt_IF=>CU_IF.Halt                                Premise(F135)
	S215= FU.Bub_IF=>CU_IF.Bub                                  Premise(F136)
	S216= IR_ID.Out=>FU.IR_ID                                   Premise(F137)
	S217= FU.IR_ID={0,rS,rT,rD,0,11}                            Path(S188,S216)
	S218= IR_ID.Out31_26=>CU_ID.Op                              Premise(F138)
	S219= CU_ID.Op=0                                            Path(S189,S218)
	S220= IR_ID.Out25_21=>GPR.RReg1                             Premise(F139)
	S221= GPR.RReg1=rS                                          Path(S190,S220)
	S222= GPR.Rdata1=a                                          GPR-Read(S221,S170)
	S223= IR_ID.Out20_16=>GPR.RReg2                             Premise(F140)
	S224= GPR.RReg2=rT                                          Path(S191,S223)
	S225= GPR.Rdata2=b                                          GPR-Read(S224,S171)
	S226= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F141)
	S227= CU_ID.IRFunc=11                                       Path(S194,S226)
	S228= GPR.Rdata1=>FU.InID1                                  Premise(F142)
	S229= FU.InID1=a                                            Path(S222,S228)
	S230= FU.OutID1=FU(a)                                       FU-Forward(S229)
	S231= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F143)
	S232= FU.InID1_RReg=rS                                      Path(S190,S231)
	S233= FU.OutID1=>A_EX.In                                    Premise(F144)
	S234= A_EX.In=FU(a)                                         Path(S230,S233)
	S235= GPR.Rdata2=>FU.InID2                                  Premise(F145)
	S236= FU.InID2=b                                            Path(S225,S235)
	S237= FU.OutID2=FU(b)                                       FU-Forward(S236)
	S238= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F146)
	S239= FU.InID2_RReg=rT                                      Path(S191,S238)
	S240= FU.OutID2=>B_EX.In                                    Premise(F147)
	S241= B_EX.In=FU(b)                                         Path(S237,S240)
	S242= IR_ID.Out=>IR_EX.In                                   Premise(F148)
	S243= IR_EX.In={0,rS,rT,rD,0,11}                            Path(S188,S242)
	S244= FU.Halt_ID=>CU_ID.Halt                                Premise(F149)
	S245= FU.Bub_ID=>CU_ID.Bub                                  Premise(F150)
	S246= IR_EX.Out=>FU.IR_EX                                   Premise(F151)
	S247= FU.IR_EX={0,rS,rT,rD,0,11}                            Path(S201,S246)
	S248= IR_EX.Out31_26=>CU_EX.Op                              Premise(F152)
	S249= CU_EX.Op=0                                            Path(S202,S248)
	S250= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F153)
	S251= CU_EX.IRFunc=11                                       Path(S207,S250)
	S252= CMPU.A=32'b0                                          Premise(F154)
	S253= B_EX.Out=>CMPU.B                                      Premise(F155)
	S254= CMPU.B=FU(b)                                          Path(S198,S253)
	S255= CMPU.Func=6'b000011                                   Premise(F156)
	S256= CMPU.Out=CompareS(32'b0,FU(b))                        CMPU-CMPS(S252,S254)
	S257= CMPU.zero=CompareS(32'b0,FU(b))                       CMPU-CMPS(S252,S254)
	S258= CMPU.gt=CompareS(32'b0,FU(b))                         CMPU-CMPS(S252,S254)
	S259= CMPU.lt=CompareS(32'b0,FU(b))                         CMPU-CMPS(S252,S254)
	S260= CMPU.zero=>ConditionReg_MEM.In                        Premise(F157)
	S261= ConditionReg_MEM.In=CompareS(32'b0,FU(b))             Path(S257,S260)
	S262= A_EX.Out=>ALUOut_MEM.In                               Premise(F158)
	S263= ALUOut_MEM.In=FU(a)                                   Path(S195,S262)
	S264= A_EX.Out=>FU.InEX                                     Premise(F159)
	S265= FU.InEX=FU(a)                                         Path(S195,S264)
	S266= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F160)
	S267= FU.InEX_WReg=rD                                       Path(S205,S266)
	S268= IR_EX.Out=>IR_MEM.In                                  Premise(F161)
	S269= IR_MEM.In={0,rS,rT,rD,0,11}                           Path(S201,S268)
	S270= IR_MEM.Out=>FU.IR_MEM                                 Premise(F162)
	S271= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F163)
	S272= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F164)
	S273= IR_MEM.Out=>IR_WB.In                                  Premise(F165)
	S274= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F166)
	S275= ALUOut_MEM.Out=>FU.InMEM                              Premise(F167)
	S276= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F168)
	S277= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F169)
	S278= IR_WB.Out=>FU.IR_WB                                   Premise(F170)
	S279= IR_WB.Out31_26=>CU_WB.Op                              Premise(F171)
	S280= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F172)
	S281= IR_WB.Out15_11=>GPR.WReg                              Premise(F173)
	S282= ALUOut_WB.Out=>GPR.WData                              Premise(F174)
	S283= ALUOut_WB.Out=>FU.InWB                                Premise(F175)
	S284= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F176)
	S285= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F177)
	S286= CtrlPC=0                                              Premise(F178)
	S287= CtrlPCInc=0                                           Premise(F179)
	S288= PC[CIA]=addr                                          PC-Hold(S158,S287)
	S289= PC[Out]=addr+4                                        PC-Hold(S159,S286,S287)
	S290= CtrlIMem=0                                            Premise(F180)
	S291= IMem[{pid,addr}]={0,rS,rT,rD,0,11}                    IMem-Hold(S161,S290)
	S292= CtrlASIDIn=0                                          Premise(F181)
	S293= CtrlCP0=0                                             Premise(F182)
	S294= CP0[ASID]=pid                                         CP0-Hold(S164,S293)
	S295= CtrlEPCIn=0                                           Premise(F183)
	S296= CtrlExCodeIn=0                                        Premise(F184)
	S297= CtrlIR_ID=0                                           Premise(F185)
	S298= [IR_ID]={0,rS,rT,rD,0,11}                             IR_ID-Hold(S168,S297)
	S299= CtrlGPR=0                                             Premise(F186)
	S300= GPR[rS]=a                                             GPR-Hold(S170,S299)
	S301= GPR[rT]=b                                             GPR-Hold(S171,S299)
	S302= CtrlA_EX=0                                            Premise(F187)
	S303= [A_EX]=FU(a)                                          A_EX-Hold(S173,S302)
	S304= CtrlB_EX=0                                            Premise(F188)
	S305= [B_EX]=FU(b)                                          B_EX-Hold(S175,S304)
	S306= CtrlIR_EX=0                                           Premise(F189)
	S307= [IR_EX]={0,rS,rT,rD,0,11}                             IR_EX-Hold(S177,S306)
	S308= CtrlConditionReg_MEM=1                                Premise(F190)
	S309= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Write(S261,S308)
	S310= CtrlALUOut_MEM=1                                      Premise(F191)
	S311= [ALUOut_MEM]=FU(a)                                    ALUOut_MEM-Write(S263,S310)
	S312= CtrlIR_MEM=1                                          Premise(F192)
	S313= [IR_MEM]={0,rS,rT,rD,0,11}                            IR_MEM-Write(S269,S312)
	S314= CtrlIR_WB=0                                           Premise(F193)
	S315= CtrlALUOut_WB=0                                       Premise(F194)
	S316= CtrlConditionReg_WB=0                                 Premise(F195)

MEM	S317= PC.CIA=addr                                           PC-Out(S288)
	S318= PC.CIA31_28=addr[31:28]                               PC-Out(S288)
	S319= PC.Out=addr+4                                         PC-Out(S289)
	S320= CP0.ASID=pid                                          CP0-Read-ASID(S294)
	S321= IR_ID.Out={0,rS,rT,rD,0,11}                           IR-Out(S298)
	S322= IR_ID.Out31_26=0                                      IR-Out(S298)
	S323= IR_ID.Out25_21=rS                                     IR-Out(S298)
	S324= IR_ID.Out20_16=rT                                     IR-Out(S298)
	S325= IR_ID.Out15_11=rD                                     IR-Out(S298)
	S326= IR_ID.Out10_6=0                                       IR-Out(S298)
	S327= IR_ID.Out5_0=11                                       IR-Out(S298)
	S328= A_EX.Out=FU(a)                                        A_EX-Out(S303)
	S329= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S303)
	S330= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S303)
	S331= B_EX.Out=FU(b)                                        B_EX-Out(S305)
	S332= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S305)
	S333= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S305)
	S334= IR_EX.Out={0,rS,rT,rD,0,11}                           IR_EX-Out(S307)
	S335= IR_EX.Out31_26=0                                      IR_EX-Out(S307)
	S336= IR_EX.Out25_21=rS                                     IR_EX-Out(S307)
	S337= IR_EX.Out20_16=rT                                     IR_EX-Out(S307)
	S338= IR_EX.Out15_11=rD                                     IR_EX-Out(S307)
	S339= IR_EX.Out10_6=0                                       IR_EX-Out(S307)
	S340= IR_EX.Out5_0=11                                       IR_EX-Out(S307)
	S341= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))            ConditionReg_MEM-Out(S309)
	S342= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_MEM-Out(S309)
	S343= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_MEM-Out(S309)
	S344= ALUOut_MEM.Out=FU(a)                                  ALUOut_MEM-Out(S311)
	S345= ALUOut_MEM.Out1_0={FU(a)}[1:0]                        ALUOut_MEM-Out(S311)
	S346= ALUOut_MEM.Out4_0={FU(a)}[4:0]                        ALUOut_MEM-Out(S311)
	S347= IR_MEM.Out={0,rS,rT,rD,0,11}                          IR_MEM-Out(S313)
	S348= IR_MEM.Out31_26=0                                     IR_MEM-Out(S313)
	S349= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S313)
	S350= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S313)
	S351= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S313)
	S352= IR_MEM.Out10_6=0                                      IR_MEM-Out(S313)
	S353= IR_MEM.Out5_0=11                                      IR_MEM-Out(S313)
	S354= PC.Out=>IMem.RAddr                                    Premise(F196)
	S355= IMem.RAddr=addr+4                                     Path(S319,S354)
	S356= CP0.ASID=>IMem.ASID                                   Premise(F197)
	S357= IMem.ASID=pid                                         Path(S320,S356)
	S358= IMem.Out=>FU.IR_IF                                    Premise(F198)
	S359= IMem.Out=>IR_ID.In                                    Premise(F199)
	S360= FU.Halt_IF=>CU_IF.Halt                                Premise(F200)
	S361= FU.Bub_IF=>CU_IF.Bub                                  Premise(F201)
	S362= IR_ID.Out=>FU.IR_ID                                   Premise(F202)
	S363= FU.IR_ID={0,rS,rT,rD,0,11}                            Path(S321,S362)
	S364= IR_ID.Out31_26=>CU_ID.Op                              Premise(F203)
	S365= CU_ID.Op=0                                            Path(S322,S364)
	S366= IR_ID.Out25_21=>GPR.RReg1                             Premise(F204)
	S367= GPR.RReg1=rS                                          Path(S323,S366)
	S368= GPR.Rdata1=a                                          GPR-Read(S367,S300)
	S369= IR_ID.Out20_16=>GPR.RReg2                             Premise(F205)
	S370= GPR.RReg2=rT                                          Path(S324,S369)
	S371= GPR.Rdata2=b                                          GPR-Read(S370,S301)
	S372= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F206)
	S373= CU_ID.IRFunc=11                                       Path(S327,S372)
	S374= GPR.Rdata1=>FU.InID1                                  Premise(F207)
	S375= FU.InID1=a                                            Path(S368,S374)
	S376= FU.OutID1=FU(a)                                       FU-Forward(S375)
	S377= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F208)
	S378= FU.InID1_RReg=rS                                      Path(S323,S377)
	S379= FU.OutID1=>A_EX.In                                    Premise(F209)
	S380= A_EX.In=FU(a)                                         Path(S376,S379)
	S381= GPR.Rdata2=>FU.InID2                                  Premise(F210)
	S382= FU.InID2=b                                            Path(S371,S381)
	S383= FU.OutID2=FU(b)                                       FU-Forward(S382)
	S384= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F211)
	S385= FU.InID2_RReg=rT                                      Path(S324,S384)
	S386= FU.OutID2=>B_EX.In                                    Premise(F212)
	S387= B_EX.In=FU(b)                                         Path(S383,S386)
	S388= IR_ID.Out=>IR_EX.In                                   Premise(F213)
	S389= IR_EX.In={0,rS,rT,rD,0,11}                            Path(S321,S388)
	S390= FU.Halt_ID=>CU_ID.Halt                                Premise(F214)
	S391= FU.Bub_ID=>CU_ID.Bub                                  Premise(F215)
	S392= IR_EX.Out=>FU.IR_EX                                   Premise(F216)
	S393= FU.IR_EX={0,rS,rT,rD,0,11}                            Path(S334,S392)
	S394= IR_EX.Out31_26=>CU_EX.Op                              Premise(F217)
	S395= CU_EX.Op=0                                            Path(S335,S394)
	S396= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F218)
	S397= CU_EX.IRFunc=11                                       Path(S340,S396)
	S398= B_EX.Out=>CMPU.B                                      Premise(F219)
	S399= CMPU.B=FU(b)                                          Path(S331,S398)
	S400= CMPU.zero=>ConditionReg_MEM.In                        Premise(F220)
	S401= A_EX.Out=>ALUOut_MEM.In                               Premise(F221)
	S402= ALUOut_MEM.In=FU(a)                                   Path(S328,S401)
	S403= A_EX.Out=>FU.InEX                                     Premise(F222)
	S404= FU.InEX=FU(a)                                         Path(S328,S403)
	S405= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F223)
	S406= FU.InEX_WReg=rD                                       Path(S338,S405)
	S407= IR_EX.Out=>IR_MEM.In                                  Premise(F224)
	S408= IR_MEM.In={0,rS,rT,rD,0,11}                           Path(S334,S407)
	S409= IR_MEM.Out=>FU.IR_MEM                                 Premise(F225)
	S410= FU.IR_MEM={0,rS,rT,rD,0,11}                           Path(S347,S409)
	S411= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F226)
	S412= CU_MEM.Op=0                                           Path(S348,S411)
	S413= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F227)
	S414= CU_MEM.IRFunc=11                                      Path(S353,S413)
	S415= IR_MEM.Out=>IR_WB.In                                  Premise(F228)
	S416= IR_WB.In={0,rS,rT,rD,0,11}                            Path(S347,S415)
	S417= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F229)
	S418= ALUOut_WB.In=FU(a)                                    Path(S344,S417)
	S419= ALUOut_MEM.Out=>FU.InMEM                              Premise(F230)
	S420= FU.InMEM=FU(a)                                        Path(S344,S419)
	S421= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F231)
	S422= FU.InMEM_WReg=rD                                      Path(S351,S421)
	S423= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F232)
	S424= ConditionReg_WB.In=CompareS(32'b0,FU(b))              Path(S341,S423)
	S425= IR_WB.Out=>FU.IR_WB                                   Premise(F233)
	S426= IR_WB.Out31_26=>CU_WB.Op                              Premise(F234)
	S427= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F235)
	S428= IR_WB.Out15_11=>GPR.WReg                              Premise(F236)
	S429= ALUOut_WB.Out=>GPR.WData                              Premise(F237)
	S430= ALUOut_WB.Out=>FU.InWB                                Premise(F238)
	S431= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F239)
	S432= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F240)
	S433= CtrlPC=0                                              Premise(F241)
	S434= CtrlPCInc=0                                           Premise(F242)
	S435= PC[CIA]=addr                                          PC-Hold(S288,S434)
	S436= PC[Out]=addr+4                                        PC-Hold(S289,S433,S434)
	S437= CtrlIMem=0                                            Premise(F243)
	S438= IMem[{pid,addr}]={0,rS,rT,rD,0,11}                    IMem-Hold(S291,S437)
	S439= CtrlASIDIn=0                                          Premise(F244)
	S440= CtrlCP0=0                                             Premise(F245)
	S441= CP0[ASID]=pid                                         CP0-Hold(S294,S440)
	S442= CtrlEPCIn=0                                           Premise(F246)
	S443= CtrlExCodeIn=0                                        Premise(F247)
	S444= CtrlIR_ID=0                                           Premise(F248)
	S445= [IR_ID]={0,rS,rT,rD,0,11}                             IR_ID-Hold(S298,S444)
	S446= CtrlGPR=0                                             Premise(F249)
	S447= GPR[rS]=a                                             GPR-Hold(S300,S446)
	S448= GPR[rT]=b                                             GPR-Hold(S301,S446)
	S449= CtrlA_EX=0                                            Premise(F250)
	S450= [A_EX]=FU(a)                                          A_EX-Hold(S303,S449)
	S451= CtrlB_EX=0                                            Premise(F251)
	S452= [B_EX]=FU(b)                                          B_EX-Hold(S305,S451)
	S453= CtrlIR_EX=0                                           Premise(F252)
	S454= [IR_EX]={0,rS,rT,rD,0,11}                             IR_EX-Hold(S307,S453)
	S455= CtrlConditionReg_MEM=0                                Premise(F253)
	S456= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Hold(S309,S455)
	S457= CtrlALUOut_MEM=0                                      Premise(F254)
	S458= [ALUOut_MEM]=FU(a)                                    ALUOut_MEM-Hold(S311,S457)
	S459= CtrlIR_MEM=0                                          Premise(F255)
	S460= [IR_MEM]={0,rS,rT,rD,0,11}                            IR_MEM-Hold(S313,S459)
	S461= CtrlIR_WB=1                                           Premise(F256)
	S462= [IR_WB]={0,rS,rT,rD,0,11}                             IR_WB-Write(S416,S461)
	S463= CtrlALUOut_WB=1                                       Premise(F257)
	S464= [ALUOut_WB]=FU(a)                                     ALUOut_WB-Write(S418,S463)
	S465= CtrlConditionReg_WB=1                                 Premise(F258)
	S466= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Write(S424,S465)

WB	S467= PC.CIA=addr                                           PC-Out(S435)
	S468= PC.CIA31_28=addr[31:28]                               PC-Out(S435)
	S469= PC.Out=addr+4                                         PC-Out(S436)
	S470= CP0.ASID=pid                                          CP0-Read-ASID(S441)
	S471= IR_ID.Out={0,rS,rT,rD,0,11}                           IR-Out(S445)
	S472= IR_ID.Out31_26=0                                      IR-Out(S445)
	S473= IR_ID.Out25_21=rS                                     IR-Out(S445)
	S474= IR_ID.Out20_16=rT                                     IR-Out(S445)
	S475= IR_ID.Out15_11=rD                                     IR-Out(S445)
	S476= IR_ID.Out10_6=0                                       IR-Out(S445)
	S477= IR_ID.Out5_0=11                                       IR-Out(S445)
	S478= A_EX.Out=FU(a)                                        A_EX-Out(S450)
	S479= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S450)
	S480= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S450)
	S481= B_EX.Out=FU(b)                                        B_EX-Out(S452)
	S482= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S452)
	S483= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S452)
	S484= IR_EX.Out={0,rS,rT,rD,0,11}                           IR_EX-Out(S454)
	S485= IR_EX.Out31_26=0                                      IR_EX-Out(S454)
	S486= IR_EX.Out25_21=rS                                     IR_EX-Out(S454)
	S487= IR_EX.Out20_16=rT                                     IR_EX-Out(S454)
	S488= IR_EX.Out15_11=rD                                     IR_EX-Out(S454)
	S489= IR_EX.Out10_6=0                                       IR_EX-Out(S454)
	S490= IR_EX.Out5_0=11                                       IR_EX-Out(S454)
	S491= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))            ConditionReg_MEM-Out(S456)
	S492= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_MEM-Out(S456)
	S493= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_MEM-Out(S456)
	S494= ALUOut_MEM.Out=FU(a)                                  ALUOut_MEM-Out(S458)
	S495= ALUOut_MEM.Out1_0={FU(a)}[1:0]                        ALUOut_MEM-Out(S458)
	S496= ALUOut_MEM.Out4_0={FU(a)}[4:0]                        ALUOut_MEM-Out(S458)
	S497= IR_MEM.Out={0,rS,rT,rD,0,11}                          IR_MEM-Out(S460)
	S498= IR_MEM.Out31_26=0                                     IR_MEM-Out(S460)
	S499= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S460)
	S500= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S460)
	S501= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S460)
	S502= IR_MEM.Out10_6=0                                      IR_MEM-Out(S460)
	S503= IR_MEM.Out5_0=11                                      IR_MEM-Out(S460)
	S504= IR_WB.Out={0,rS,rT,rD,0,11}                           IR-Out(S462)
	S505= IR_WB.Out31_26=0                                      IR-Out(S462)
	S506= IR_WB.Out25_21=rS                                     IR-Out(S462)
	S507= IR_WB.Out20_16=rT                                     IR-Out(S462)
	S508= IR_WB.Out15_11=rD                                     IR-Out(S462)
	S509= IR_WB.Out10_6=0                                       IR-Out(S462)
	S510= IR_WB.Out5_0=11                                       IR-Out(S462)
	S511= ALUOut_WB.Out=FU(a)                                   ALUOut_WB-Out(S464)
	S512= ALUOut_WB.Out1_0={FU(a)}[1:0]                         ALUOut_WB-Out(S464)
	S513= ALUOut_WB.Out4_0={FU(a)}[4:0]                         ALUOut_WB-Out(S464)
	S514= ConditionReg_WB.Out=CompareS(32'b0,FU(b))             ConditionReg_WB-Out(S466)
	S515= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]   ConditionReg_WB-Out(S466)
	S516= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]   ConditionReg_WB-Out(S466)
	S517= PC.Out=>IMem.RAddr                                    Premise(F259)
	S518= IMem.RAddr=addr+4                                     Path(S469,S517)
	S519= CP0.ASID=>IMem.ASID                                   Premise(F260)
	S520= IMem.ASID=pid                                         Path(S470,S519)
	S521= IMem.Out=>FU.IR_IF                                    Premise(F261)
	S522= IMem.Out=>IR_ID.In                                    Premise(F262)
	S523= FU.Halt_IF=>CU_IF.Halt                                Premise(F263)
	S524= FU.Bub_IF=>CU_IF.Bub                                  Premise(F264)
	S525= IR_ID.Out=>FU.IR_ID                                   Premise(F265)
	S526= FU.IR_ID={0,rS,rT,rD,0,11}                            Path(S471,S525)
	S527= IR_ID.Out31_26=>CU_ID.Op                              Premise(F266)
	S528= CU_ID.Op=0                                            Path(S472,S527)
	S529= IR_ID.Out25_21=>GPR.RReg1                             Premise(F267)
	S530= GPR.RReg1=rS                                          Path(S473,S529)
	S531= GPR.Rdata1=a                                          GPR-Read(S530,S447)
	S532= IR_ID.Out20_16=>GPR.RReg2                             Premise(F268)
	S533= GPR.RReg2=rT                                          Path(S474,S532)
	S534= GPR.Rdata2=b                                          GPR-Read(S533,S448)
	S535= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F269)
	S536= CU_ID.IRFunc=11                                       Path(S477,S535)
	S537= GPR.Rdata1=>FU.InID1                                  Premise(F270)
	S538= FU.InID1=a                                            Path(S531,S537)
	S539= FU.OutID1=FU(a)                                       FU-Forward(S538)
	S540= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F271)
	S541= FU.InID1_RReg=rS                                      Path(S473,S540)
	S542= FU.OutID1=>A_EX.In                                    Premise(F272)
	S543= A_EX.In=FU(a)                                         Path(S539,S542)
	S544= GPR.Rdata2=>FU.InID2                                  Premise(F273)
	S545= FU.InID2=b                                            Path(S534,S544)
	S546= FU.OutID2=FU(b)                                       FU-Forward(S545)
	S547= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F274)
	S548= FU.InID2_RReg=rT                                      Path(S474,S547)
	S549= FU.OutID2=>B_EX.In                                    Premise(F275)
	S550= B_EX.In=FU(b)                                         Path(S546,S549)
	S551= IR_ID.Out=>IR_EX.In                                   Premise(F276)
	S552= IR_EX.In={0,rS,rT,rD,0,11}                            Path(S471,S551)
	S553= FU.Halt_ID=>CU_ID.Halt                                Premise(F277)
	S554= FU.Bub_ID=>CU_ID.Bub                                  Premise(F278)
	S555= IR_EX.Out=>FU.IR_EX                                   Premise(F279)
	S556= FU.IR_EX={0,rS,rT,rD,0,11}                            Path(S484,S555)
	S557= IR_EX.Out31_26=>CU_EX.Op                              Premise(F280)
	S558= CU_EX.Op=0                                            Path(S485,S557)
	S559= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F281)
	S560= CU_EX.IRFunc=11                                       Path(S490,S559)
	S561= B_EX.Out=>CMPU.B                                      Premise(F282)
	S562= CMPU.B=FU(b)                                          Path(S481,S561)
	S563= CMPU.zero=>ConditionReg_MEM.In                        Premise(F283)
	S564= A_EX.Out=>ALUOut_MEM.In                               Premise(F284)
	S565= ALUOut_MEM.In=FU(a)                                   Path(S478,S564)
	S566= A_EX.Out=>FU.InEX                                     Premise(F285)
	S567= FU.InEX=FU(a)                                         Path(S478,S566)
	S568= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F286)
	S569= FU.InEX_WReg=rD                                       Path(S488,S568)
	S570= IR_EX.Out=>IR_MEM.In                                  Premise(F287)
	S571= IR_MEM.In={0,rS,rT,rD,0,11}                           Path(S484,S570)
	S572= IR_MEM.Out=>FU.IR_MEM                                 Premise(F288)
	S573= FU.IR_MEM={0,rS,rT,rD,0,11}                           Path(S497,S572)
	S574= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F289)
	S575= CU_MEM.Op=0                                           Path(S498,S574)
	S576= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F290)
	S577= CU_MEM.IRFunc=11                                      Path(S503,S576)
	S578= IR_MEM.Out=>IR_WB.In                                  Premise(F291)
	S579= IR_WB.In={0,rS,rT,rD,0,11}                            Path(S497,S578)
	S580= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F292)
	S581= ALUOut_WB.In=FU(a)                                    Path(S494,S580)
	S582= ALUOut_MEM.Out=>FU.InMEM                              Premise(F293)
	S583= FU.InMEM=FU(a)                                        Path(S494,S582)
	S584= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F294)
	S585= FU.InMEM_WReg=rD                                      Path(S501,S584)
	S586= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F295)
	S587= ConditionReg_WB.In=CompareS(32'b0,FU(b))              Path(S491,S586)
	S588= IR_WB.Out=>FU.IR_WB                                   Premise(F296)
	S589= FU.IR_WB={0,rS,rT,rD,0,11}                            Path(S504,S588)
	S590= IR_WB.Out31_26=>CU_WB.Op                              Premise(F297)
	S591= CU_WB.Op=0                                            Path(S505,S590)
	S592= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F298)
	S593= CU_WB.IRFunc=11                                       Path(S510,S592)
	S594= IR_WB.Out15_11=>GPR.WReg                              Premise(F299)
	S595= GPR.WReg=rD                                           Path(S508,S594)
	S596= ALUOut_WB.Out=>GPR.WData                              Premise(F300)
	S597= GPR.WData=FU(a)                                       Path(S511,S596)
	S598= ALUOut_WB.Out=>FU.InWB                                Premise(F301)
	S599= FU.InWB=FU(a)                                         Path(S511,S598)
	S600= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F302)
	S601= FU.InWB_WReg=rD                                       Path(S508,S600)
	S602= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F303)
	S603= CU_WB.zero=CompareS(32'b0,FU(b))                      Path(S514,S602)
	S604= CtrlPC=0                                              Premise(F304)
	S605= CtrlPCInc=0                                           Premise(F305)
	S606= PC[CIA]=addr                                          PC-Hold(S435,S605)
	S607= PC[Out]=addr+4                                        PC-Hold(S436,S604,S605)
	S608= CtrlIMem=0                                            Premise(F306)
	S609= IMem[{pid,addr}]={0,rS,rT,rD,0,11}                    IMem-Hold(S438,S608)
	S610= CtrlASIDIn=0                                          Premise(F307)
	S611= CtrlCP0=0                                             Premise(F308)
	S612= CP0[ASID]=pid                                         CP0-Hold(S441,S611)
	S613= CtrlEPCIn=0                                           Premise(F309)
	S614= CtrlExCodeIn=0                                        Premise(F310)
	S615= CtrlIR_ID=0                                           Premise(F311)
	S616= [IR_ID]={0,rS,rT,rD,0,11}                             IR_ID-Hold(S445,S615)
	S617= CtrlGPR=1                                             Premise(F312)
	S618= GPR[rD]=FU(a)                                         GPR-Write(S595,S597,S617)
	S619= CtrlA_EX=0                                            Premise(F313)
	S620= [A_EX]=FU(a)                                          A_EX-Hold(S450,S619)
	S621= CtrlB_EX=0                                            Premise(F314)
	S622= [B_EX]=FU(b)                                          B_EX-Hold(S452,S621)
	S623= CtrlIR_EX=0                                           Premise(F315)
	S624= [IR_EX]={0,rS,rT,rD,0,11}                             IR_EX-Hold(S454,S623)
	S625= CtrlConditionReg_MEM=0                                Premise(F316)
	S626= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Hold(S456,S625)
	S627= CtrlALUOut_MEM=0                                      Premise(F317)
	S628= [ALUOut_MEM]=FU(a)                                    ALUOut_MEM-Hold(S458,S627)
	S629= CtrlIR_MEM=0                                          Premise(F318)
	S630= [IR_MEM]={0,rS,rT,rD,0,11}                            IR_MEM-Hold(S460,S629)
	S631= CtrlIR_WB=0                                           Premise(F319)
	S632= [IR_WB]={0,rS,rT,rD,0,11}                             IR_WB-Hold(S462,S631)
	S633= CtrlALUOut_WB=0                                       Premise(F320)
	S634= [ALUOut_WB]=FU(a)                                     ALUOut_WB-Hold(S464,S633)
	S635= CtrlConditionReg_WB=0                                 Premise(F321)
	S636= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Hold(S466,S635)

POST	S606= PC[CIA]=addr                                          PC-Hold(S435,S605)
	S607= PC[Out]=addr+4                                        PC-Hold(S436,S604,S605)
	S609= IMem[{pid,addr}]={0,rS,rT,rD,0,11}                    IMem-Hold(S438,S608)
	S612= CP0[ASID]=pid                                         CP0-Hold(S441,S611)
	S616= [IR_ID]={0,rS,rT,rD,0,11}                             IR_ID-Hold(S445,S615)
	S618= GPR[rD]=FU(a)                                         GPR-Write(S595,S597,S617)
	S620= [A_EX]=FU(a)                                          A_EX-Hold(S450,S619)
	S622= [B_EX]=FU(b)                                          B_EX-Hold(S452,S621)
	S624= [IR_EX]={0,rS,rT,rD,0,11}                             IR_EX-Hold(S454,S623)
	S626= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Hold(S456,S625)
	S628= [ALUOut_MEM]=FU(a)                                    ALUOut_MEM-Hold(S458,S627)
	S630= [IR_MEM]={0,rS,rT,rD,0,11}                            IR_MEM-Hold(S460,S629)
	S632= [IR_WB]={0,rS,rT,rD,0,11}                             IR_WB-Hold(S462,S631)
	S634= [ALUOut_WB]=FU(a)                                     ALUOut_WB-Hold(S464,S633)
	S636= [ConditionReg_WB]=CompareS(32'b0,FU(b))               ConditionReg_WB-Hold(S466,S635)

