INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/_x/reports/package
	Log files: /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/_x/logs/package
INFO: [v++ 60-1548] Creating build summary session with primary output /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/build_dir_circuit1/circuit1.xclbin.package_summary, at Tue May  7 17:18:03 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/rourab/Auto_FastFlow_fpga/auto_fast_flow/_x/reports/package/v++_package_circuit1_guidance.html', at Tue May  7 17:18:03 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-2256] Packaging for hardware
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/./build_dir_circuit1/circuit1.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/build_dir_circuit1/circuit1.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 15s
INFO: [v++ 60-1653] Closing dispatch client.
