

================================================================
== Vivado HLS Report for 'sum_engine'
================================================================
* Date:           Mon Sep 14 06:22:19 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 1.950 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 3.000 ns | 3.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|      34|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      34|    137|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add0_V_fu_84_p2       |     +    |      0|  0|  15|           6|           6|
    |add1_V_fu_90_p2       |     +    |      0|  0|  15|           6|           6|
    |add2_V_fu_96_p2       |     +    |      0|  0|  15|           6|           6|
    |add3_V_fu_102_p2      |     +    |      0|  0|  15|           6|           6|
    |add6_V_fu_134_p2      |     +    |      0|  0|  19|           7|           7|
    |add_ln68_1_fu_116_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln68_fu_128_p2    |     +    |      0|  0|  19|           7|           7|
    |ret_V_fu_146_p2       |     +    |      0|  0|  15|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 128|          53|          53|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add0_V_reg_157      |  6|   0|    6|          0|
    |add1_V_reg_162      |  6|   0|    6|          0|
    |add_ln68_1_reg_167  |  7|   0|    7|          0|
    |ap_ce_reg           |  1|   0|    1|          0|
    |ap_return_int_reg   |  8|   0|    8|          0|
    |t8_V_read_reg_152   |  6|   0|    6|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 34|   0|   34|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  sum_engine  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  sum_engine  | return value |
|ap_return  | out |    8| ap_ctrl_hs |  sum_engine  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  sum_engine  | return value |
|t0_V       |  in |    6|   ap_none  |     t0_V     |    scalar    |
|t1_V       |  in |    6|   ap_none  |     t1_V     |    scalar    |
|t2_V       |  in |    6|   ap_none  |     t2_V     |    scalar    |
|t3_V       |  in |    6|   ap_none  |     t3_V     |    scalar    |
|t4_V       |  in |    6|   ap_none  |     t4_V     |    scalar    |
|t5_V       |  in |    6|   ap_none  |     t5_V     |    scalar    |
|t6_V       |  in |    6|   ap_none  |     t6_V     |    scalar    |
|t7_V       |  in |    6|   ap_none  |     t7_V     |    scalar    |
|t8_V       |  in |    6|   ap_none  |     t8_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%t8_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t8_V)" [pgconv.cc:71]   --->   Operation 3 'read' 't8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%t7_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t7_V)" [pgconv.cc:71]   --->   Operation 4 'read' 't7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t6_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t6_V)" [pgconv.cc:71]   --->   Operation 5 'read' 't6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t5_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t5_V)" [pgconv.cc:71]   --->   Operation 6 'read' 't5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t4_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t4_V)" [pgconv.cc:71]   --->   Operation 7 'read' 't4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t3_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t3_V)" [pgconv.cc:71]   --->   Operation 8 'read' 't3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t2_V)" [pgconv.cc:71]   --->   Operation 9 'read' 't2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t1_V)" [pgconv.cc:71]   --->   Operation 10 'read' 't1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%t0_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t0_V)" [pgconv.cc:71]   --->   Operation 11 'read' 't0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%add0_V = add i6 %t1_V_read, %t0_V_read" [pgconv.cc:71]   --->   Operation 12 'add' 'add0_V' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.88ns)   --->   "%add1_V = add i6 %t3_V_read, %t2_V_read" [pgconv.cc:72]   --->   Operation 13 'add' 'add1_V' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add2_V = add i6 %t5_V_read, %t4_V_read" [pgconv.cc:73]   --->   Operation 14 'add' 'add2_V' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%add3_V = add i6 %t7_V_read, %t6_V_read" [pgconv.cc:74]   --->   Operation 15 'add' 'add3_V' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i6 %add2_V to i7" [pgconv.cc:77]   --->   Operation 16 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i6 %add3_V to i7" [pgconv.cc:77]   --->   Operation 17 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.88ns)   --->   "%add_ln68_1 = add i7 %lhs_V_3, %rhs_V_4" [pgconv.cc:79]   --->   Operation 18 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [pgconv.cc:67]   --->   Operation 19 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_V = sext i6 %add0_V to i7" [pgconv.cc:76]   --->   Operation 20 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%rhs_V = sext i6 %add1_V to i7" [pgconv.cc:76]   --->   Operation 21 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68 = add i7 %rhs_V, %lhs_V" [pgconv.cc:79]   --->   Operation 22 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add6_V = add i7 %add_ln68_1, %add_ln68" [pgconv.cc:79]   --->   Operation 23 'add' 'add6_V' <Predicate = true> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i7 %add6_V to i8" [pgconv.cc:81]   --->   Operation 24 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i6 %t8_V_read to i8" [pgconv.cc:81]   --->   Operation 25 'zext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.89ns)   --->   "%ret_V = add i8 %lhs_V_4, %rhs_V_5" [pgconv.cc:81]   --->   Operation 26 'add' 'ret_V' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret i8 %ret_V" [pgconv.cc:81]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t8_V_read         (read        ) [ 011]
t7_V_read         (read        ) [ 000]
t6_V_read         (read        ) [ 000]
t5_V_read         (read        ) [ 000]
t4_V_read         (read        ) [ 000]
t3_V_read         (read        ) [ 000]
t2_V_read         (read        ) [ 000]
t1_V_read         (read        ) [ 000]
t0_V_read         (read        ) [ 000]
add0_V            (add         ) [ 011]
add1_V            (add         ) [ 011]
add2_V            (add         ) [ 000]
add3_V            (add         ) [ 000]
lhs_V_3           (sext        ) [ 000]
rhs_V_4           (sext        ) [ 000]
add_ln68_1        (add         ) [ 011]
specpipeline_ln67 (specpipeline) [ 000]
lhs_V             (sext        ) [ 000]
rhs_V             (sext        ) [ 000]
add_ln68          (add         ) [ 000]
add6_V            (add         ) [ 000]
lhs_V_4           (sext        ) [ 000]
rhs_V_5           (zext        ) [ 000]
ret_V             (add         ) [ 000]
ret_ln81          (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="t5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="t6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="t8_V_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="6" slack="0"/>
<pin id="32" dir="0" index="1" bw="6" slack="0"/>
<pin id="33" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t8_V_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="t7_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="6" slack="0"/>
<pin id="38" dir="0" index="1" bw="6" slack="0"/>
<pin id="39" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t7_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="t6_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="6" slack="0"/>
<pin id="44" dir="0" index="1" bw="6" slack="0"/>
<pin id="45" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t6_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="t5_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="0"/>
<pin id="51" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t5_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="t4_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="6" slack="0"/>
<pin id="57" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t4_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="t3_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="6" slack="0"/>
<pin id="63" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t3_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="t2_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t2_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="t1_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t1_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="t0_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t0_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add0_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add0_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add1_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add1_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add2_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add3_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add3_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="lhs_V_3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="rhs_V_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln68_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="lhs_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="1"/>
<pin id="124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="rhs_V_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="1"/>
<pin id="127" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln68_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="6" slack="0"/>
<pin id="131" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add6_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add6_V/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="lhs_V_4_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="rhs_V_5_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ret_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="t8_V_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="1"/>
<pin id="154" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t8_V_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="add0_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="1"/>
<pin id="159" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add0_V "/>
</bind>
</comp>

<comp id="162" class="1005" name="add1_V_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="1"/>
<pin id="164" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add1_V "/>
</bind>
</comp>

<comp id="167" class="1005" name="add_ln68_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="18" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="16" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="18" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="72" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="78" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="60" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="66" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="54" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="42" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="96" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="102" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="108" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="122" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="139" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="30" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="160"><net_src comp="84" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="165"><net_src comp="90" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="170"><net_src comp="116" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t0_V | {}
	Port: t1_V | {}
	Port: t2_V | {}
	Port: t3_V | {}
	Port: t4_V | {}
	Port: t5_V | {}
	Port: t6_V | {}
	Port: t7_V | {}
	Port: t8_V | {}
 - Input state : 
	Port: sum_engine : t0_V | {1 }
	Port: sum_engine : t1_V | {1 }
	Port: sum_engine : t2_V | {1 }
	Port: sum_engine : t3_V | {1 }
	Port: sum_engine : t4_V | {1 }
	Port: sum_engine : t5_V | {1 }
	Port: sum_engine : t6_V | {1 }
	Port: sum_engine : t7_V | {1 }
	Port: sum_engine : t8_V | {1 }
  - Chain level:
	State 1
		lhs_V_3 : 1
		rhs_V_4 : 1
		add_ln68_1 : 2
	State 2
		add_ln68 : 1
		add6_V : 2
		lhs_V_4 : 3
		ret_V : 4
		ret_ln81 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     add0_V_fu_84     |    0    |    15   |
|          |     add1_V_fu_90     |    0    |    15   |
|          |     add2_V_fu_96     |    0    |    15   |
|    add   |     add3_V_fu_102    |    0    |    15   |
|          |   add_ln68_1_fu_116  |    0    |    15   |
|          |    add_ln68_fu_128   |    0    |    19   |
|          |     add6_V_fu_134    |    0    |    19   |
|          |     ret_V_fu_146     |    0    |    15   |
|----------|----------------------|---------|---------|
|          | t8_V_read_read_fu_30 |    0    |    0    |
|          | t7_V_read_read_fu_36 |    0    |    0    |
|          | t6_V_read_read_fu_42 |    0    |    0    |
|          | t5_V_read_read_fu_48 |    0    |    0    |
|   read   | t4_V_read_read_fu_54 |    0    |    0    |
|          | t3_V_read_read_fu_60 |    0    |    0    |
|          | t2_V_read_read_fu_66 |    0    |    0    |
|          | t1_V_read_read_fu_72 |    0    |    0    |
|          | t0_V_read_read_fu_78 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    lhs_V_3_fu_108    |    0    |    0    |
|          |    rhs_V_4_fu_112    |    0    |    0    |
|   sext   |     lhs_V_fu_122     |    0    |    0    |
|          |     rhs_V_fu_125     |    0    |    0    |
|          |    lhs_V_4_fu_139    |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |    rhs_V_5_fu_143    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   128   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  add0_V_reg_157  |    6   |
|  add1_V_reg_162  |    6   |
|add_ln68_1_reg_167|    7   |
| t8_V_read_reg_152|    6   |
+------------------+--------+
|       Total      |   25   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   128  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   25   |    -   |
+-----------+--------+--------+
|   Total   |   25   |   128  |
+-----------+--------+--------+
