Record=SubProject|ProjectPath=Embedded\FlashRecorder.PrjEmb
Record=SheetSymbol|SourceDocument=PowerPC_AMCC_PPC405CR_Flash_Recorder.SchDoc|Designator=U_flash_fix|SchDesignator=U_flash_fix|FileName=Flash fix.Vhd
Record=TopLevelDocument|FileName=PowerPC_AMCC_PPC405CR_Flash_Recorder.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U_MCU1|BaseComponentDesignator=U_MCU1|DocumentName=PowerPC_AMCC_PPC405CR_Flash_Recorder.SchDoc|LibraryReference=PPC405CR|SubProjectPath=Embedded\FlashRecorder.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=KLDCJUHG|Description=AMCC PowerPC PPC405 RISC Processor|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=PPC405CR|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[2]{}Option_Memory[5]{}Option_MDU[0]{}Option_OCDS[2]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=PPC405CR|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[MAX1104]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[NanoBoard_SPI]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[LCD]{}Memory_Depth[0x0002]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF200000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[Keypad]{}Memory_Depth[0x0002]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF300000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[NEXUS_CORE]{}ComponentDesignator[Internal_ROM]{}Memory_Depth[16k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x00000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[SRAM_DB]{}Memory_Depth[0x100000]{}Memory_UsageType[nvram]{}ProgramDownloadAddress[0x01000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[Internal_RAM]{}Memory_Depth[16k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[16k]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[Daughter_Integrated_SDRAM]{}Memory_Depth[64M]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x80000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[Daughter_Integrated_Flash]{}Memory_Depth[16M]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x70000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_Hard|Nexus_JTAG_Device=False|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U_MCU1|DocumentName=PowerPC_AMCC_PPC405CR_Flash_Recorder.SchDoc|LibraryReference=PPC405CR|SubProjectPath=Embedded\FlashRecorder.PrjEmb|Configuration= |Description=AMCC PowerPC PPC405 RISC Processor|SubPartUniqueId1=KLDCJUHG|SubPartDocPath1=PowerPC_AMCC_PPC405CR_Flash_Recorder.SchDoc|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=PPC405CR|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[2]{}Option_Memory[5]{}Option_MDU[0]{}Option_OCDS[2]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=PPC405CR|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[MAX1104]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[NanoBoard_SPI]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[LCD]{}Memory_Depth[0x0002]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF200000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[Keypad]{}Memory_Depth[0x0002]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF300000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[NEXUS_CORE]{}ComponentDesignator[Internal_ROM]{}Memory_Depth[16k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x00000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[SRAM_DB]{}Memory_Depth[0x100000]{}Memory_UsageType[nvram]{}ProgramDownloadAddress[0x01000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[Internal_RAM]{}Memory_Depth[16k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[16k]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[Daughter_Integrated_SDRAM]{}Memory_Depth[64M]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x80000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[Daughter_Integrated_Flash]{}Memory_Depth[16M]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x70000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_Hard|Nexus_JTAG_Device=False|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=PowerPC-PPC405CR_Spartan3-1000_NB1|DeviceName=XC3S1000-4FG456C
