vendor_name = ModelSim
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/scandoubler.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/sdram.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/vga.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/osd.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/user_io.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/T80/T80s.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/T80/T80_Reg.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/T80/T80_Pack.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/T80/T80_MCode.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/T80/T80_ALU.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/T80/T80.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/trs_vid.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/trs_ps2.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/trs_glue.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/trs_char_vg_se.vhd
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/trs80_mist.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/rom1.qip
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/rom1.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/vram.qip
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/vram.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/pll.qip
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/mist/pll.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/db/TRS80.cbx.xml
source_file = 1, /home/seb/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/seb/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/seb/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/seb/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/db/altsyncram_tda1.tdf
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/roms/level1_rom.hex
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/db/altsyncram_sff1.tdf
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/seb/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/db/pll_altpll.v
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/db/altsyncram_t4d1.tdf
source_file = 1, /home/seb/Documents/mist/mist-cores/trs80/rtl/db/altsyncram_p4d1.tdf
design_name = trs80_mist
instance = comp, \SPI_DO~output\, SPI_DO~output, trs80_mist, 1
instance = comp, \SDRAM_A[0]~output\, SDRAM_A[0]~output, trs80_mist, 1
instance = comp, \SDRAM_A[1]~output\, SDRAM_A[1]~output, trs80_mist, 1
instance = comp, \SDRAM_A[2]~output\, SDRAM_A[2]~output, trs80_mist, 1
instance = comp, \SDRAM_A[3]~output\, SDRAM_A[3]~output, trs80_mist, 1
instance = comp, \SDRAM_A[4]~output\, SDRAM_A[4]~output, trs80_mist, 1
instance = comp, \SDRAM_A[5]~output\, SDRAM_A[5]~output, trs80_mist, 1
instance = comp, \SDRAM_A[6]~output\, SDRAM_A[6]~output, trs80_mist, 1
instance = comp, \SDRAM_A[7]~output\, SDRAM_A[7]~output, trs80_mist, 1
instance = comp, \SDRAM_A[8]~output\, SDRAM_A[8]~output, trs80_mist, 1
instance = comp, \SDRAM_A[9]~output\, SDRAM_A[9]~output, trs80_mist, 1
instance = comp, \SDRAM_A[10]~output\, SDRAM_A[10]~output, trs80_mist, 1
instance = comp, \SDRAM_A[11]~output\, SDRAM_A[11]~output, trs80_mist, 1
instance = comp, \SDRAM_A[12]~output\, SDRAM_A[12]~output, trs80_mist, 1
instance = comp, \SDRAM_DQML~output\, SDRAM_DQML~output, trs80_mist, 1
instance = comp, \SDRAM_DQMH~output\, SDRAM_DQMH~output, trs80_mist, 1
instance = comp, \SDRAM_nWE~output\, SDRAM_nWE~output, trs80_mist, 1
instance = comp, \SDRAM_nCAS~output\, SDRAM_nCAS~output, trs80_mist, 1
instance = comp, \SDRAM_nRAS~output\, SDRAM_nRAS~output, trs80_mist, 1
instance = comp, \SDRAM_nCS~output\, SDRAM_nCS~output, trs80_mist, 1
instance = comp, \SDRAM_BA[0]~output\, SDRAM_BA[0]~output, trs80_mist, 1
instance = comp, \SDRAM_BA[1]~output\, SDRAM_BA[1]~output, trs80_mist, 1
instance = comp, \SDRAM_CLK~output\, SDRAM_CLK~output, trs80_mist, 1
instance = comp, \SDRAM_CKE~output\, SDRAM_CKE~output, trs80_mist, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, trs80_mist, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, trs80_mist, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, trs80_mist, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, trs80_mist, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, trs80_mist, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, trs80_mist, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, trs80_mist, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, trs80_mist, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, trs80_mist, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, trs80_mist, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, trs80_mist, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, trs80_mist, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, trs80_mist, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, trs80_mist, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, trs80_mist, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, trs80_mist, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, trs80_mist, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, trs80_mist, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, trs80_mist, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[0]~output\, SDRAM_DQ[0]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[1]~output\, SDRAM_DQ[1]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[2]~output\, SDRAM_DQ[2]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[3]~output\, SDRAM_DQ[3]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[4]~output\, SDRAM_DQ[4]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[5]~output\, SDRAM_DQ[5]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[6]~output\, SDRAM_DQ[6]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[7]~output\, SDRAM_DQ[7]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[8]~output\, SDRAM_DQ[8]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[9]~output\, SDRAM_DQ[9]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[10]~output\, SDRAM_DQ[10]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[11]~output\, SDRAM_DQ[11]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[12]~output\, SDRAM_DQ[12]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[13]~output\, SDRAM_DQ[13]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[14]~output\, SDRAM_DQ[14]~output, trs80_mist, 1
instance = comp, \SDRAM_DQ[15]~output\, SDRAM_DQ[15]~output, trs80_mist, 1
instance = comp, \SPI_SCK~input\, SPI_SCK~input, trs80_mist, 1
instance = comp, \SPI_SCK~inputclkctrl\, SPI_SCK~inputclkctrl, trs80_mist, 1
instance = comp, \user_io|byte_cnt[1]~9\, user_io|byte_cnt[1]~9, trs80_mist, 1
instance = comp, \CONF_DATA0~input\, CONF_DATA0~input, trs80_mist, 1
instance = comp, \user_io|bit_cnt[0]~2\, user_io|bit_cnt[0]~2, trs80_mist, 1
instance = comp, \user_io|bit_cnt[0]\, user_io|bit_cnt[0], trs80_mist, 1
instance = comp, \user_io|bit_cnt[1]~1\, user_io|bit_cnt[1]~1, trs80_mist, 1
instance = comp, \user_io|bit_cnt[1]\, user_io|bit_cnt[1], trs80_mist, 1
instance = comp, \user_io|bit_cnt[2]~0\, user_io|bit_cnt[2]~0, trs80_mist, 1
instance = comp, \user_io|bit_cnt[2]\, user_io|bit_cnt[2], trs80_mist, 1
instance = comp, \user_io|byte_cnt[7]~7\, user_io|byte_cnt[7]~7, trs80_mist, 1
instance = comp, \user_io|byte_cnt[4]~16\, user_io|byte_cnt[4]~16, trs80_mist, 1
instance = comp, \user_io|byte_cnt[5]~18\, user_io|byte_cnt[5]~18, trs80_mist, 1
instance = comp, \user_io|byte_cnt[5]\, user_io|byte_cnt[5], trs80_mist, 1
instance = comp, \user_io|byte_cnt[6]~20\, user_io|byte_cnt[6]~20, trs80_mist, 1
instance = comp, \user_io|byte_cnt[6]\, user_io|byte_cnt[6], trs80_mist, 1
instance = comp, \user_io|byte_cnt[7]~22\, user_io|byte_cnt[7]~22, trs80_mist, 1
instance = comp, \user_io|byte_cnt[7]\, user_io|byte_cnt[7], trs80_mist, 1
instance = comp, \user_io|Equal14~1\, user_io|Equal14~1, trs80_mist, 1
instance = comp, \user_io|byte_cnt[7]~15\, user_io|byte_cnt[7]~15, trs80_mist, 1
instance = comp, \user_io|byte_cnt[1]\, user_io|byte_cnt[1], trs80_mist, 1
instance = comp, \user_io|Equal14~0\, user_io|Equal14~0, trs80_mist, 1
instance = comp, \user_io|byte_cnt[0]~8\, user_io|byte_cnt[0]~8, trs80_mist, 1
instance = comp, \user_io|byte_cnt[0]\, user_io|byte_cnt[0], trs80_mist, 1
instance = comp, \user_io|byte_cnt[2]~11\, user_io|byte_cnt[2]~11, trs80_mist, 1
instance = comp, \user_io|byte_cnt[2]\, user_io|byte_cnt[2], trs80_mist, 1
instance = comp, \user_io|byte_cnt[3]~13\, user_io|byte_cnt[3]~13, trs80_mist, 1
instance = comp, \user_io|byte_cnt[3]\, user_io|byte_cnt[3], trs80_mist, 1
instance = comp, \user_io|byte_cnt[4]\, user_io|byte_cnt[4], trs80_mist, 1
instance = comp, \SPI_DI~input\, SPI_DI~input, trs80_mist, 1
instance = comp, \user_io|sbuf[0]~feeder\, user_io|sbuf[0]~feeder, trs80_mist, 1
instance = comp, \user_io|sbuf[0]\, user_io|sbuf[0], trs80_mist, 1
instance = comp, \user_io|cmd[1]~feeder\, user_io|cmd[1]~feeder, trs80_mist, 1
instance = comp, \user_io|Equal15~1\, user_io|Equal15~1, trs80_mist, 1
instance = comp, \user_io|Equal15~0\, user_io|Equal15~0, trs80_mist, 1
instance = comp, \user_io|cmd[7]~0\, user_io|cmd[7]~0, trs80_mist, 1
instance = comp, \user_io|cmd[1]\, user_io|cmd[1], trs80_mist, 1
instance = comp, \user_io|SPI_DO~2\, user_io|SPI_DO~2, trs80_mist, 1
instance = comp, \user_io|SPI_DO~3\, user_io|SPI_DO~3, trs80_mist, 1
instance = comp, \user_io|Mux3~19\, user_io|Mux3~19, trs80_mist, 1
instance = comp, \user_io|Mux3~15\, user_io|Mux3~15, trs80_mist, 1
instance = comp, \user_io|Mux3~16\, user_io|Mux3~16, trs80_mist, 1
instance = comp, \user_io|Mux3~17\, user_io|Mux3~17, trs80_mist, 1
instance = comp, \user_io|Mux3~18\, user_io|Mux3~18, trs80_mist, 1
instance = comp, \user_io|Mux3~20\, user_io|Mux3~20, trs80_mist, 1
instance = comp, \user_io|Mux3~21\, user_io|Mux3~21, trs80_mist, 1
instance = comp, \user_io|Mux3~24\, user_io|Mux3~24, trs80_mist, 1
instance = comp, \user_io|Mux3~22\, user_io|Mux3~22, trs80_mist, 1
instance = comp, \user_io|Mux3~23\, user_io|Mux3~23, trs80_mist, 1
instance = comp, \user_io|Mux3~25\, user_io|Mux3~25, trs80_mist, 1
instance = comp, \user_io|SPI_DO~1\, user_io|SPI_DO~1, trs80_mist, 1
instance = comp, \user_io|SPI_DO~4\, user_io|SPI_DO~4, trs80_mist, 1
instance = comp, \user_io|Mux3~6\, user_io|Mux3~6, trs80_mist, 1
instance = comp, \user_io|Mux3~5\, user_io|Mux3~5, trs80_mist, 1
instance = comp, \user_io|Mux3~7\, user_io|Mux3~7, trs80_mist, 1
instance = comp, \user_io|Mux3~0\, user_io|Mux3~0, trs80_mist, 1
instance = comp, \user_io|Mux3~1\, user_io|Mux3~1, trs80_mist, 1
instance = comp, \user_io|Mux3~2\, user_io|Mux3~2, trs80_mist, 1
instance = comp, \user_io|Mux3~3\, user_io|Mux3~3, trs80_mist, 1
instance = comp, \user_io|Mux3~4\, user_io|Mux3~4, trs80_mist, 1
instance = comp, \user_io|Mux3~8\, user_io|Mux3~8, trs80_mist, 1
instance = comp, \user_io|Mux3~9\, user_io|Mux3~9, trs80_mist, 1
instance = comp, \user_io|Mux3~13\, user_io|Mux3~13, trs80_mist, 1
instance = comp, \user_io|Mux3~10\, user_io|Mux3~10, trs80_mist, 1
instance = comp, \user_io|Mux3~11\, user_io|Mux3~11, trs80_mist, 1
instance = comp, \user_io|Mux3~12\, user_io|Mux3~12, trs80_mist, 1
instance = comp, \user_io|Mux3~14\, user_io|Mux3~14, trs80_mist, 1
instance = comp, \user_io|SPI_DO~0\, user_io|SPI_DO~0, trs80_mist, 1
instance = comp, \user_io|sbuf[1]\, user_io|sbuf[1], trs80_mist, 1
instance = comp, \user_io|sbuf[2]~feeder\, user_io|sbuf[2]~feeder, trs80_mist, 1
instance = comp, \user_io|sbuf[2]\, user_io|sbuf[2], trs80_mist, 1
instance = comp, \user_io|sbuf[3]\, user_io|sbuf[3], trs80_mist, 1
instance = comp, \user_io|cmd[4]\, user_io|cmd[4], trs80_mist, 1
instance = comp, \user_io|sbuf[4]\, user_io|sbuf[4], trs80_mist, 1
instance = comp, \user_io|sbuf[5]~feeder\, user_io|sbuf[5]~feeder, trs80_mist, 1
instance = comp, \user_io|sbuf[5]\, user_io|sbuf[5], trs80_mist, 1
instance = comp, \user_io|cmd[6]~feeder\, user_io|cmd[6]~feeder, trs80_mist, 1
instance = comp, \user_io|cmd[6]\, user_io|cmd[6], trs80_mist, 1
instance = comp, \user_io|sbuf[6]\, user_io|sbuf[6], trs80_mist, 1
instance = comp, \user_io|cmd[7]\, user_io|cmd[7], trs80_mist, 1
instance = comp, \user_io|cmd[5]~feeder\, user_io|cmd[5]~feeder, trs80_mist, 1
instance = comp, \user_io|cmd[5]\, user_io|cmd[5], trs80_mist, 1
instance = comp, \user_io|Equal0~0\, user_io|Equal0~0, trs80_mist, 1
instance = comp, \user_io|cmd[0]~feeder\, user_io|cmd[0]~feeder, trs80_mist, 1
instance = comp, \user_io|cmd[0]\, user_io|cmd[0], trs80_mist, 1
instance = comp, \user_io|cmd[3]\, user_io|cmd[3], trs80_mist, 1
instance = comp, \user_io|cmd[2]~feeder\, user_io|cmd[2]~feeder, trs80_mist, 1
instance = comp, \user_io|cmd[2]\, user_io|cmd[2], trs80_mist, 1
instance = comp, \user_io|Equal0~1\, user_io|Equal0~1, trs80_mist, 1
instance = comp, \user_io|Equal0~2\, user_io|Equal0~2, trs80_mist, 1
instance = comp, \user_io|SPI_DO~5\, user_io|SPI_DO~5, trs80_mist, 1
instance = comp, \user_io|Equal15~2\, user_io|Equal15~2, trs80_mist, 1
instance = comp, \user_io|serial_out_byte[2]\, user_io|serial_out_byte[2], trs80_mist, 1
instance = comp, \user_io|serial_out_byte[0]\, user_io|serial_out_byte[0], trs80_mist, 1
instance = comp, \user_io|serial_out_byte[3]\, user_io|serial_out_byte[3], trs80_mist, 1
instance = comp, \user_io|serial_out_byte[1]\, user_io|serial_out_byte[1], trs80_mist, 1
instance = comp, \user_io|Mux2~0\, user_io|Mux2~0, trs80_mist, 1
instance = comp, \user_io|Mux2~1\, user_io|Mux2~1, trs80_mist, 1
instance = comp, \user_io|Mux2~2\, user_io|Mux2~2, trs80_mist, 1
instance = comp, \user_io|serial_out_byte[6]\, user_io|serial_out_byte[6], trs80_mist, 1
instance = comp, \user_io|serial_out_byte[4]\, user_io|serial_out_byte[4], trs80_mist, 1
instance = comp, \user_io|serial_out_byte[7]\, user_io|serial_out_byte[7], trs80_mist, 1
instance = comp, \user_io|serial_out_byte[5]\, user_io|serial_out_byte[5], trs80_mist, 1
instance = comp, \user_io|Mux2~3\, user_io|Mux2~3, trs80_mist, 1
instance = comp, \user_io|Mux2~4\, user_io|Mux2~4, trs80_mist, 1
instance = comp, \user_io|Mux2~5\, user_io|Mux2~5, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[1]~9\, user_io|serial_out_rptr[1]~9, trs80_mist, 1
instance = comp, \user_io|Decoder0~0\, user_io|Decoder0~0, trs80_mist, 1
instance = comp, \user_io|Decoder0~1\, user_io|Decoder0~1, trs80_mist, 1
instance = comp, \user_io|Decoder0~3\, user_io|Decoder0~3, trs80_mist, 1
instance = comp, \user_io|status[0]\, user_io|status[0], trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[1]\, user_io|serial_out_rptr[1], trs80_mist, 1
instance = comp, \user_io|Equal12~0\, user_io|Equal12~0, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[4]~15\, user_io|serial_out_rptr[4]~15, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[5]~17\, user_io|serial_out_rptr[5]~17, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[5]\, user_io|serial_out_rptr[5], trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[5]~5\, user_io|serial_out_rptr[5]~5, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[5]~6\, user_io|serial_out_rptr[5]~6, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[5]~7\, user_io|serial_out_rptr[5]~7, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[0]~8\, user_io|serial_out_rptr[0]~8, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[0]\, user_io|serial_out_rptr[0], trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[2]~11\, user_io|serial_out_rptr[2]~11, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[2]\, user_io|serial_out_rptr[2], trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[3]~13\, user_io|serial_out_rptr[3]~13, trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[3]\, user_io|serial_out_rptr[3], trs80_mist, 1
instance = comp, \user_io|serial_out_rptr[4]\, user_io|serial_out_rptr[4], trs80_mist, 1
instance = comp, \user_io|Mux2~6\, user_io|Mux2~6, trs80_mist, 1
instance = comp, \user_io|Mux2~7\, user_io|Mux2~7, trs80_mist, 1
instance = comp, \user_io|Mux2~8\, user_io|Mux2~8, trs80_mist, 1
instance = comp, \user_io|SPI_DO~6\, user_io|SPI_DO~6, trs80_mist, 1
instance = comp, \user_io|SPI_DO~7\, user_io|SPI_DO~7, trs80_mist, 1
instance = comp, \user_io|SPI_DO~8\, user_io|SPI_DO~8, trs80_mist, 1
instance = comp, \user_io|Mux3~26\, user_io|Mux3~26, trs80_mist, 1
instance = comp, \user_io|Mux3~30\, user_io|Mux3~30, trs80_mist, 1
instance = comp, \user_io|Mux3~28\, user_io|Mux3~28, trs80_mist, 1
instance = comp, \user_io|Mux3~27\, user_io|Mux3~27, trs80_mist, 1
instance = comp, \user_io|Mux3~29\, user_io|Mux3~29, trs80_mist, 1
instance = comp, \user_io|Mux3~31\, user_io|Mux3~31, trs80_mist, 1
instance = comp, \user_io|SPI_DO~9\, user_io|SPI_DO~9, trs80_mist, 1
instance = comp, \user_io|SPI_DO~10\, user_io|SPI_DO~10, trs80_mist, 1
instance = comp, \user_io|SPI_DO~11\, user_io|SPI_DO~11, trs80_mist, 1
instance = comp, \user_io|SPI_DO~reg0\, user_io|SPI_DO~reg0, trs80_mist, 1
instance = comp, \user_io|SPI_DO~enfeeder\, user_io|SPI_DO~enfeeder, trs80_mist, 1
instance = comp, \user_io|SPI_DO~en\, user_io|SPI_DO~en, trs80_mist, 1
instance = comp, \CLOCK_27[0]~input\, CLOCK_27[0]~input, trs80_mist, 1
instance = comp, \pll|altpll_component|auto_generated|pll1\, pll|altpll_component|auto_generated|pll1, trs80_mist, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, trs80_mist, 1
instance = comp, \trs_ps2|PS2_Data_r[0]~feeder\, trs_ps2|PS2_Data_r[0]~feeder, trs80_mist, 1
instance = comp, \trs_glue|Rst_n_i~feeder\, trs_glue|Rst_n_i~feeder, trs80_mist, 1
instance = comp, \cpu_reset_cnt[0]~8\, cpu_reset_cnt[0]~8, trs80_mist, 1
instance = comp, \user_io|status[2]\, user_io|status[2], trs80_mist, 1
instance = comp, \always0~0\, always0~0, trs80_mist, 1
instance = comp, \cpu_reset_cnt[7]~10\, cpu_reset_cnt[7]~10, trs80_mist, 1
instance = comp, \Equal0~0\, Equal0~0, trs80_mist, 1
instance = comp, \cpu_reset_cnt[7]~11\, cpu_reset_cnt[7]~11, trs80_mist, 1
instance = comp, \cpu_reset_cnt[0]\, cpu_reset_cnt[0], trs80_mist, 1
instance = comp, \cpu_reset_cnt[1]~12\, cpu_reset_cnt[1]~12, trs80_mist, 1
instance = comp, \cpu_reset_cnt[1]\, cpu_reset_cnt[1], trs80_mist, 1
instance = comp, \cpu_reset_cnt[2]~14\, cpu_reset_cnt[2]~14, trs80_mist, 1
instance = comp, \cpu_reset_cnt[2]\, cpu_reset_cnt[2], trs80_mist, 1
instance = comp, \cpu_reset_cnt[3]~16\, cpu_reset_cnt[3]~16, trs80_mist, 1
instance = comp, \cpu_reset_cnt[3]\, cpu_reset_cnt[3], trs80_mist, 1
instance = comp, \cpu_reset_cnt[4]~18\, cpu_reset_cnt[4]~18, trs80_mist, 1
instance = comp, \cpu_reset_cnt[4]\, cpu_reset_cnt[4], trs80_mist, 1
instance = comp, \cpu_reset_cnt[5]~20\, cpu_reset_cnt[5]~20, trs80_mist, 1
instance = comp, \cpu_reset_cnt[5]\, cpu_reset_cnt[5], trs80_mist, 1
instance = comp, \cpu_reset_cnt[6]~22\, cpu_reset_cnt[6]~22, trs80_mist, 1
instance = comp, \cpu_reset_cnt[6]\, cpu_reset_cnt[6], trs80_mist, 1
instance = comp, \cpu_reset_cnt[7]~24\, cpu_reset_cnt[7]~24, trs80_mist, 1
instance = comp, \cpu_reset_cnt[7]\, cpu_reset_cnt[7], trs80_mist, 1
instance = comp, \Equal0~1\, Equal0~1, trs80_mist, 1
instance = comp, \Equal0~2\, Equal0~2, trs80_mist, 1
instance = comp, \Equal0~2clkctrl\, Equal0~2clkctrl, trs80_mist, 1
instance = comp, \trs_glue|Rst_n_i\, trs_glue|Rst_n_i, trs80_mist, 1
instance = comp, \trs_glue|Rst_n_i~clkctrl\, trs_glue|Rst_n_i~clkctrl, trs80_mist, 1
instance = comp, \trs_glue|Cnt[0]~2\, trs_glue|Cnt[0]~2, trs80_mist, 1
instance = comp, \trs_glue|Cnt[0]\, trs_glue|Cnt[0], trs80_mist, 1
instance = comp, \trs_glue|Add0~1\, trs_glue|Add0~1, trs80_mist, 1
instance = comp, \trs_glue|Cnt[1]\, trs_glue|Cnt[1], trs80_mist, 1
instance = comp, \trs_glue|Add0~0\, trs_glue|Add0~0, trs80_mist, 1
instance = comp, \trs_glue|Cnt[2]\, trs_glue|Cnt[2], trs80_mist, 1
instance = comp, \trs_glue|Equal0~0\, trs_glue|Equal0~0, trs80_mist, 1
instance = comp, \trs_glue|Tick1us\, trs_glue|Tick1us, trs80_mist, 1
instance = comp, \trs_ps2|PS2_Data_r[0]\, trs_ps2|PS2_Data_r[0], trs80_mist, 1
instance = comp, \trs_ps2|PS2_Data_r[1]~feeder\, trs_ps2|PS2_Data_r[1]~feeder, trs80_mist, 1
instance = comp, \trs_ps2|PS2_Data_r[1]\, trs_ps2|PS2_Data_r[1], trs80_mist, 1
instance = comp, \trs_ps2|PS2_Data_s~0\, trs_ps2|PS2_Data_s~0, trs80_mist, 1
instance = comp, \trs_ps2|PS2_Data_s\, trs_ps2|PS2_Data_s, trs80_mist, 1
instance = comp, \clk_div[0]~18\, clk_div[0]~18, trs80_mist, 1
instance = comp, \clk_div[0]\, clk_div[0], trs80_mist, 1
instance = comp, \clk_div[1]~6\, clk_div[1]~6, trs80_mist, 1
instance = comp, \clk_div[1]\, clk_div[1], trs80_mist, 1
instance = comp, \clk_div[2]~8\, clk_div[2]~8, trs80_mist, 1
instance = comp, \clk_div[2]\, clk_div[2], trs80_mist, 1
instance = comp, \clk_div[3]~10\, clk_div[3]~10, trs80_mist, 1
instance = comp, \clk_div[3]\, clk_div[3], trs80_mist, 1
instance = comp, \clk_div[4]~12\, clk_div[4]~12, trs80_mist, 1
instance = comp, \clk_div[4]\, clk_div[4], trs80_mist, 1
instance = comp, \clk_div[5]~14\, clk_div[5]~14, trs80_mist, 1
instance = comp, \clk_div[5]\, clk_div[5], trs80_mist, 1
instance = comp, \clk_div[6]~16\, clk_div[6]~16, trs80_mist, 1
instance = comp, \clk_div[6]\, clk_div[6], trs80_mist, 1
instance = comp, \trs_ps2|PS2_Clk_r[0]~0\, trs_ps2|PS2_Clk_r[0]~0, trs80_mist, 1
instance = comp, \trs_ps2|PS2_Clk_r[0]\, trs_ps2|PS2_Clk_r[0], trs80_mist, 1
instance = comp, \trs_ps2|PS2_Clk_r[1]~feeder\, trs_ps2|PS2_Clk_r[1]~feeder, trs80_mist, 1
instance = comp, \trs_ps2|PS2_Clk_r[1]\, trs_ps2|PS2_Clk_r[1], trs80_mist, 1
instance = comp, \trs_ps2|PS2_Clk_State~0\, trs_ps2|PS2_Clk_State~0, trs80_mist, 1
instance = comp, \trs_ps2|PS2_Clk_State\, trs_ps2|PS2_Clk_State, trs80_mist, 1
instance = comp, \trs_ps2|PS2_Sample~0\, trs_ps2|PS2_Sample~0, trs80_mist, 1
instance = comp, \trs_ps2|PS2_Sample\, trs_ps2|PS2_Sample, trs80_mist, 1
instance = comp, \trs_ps2|Add1~50\, trs_ps2|Add1~50, trs80_mist, 1
instance = comp, \trs_ps2|Add1~52\, trs_ps2|Add1~52, trs80_mist, 1
instance = comp, \trs_ps2|Add1~93\, trs_ps2|Add1~93, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[14]\, trs_ps2|Cnt[14], trs80_mist, 1
instance = comp, \trs_ps2|Add1~54\, trs_ps2|Add1~54, trs80_mist, 1
instance = comp, \trs_ps2|Add1~92\, trs_ps2|Add1~92, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[15]\, trs_ps2|Cnt[15], trs80_mist, 1
instance = comp, \trs_ps2|Add1~56\, trs_ps2|Add1~56, trs80_mist, 1
instance = comp, \trs_ps2|Add1~91\, trs_ps2|Add1~91, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[16]\, trs_ps2|Cnt[16], trs80_mist, 1
instance = comp, \trs_ps2|Add1~58\, trs_ps2|Add1~58, trs80_mist, 1
instance = comp, \trs_ps2|Add1~90\, trs_ps2|Add1~90, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[17]\, trs_ps2|Cnt[17], trs80_mist, 1
instance = comp, \trs_ps2|Add1~60\, trs_ps2|Add1~60, trs80_mist, 1
instance = comp, \trs_ps2|Add1~89\, trs_ps2|Add1~89, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[18]\, trs_ps2|Cnt[18], trs80_mist, 1
instance = comp, \trs_ps2|Add1~62\, trs_ps2|Add1~62, trs80_mist, 1
instance = comp, \trs_ps2|Add1~88\, trs_ps2|Add1~88, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[19]\, trs_ps2|Cnt[19], trs80_mist, 1
instance = comp, \trs_ps2|Add1~64\, trs_ps2|Add1~64, trs80_mist, 1
instance = comp, \trs_ps2|Add1~119\, trs_ps2|Add1~119, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[20]\, trs_ps2|Cnt[20], trs80_mist, 1
instance = comp, \trs_ps2|Add1~66\, trs_ps2|Add1~66, trs80_mist, 1
instance = comp, \trs_ps2|Add1~118\, trs_ps2|Add1~118, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[21]\, trs_ps2|Cnt[21], trs80_mist, 1
instance = comp, \trs_ps2|Add1~68\, trs_ps2|Add1~68, trs80_mist, 1
instance = comp, \trs_ps2|Add1~117\, trs_ps2|Add1~117, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[22]\, trs_ps2|Cnt[22], trs80_mist, 1
instance = comp, \trs_ps2|Add1~70\, trs_ps2|Add1~70, trs80_mist, 1
instance = comp, \trs_ps2|Add1~116\, trs_ps2|Add1~116, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[23]\, trs_ps2|Cnt[23], trs80_mist, 1
instance = comp, \trs_ps2|Add1~72\, trs_ps2|Add1~72, trs80_mist, 1
instance = comp, \trs_ps2|Add1~115\, trs_ps2|Add1~115, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[24]\, trs_ps2|Cnt[24], trs80_mist, 1
instance = comp, \trs_ps2|Add1~74\, trs_ps2|Add1~74, trs80_mist, 1
instance = comp, \trs_ps2|Add1~114\, trs_ps2|Add1~114, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[25]\, trs_ps2|Cnt[25], trs80_mist, 1
instance = comp, \trs_ps2|Add1~76\, trs_ps2|Add1~76, trs80_mist, 1
instance = comp, \trs_ps2|Add1~113\, trs_ps2|Add1~113, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[26]\, trs_ps2|Cnt[26], trs80_mist, 1
instance = comp, \trs_ps2|Add1~78\, trs_ps2|Add1~78, trs80_mist, 1
instance = comp, \trs_ps2|Add1~112\, trs_ps2|Add1~112, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[27]\, trs_ps2|Cnt[27], trs80_mist, 1
instance = comp, \trs_ps2|Equal7~1\, trs_ps2|Equal7~1, trs80_mist, 1
instance = comp, \trs_ps2|Add1~80\, trs_ps2|Add1~80, trs80_mist, 1
instance = comp, \trs_ps2|Add1~111\, trs_ps2|Add1~111, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[28]\, trs_ps2|Cnt[28], trs80_mist, 1
instance = comp, \trs_ps2|Add1~82\, trs_ps2|Add1~82, trs80_mist, 1
instance = comp, \trs_ps2|Add1~110\, trs_ps2|Add1~110, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[29]\, trs_ps2|Cnt[29], trs80_mist, 1
instance = comp, \trs_ps2|Add1~84\, trs_ps2|Add1~84, trs80_mist, 1
instance = comp, \trs_ps2|Add1~109\, trs_ps2|Add1~109, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[30]\, trs_ps2|Cnt[30], trs80_mist, 1
instance = comp, \trs_ps2|Add1~86\, trs_ps2|Add1~86, trs80_mist, 1
instance = comp, \trs_ps2|Add1~108\, trs_ps2|Add1~108, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[31]\, trs_ps2|Cnt[31], trs80_mist, 1
instance = comp, \trs_ps2|Equal7~0\, trs_ps2|Equal7~0, trs80_mist, 1
instance = comp, \trs_ps2|Equal7~3\, trs_ps2|Equal7~3, trs80_mist, 1
instance = comp, \trs_ps2|Equal7~2\, trs_ps2|Equal7~2, trs80_mist, 1
instance = comp, \trs_ps2|Equal7~4\, trs_ps2|Equal7~4, trs80_mist, 1
instance = comp, \trs_ps2|Add1~24\, trs_ps2|Add1~24, trs80_mist, 1
instance = comp, \trs_ps2|Add1~107\, trs_ps2|Add1~107, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[0]\, trs_ps2|Cnt[0], trs80_mist, 1
instance = comp, \trs_ps2|Add1~26\, trs_ps2|Add1~26, trs80_mist, 1
instance = comp, \trs_ps2|Add1~106\, trs_ps2|Add1~106, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[1]\, trs_ps2|Cnt[1], trs80_mist, 1
instance = comp, \trs_ps2|Add1~28\, trs_ps2|Add1~28, trs80_mist, 1
instance = comp, \trs_ps2|Add1~105\, trs_ps2|Add1~105, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[2]\, trs_ps2|Cnt[2], trs80_mist, 1
instance = comp, \trs_ps2|Add1~30\, trs_ps2|Add1~30, trs80_mist, 1
instance = comp, \trs_ps2|Add1~104\, trs_ps2|Add1~104, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[3]\, trs_ps2|Cnt[3], trs80_mist, 1
instance = comp, \trs_ps2|Add1~32\, trs_ps2|Add1~32, trs80_mist, 1
instance = comp, \trs_ps2|Add1~103\, trs_ps2|Add1~103, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[4]\, trs_ps2|Cnt[4], trs80_mist, 1
instance = comp, \trs_ps2|Add1~34\, trs_ps2|Add1~34, trs80_mist, 1
instance = comp, \trs_ps2|Add1~102\, trs_ps2|Add1~102, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[5]\, trs_ps2|Cnt[5], trs80_mist, 1
instance = comp, \trs_ps2|Add1~36\, trs_ps2|Add1~36, trs80_mist, 1
instance = comp, \trs_ps2|Add1~101\, trs_ps2|Add1~101, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[6]\, trs_ps2|Cnt[6], trs80_mist, 1
instance = comp, \trs_ps2|Add1~38\, trs_ps2|Add1~38, trs80_mist, 1
instance = comp, \trs_ps2|Add1~100\, trs_ps2|Add1~100, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[7]\, trs_ps2|Cnt[7], trs80_mist, 1
instance = comp, \trs_ps2|Add1~40\, trs_ps2|Add1~40, trs80_mist, 1
instance = comp, \trs_ps2|Add1~99\, trs_ps2|Add1~99, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[8]\, trs_ps2|Cnt[8], trs80_mist, 1
instance = comp, \trs_ps2|Add1~42\, trs_ps2|Add1~42, trs80_mist, 1
instance = comp, \trs_ps2|Add1~98\, trs_ps2|Add1~98, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[9]\, trs_ps2|Cnt[9], trs80_mist, 1
instance = comp, \trs_ps2|Add1~44\, trs_ps2|Add1~44, trs80_mist, 1
instance = comp, \trs_ps2|Add1~97\, trs_ps2|Add1~97, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[10]\, trs_ps2|Cnt[10], trs80_mist, 1
instance = comp, \trs_ps2|Add1~46\, trs_ps2|Add1~46, trs80_mist, 1
instance = comp, \trs_ps2|Add1~96\, trs_ps2|Add1~96, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[11]\, trs_ps2|Cnt[11], trs80_mist, 1
instance = comp, \trs_ps2|Add1~48\, trs_ps2|Add1~48, trs80_mist, 1
instance = comp, \trs_ps2|Add1~95\, trs_ps2|Add1~95, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[12]\, trs_ps2|Cnt[12], trs80_mist, 1
instance = comp, \trs_ps2|Add1~94\, trs_ps2|Add1~94, trs80_mist, 1
instance = comp, \trs_ps2|Cnt[13]\, trs_ps2|Cnt[13], trs80_mist, 1
instance = comp, \trs_ps2|Equal7~5\, trs_ps2|Equal7~5, trs80_mist, 1
instance = comp, \trs_ps2|Equal7~8\, trs_ps2|Equal7~8, trs80_mist, 1
instance = comp, \trs_ps2|Equal7~6\, trs_ps2|Equal7~6, trs80_mist, 1
instance = comp, \trs_ps2|Equal7~7\, trs_ps2|Equal7~7, trs80_mist, 1
instance = comp, \trs_ps2|Equal7~9\, trs_ps2|Equal7~9, trs80_mist, 1
instance = comp, \trs_ps2|Add0~0\, trs_ps2|Add0~0, trs80_mist, 1
instance = comp, \trs_ps2|Equal6~0\, trs_ps2|Equal6~0, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[0]~0\, trs_ps2|RX_Bit_Cnt[0]~0, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[2]~1\, trs_ps2|RX_Bit_Cnt[2]~1, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[2]\, trs_ps2|RX_Bit_Cnt[2], trs80_mist, 1
instance = comp, \trs_ps2|Equal4~0\, trs_ps2|Equal4~0, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[3]~5\, trs_ps2|RX_Bit_Cnt[3]~5, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[3]~6\, trs_ps2|RX_Bit_Cnt[3]~6, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[0]~4\, trs_ps2|RX_Bit_Cnt[0]~4, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[0]\, trs_ps2|RX_Bit_Cnt[0], trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[1]~2\, trs_ps2|RX_Bit_Cnt[1]~2, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[1]\, trs_ps2|RX_Bit_Cnt[1], trs80_mist, 1
instance = comp, \trs_ps2|Add0~1\, trs_ps2|Add0~1, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[3]~3\, trs_ps2|RX_Bit_Cnt[3]~3, trs80_mist, 1
instance = comp, \trs_ps2|RX_Bit_Cnt[3]\, trs_ps2|RX_Bit_Cnt[3], trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[7]~0\, trs_ps2|RX_ShiftReg[7]~0, trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[7]~1\, trs_ps2|RX_ShiftReg[7]~1, trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[7]\, trs_ps2|RX_ShiftReg[7], trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[6]\, trs_ps2|RX_ShiftReg[6], trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[5]\, trs_ps2|RX_ShiftReg[5], trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[4]\, trs_ps2|RX_ShiftReg[4], trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[3]\, trs_ps2|RX_ShiftReg[3], trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[2]\, trs_ps2|RX_ShiftReg[2], trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[1]\, trs_ps2|RX_ShiftReg[1], trs80_mist, 1
instance = comp, \trs_ps2|RX_ShiftReg[0]\, trs_ps2|RX_ShiftReg[0], trs80_mist, 1
instance = comp, \trs_ps2|Mux4~6\, trs_ps2|Mux4~6, trs80_mist, 1
instance = comp, \trs_ps2|Mux4~7\, trs_ps2|Mux4~7, trs80_mist, 1
instance = comp, \trs_ps2|Mux4~8\, trs_ps2|Mux4~8, trs80_mist, 1
instance = comp, \trs_ps2|Mux4~0\, trs_ps2|Mux4~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux4~2\, trs_ps2|Mux4~2, trs80_mist, 1
instance = comp, \trs_ps2|Mux4~1\, trs_ps2|Mux4~1, trs80_mist, 1
instance = comp, \trs_ps2|Mux4~3\, trs_ps2|Mux4~3, trs80_mist, 1
instance = comp, \trs_ps2|Mux4~4\, trs_ps2|Mux4~4, trs80_mist, 1
instance = comp, \trs_ps2|Mux4~5\, trs_ps2|Mux4~5, trs80_mist, 1
instance = comp, \trs_ps2|Mux4~9\, trs_ps2|Mux4~9, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~0\, trs_ps2|Mux5~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~10\, trs_ps2|Mux5~10, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~11\, trs_ps2|Mux5~11, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~1\, trs_ps2|Mux5~1, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~5\, trs_ps2|Mux5~5, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~2\, trs_ps2|Mux5~2, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~3\, trs_ps2|Mux5~3, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~4\, trs_ps2|Mux5~4, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~6\, trs_ps2|Mux5~6, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~7\, trs_ps2|Mux5~7, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~0\, trs_ps2|Mux2~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~8\, trs_ps2|Mux5~8, trs80_mist, 1
instance = comp, \trs_ps2|Mux14~0\, trs_ps2|Mux14~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~4\, trs_ps2|Mux6~4, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~0\, trs_ps2|Mux6~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~1\, trs_ps2|Mux6~1, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~2\, trs_ps2|Mux6~2, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~3\, trs_ps2|Mux6~3, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~5\, trs_ps2|Mux6~5, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~9\, trs_ps2|Mux6~9, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~10\, trs_ps2|Mux6~10, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~6\, trs_ps2|Mux6~6, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~7\, trs_ps2|Mux6~7, trs80_mist, 1
instance = comp, \trs_ps2|Mux6~8\, trs_ps2|Mux6~8, trs80_mist, 1
instance = comp, \trs_ps2|Mux14~3\, trs_ps2|Mux14~3, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~2\, trs_ps2|Mux0~2, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~0\, trs_ps2|Mux0~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~0\, trs_ps2|Mux1~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~1\, trs_ps2|Mux0~1, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~1\, trs_ps2|Mux1~1, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~2\, trs_ps2|Mux1~2, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~3\, trs_ps2|Mux1~3, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~4\, trs_ps2|Mux1~4, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~5\, trs_ps2|Mux1~5, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~6\, trs_ps2|Mux1~6, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~7\, trs_ps2|Mux1~7, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~8\, trs_ps2|Mux1~8, trs80_mist, 1
instance = comp, \trs_ps2|Mux1~9\, trs_ps2|Mux1~9, trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Wr_Addr[5]~feeder\, trs_ps2|Matrix_Wr_Addr[5]~feeder, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~11\, trs_ps2|Mux2~11, trs80_mist, 1
instance = comp, \trs_ps2|Equal8~0\, trs_ps2|Equal8~0, trs80_mist, 1
instance = comp, \trs_ps2|RX_Received~2\, trs_ps2|RX_Received~2, trs80_mist, 1
instance = comp, \trs_ps2|RX_Received\, trs_ps2|RX_Received, trs80_mist, 1
instance = comp, \trs_ps2|Mux3~1\, trs_ps2|Mux3~1, trs80_mist, 1
instance = comp, \trs_ps2|Mux3~0\, trs_ps2|Mux3~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux3~3\, trs_ps2|Mux3~3, trs80_mist, 1
instance = comp, \trs_ps2|Mux3~5\, trs_ps2|Mux3~5, trs80_mist, 1
instance = comp, \trs_ps2|Mux3~2\, trs_ps2|Mux3~2, trs80_mist, 1
instance = comp, \trs_ps2|Mux3~4\, trs_ps2|Mux3~4, trs80_mist, 1
instance = comp, \trs_ps2|Mux3~6\, trs_ps2|Mux3~6, trs80_mist, 1
instance = comp, \trs_ps2|Mux3~7\, trs_ps2|Mux3~7, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~8\, trs_ps2|Mux0~8, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~7\, trs_ps2|Mux0~7, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~9\, trs_ps2|Mux0~9, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~3\, trs_ps2|Mux0~3, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~10\, trs_ps2|Mux0~10, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~11\, trs_ps2|Mux0~11, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~3\, trs_ps2|Mux2~3, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~2\, trs_ps2|Mux2~2, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~4\, trs_ps2|Mux2~4, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~5\, trs_ps2|Mux2~5, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~7\, trs_ps2|Mux2~7, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~6\, trs_ps2|Mux2~6, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~8\, trs_ps2|Mux2~8, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~9\, trs_ps2|Mux2~9, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~1\, trs_ps2|Mux2~1, trs80_mist, 1
instance = comp, \trs_ps2|Mux2~10\, trs_ps2|Mux2~10, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~4\, trs_ps2|Mux0~4, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~5\, trs_ps2|Mux0~5, trs80_mist, 1
instance = comp, \trs_ps2|Mux0~6\, trs_ps2|Mux0~6, trs80_mist, 1
instance = comp, \trs_ps2|Equal10~1\, trs_ps2|Equal10~1, trs80_mist, 1
instance = comp, \trs_ps2|Mux5~9\, trs_ps2|Mux5~9, trs80_mist, 1
instance = comp, \trs_ps2|Equal10~0\, trs_ps2|Equal10~0, trs80_mist, 1
instance = comp, \trs_ps2|Equal10~2\, trs_ps2|Equal10~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Wr_Addr[5]~0\, trs_ps2|Matrix_Wr_Addr[5]~0, trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Wr_Addr[5]\, trs_ps2|Matrix_Wr_Addr[5], trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Wr_Addr[3]~feeder\, trs_ps2|Matrix_Wr_Addr[3]~feeder, trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Wr_Addr[3]\, trs_ps2|Matrix_Wr_Addr[3], trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Wr_Addr[4]\, trs_ps2|Matrix_Wr_Addr[4], trs80_mist, 1
instance = comp, \trs_ps2|RX_Release~0\, trs_ps2|RX_Release~0, trs80_mist, 1
instance = comp, \trs_ps2|RX_Release\, trs_ps2|RX_Release, trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Set~2\, trs_ps2|Matrix_Set~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Set\, trs_ps2|Matrix_Set, trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Clear~2\, trs_ps2|Matrix_Clear~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix_Clear\, trs_ps2|Matrix_Clear, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~54\, trs_ps2|Matrix~54, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~58\, trs_ps2|Matrix~58, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][0]~59\, trs_ps2|Matrix[6][0]~59, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~87\, trs_ps2|Matrix~87, trs80_mist, 1
instance = comp, \trs_ps2|process_4~0\, trs_ps2|process_4~0, trs80_mist, 1
instance = comp, \trs_ps2|process_4~1\, trs_ps2|process_4~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][0]~124\, trs_ps2|Matrix[6][0]~124, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][2]\, trs_ps2|Matrix[6][2], trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][3]~52\, trs_ps2|Matrix[4][3]~52, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~47\, trs_ps2|Matrix~47, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~51\, trs_ps2|Matrix~51, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~85\, trs_ps2|Matrix~85, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][3]~122\, trs_ps2|Matrix[4][3]~122, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][2]\, trs_ps2|Matrix[4][2], trs80_mist, 1
instance = comp, \trs_ps2|Mux20~0\, trs_ps2|Mux20~0, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][5]~56\, trs_ps2|Matrix[7][5]~56, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~55\, trs_ps2|Matrix~55, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~86\, trs_ps2|Matrix~86, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][5]~123\, trs_ps2|Matrix[7][5]~123, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][2]\, trs_ps2|Matrix[7][2], trs80_mist, 1
instance = comp, \trs_ps2|Mux20~1\, trs_ps2|Mux20~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][3]~38\, trs_ps2|Matrix[0][3]~38, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~32\, trs_ps2|Matrix~32, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~37\, trs_ps2|Matrix~37, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~81\, trs_ps2|Matrix~81, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][3]~118\, trs_ps2|Matrix[0][3]~118, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][2]\, trs_ps2|Matrix[0][2], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~33\, trs_ps2|Matrix~33, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][3]~35\, trs_ps2|Matrix[1][3]~35, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~80\, trs_ps2|Matrix~80, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][3]~117\, trs_ps2|Matrix[1][3]~117, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][2]\, trs_ps2|Matrix[1][2], trs80_mist, 1
instance = comp, \trs_ps2|Mux20~2\, trs_ps2|Mux20~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~40\, trs_ps2|Matrix~40, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~41\, trs_ps2|Matrix~41, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][5]~42\, trs_ps2|Matrix[3][5]~42, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~82\, trs_ps2|Matrix~82, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][5]~119\, trs_ps2|Matrix[3][5]~119, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][2]\, trs_ps2|Matrix[3][2], trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][6]~45\, trs_ps2|Matrix[2][6]~45, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~44\, trs_ps2|Matrix~44, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~83\, trs_ps2|Matrix~83, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][6]~120\, trs_ps2|Matrix[2][6]~120, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][2]\, trs_ps2|Matrix[2][2], trs80_mist, 1
instance = comp, \trs_ps2|Mux20~3\, trs_ps2|Mux20~3, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~79\, trs_ps2|Matrix~79, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~48\, trs_ps2|Matrix~48, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][2]~49\, trs_ps2|Matrix[5][2]~49, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~84\, trs_ps2|Matrix~84, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][2]~121\, trs_ps2|Matrix[5][2]~121, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][2]\, trs_ps2|Matrix[5][2], trs80_mist, 1
instance = comp, \SDRAM_DQ[5]~input\, SDRAM_DQ[5]~input, trs80_mist, 1
instance = comp, \T80s|u0|R[0]~8\, T80s|u0|R[0]~8, trs80_mist, 1
instance = comp, \trs_ps2|Mux14~4\, trs_ps2|Mux14~4, trs80_mist, 1
instance = comp, \trs_ps2|Mux14~5\, trs_ps2|Mux14~5, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~93\, trs_ps2|Matrix~93, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][7]\, trs_ps2|Matrix[5][7], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~94\, trs_ps2|Matrix~94, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][7]\, trs_ps2|Matrix[4][7], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~96\, trs_ps2|Matrix~96, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][7]\, trs_ps2|Matrix[6][7], trs80_mist, 1
instance = comp, \trs_ps2|Mux15~0\, trs_ps2|Mux15~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux15~1\, trs_ps2|Mux15~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~91\, trs_ps2|Matrix~91, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][7]\, trs_ps2|Matrix[3][7], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~89\, trs_ps2|Matrix~89, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][7]\, trs_ps2|Matrix[1][7], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~90\, trs_ps2|Matrix~90, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][7]\, trs_ps2|Matrix[0][7], trs80_mist, 1
instance = comp, \trs_ps2|Mux15~2\, trs_ps2|Mux15~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~92\, trs_ps2|Matrix~92, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][7]\, trs_ps2|Matrix[2][7], trs80_mist, 1
instance = comp, \trs_ps2|Mux15~3\, trs_ps2|Mux15~3, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~88\, trs_ps2|Matrix~88, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~95\, trs_ps2|Matrix~95, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][7]\, trs_ps2|Matrix[7][7], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux258~0\, T80s|u0|mcode|Mux258~0, trs80_mist, 1
instance = comp, \T80s|u0|TState~2\, T80s|u0|TState~2, trs80_mist, 1
instance = comp, \T80s|u0|TState[1]\, T80s|u0|TState[1], trs80_mist, 1
instance = comp, \T80s|u0|TState~0\, T80s|u0|TState~0, trs80_mist, 1
instance = comp, \T80s|u0|TState[2]\, T80s|u0|TState[2], trs80_mist, 1
instance = comp, \trs_ps2|Mux14~6\, trs_ps2|Mux14~6, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~100\, trs_ps2|Matrix~100, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][6]\, trs_ps2|Matrix[3][6], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~99\, trs_ps2|Matrix~99, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][6]\, trs_ps2|Matrix[0][6], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~98\, trs_ps2|Matrix~98, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][6]\, trs_ps2|Matrix[1][6], trs80_mist, 1
instance = comp, \trs_ps2|Mux16~2\, trs_ps2|Mux16~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~101\, trs_ps2|Matrix~101, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][6]\, trs_ps2|Matrix[2][6], trs80_mist, 1
instance = comp, \trs_ps2|Mux16~3\, trs_ps2|Mux16~3, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~103\, trs_ps2|Matrix~103, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][6]\, trs_ps2|Matrix[4][6], trs80_mist, 1
instance = comp, \trs_ps2|Mux16~0\, trs_ps2|Mux16~0, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~102\, trs_ps2|Matrix~102, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][6]\, trs_ps2|Matrix[5][6], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~104\, trs_ps2|Matrix~104, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][6]\, trs_ps2|Matrix[7][6], trs80_mist, 1
instance = comp, \trs_ps2|Mux16~1\, trs_ps2|Mux16~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~97\, trs_ps2|Matrix~97, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~105\, trs_ps2|Matrix~105, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][6]\, trs_ps2|Matrix[6][6], trs80_mist, 1
instance = comp, \trs_ps2|Mux14~2\, trs_ps2|Mux14~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~76\, trs_ps2|Matrix~76, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][1]\, trs_ps2|Matrix[4][1], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~78\, trs_ps2|Matrix~78, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][1]\, trs_ps2|Matrix[6][1], trs80_mist, 1
instance = comp, \trs_ps2|Mux21~0\, trs_ps2|Mux21~0, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~75\, trs_ps2|Matrix~75, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][1]\, trs_ps2|Matrix[5][1], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~77\, trs_ps2|Matrix~77, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][1]\, trs_ps2|Matrix[7][1], trs80_mist, 1
instance = comp, \trs_ps2|Mux21~1\, trs_ps2|Mux21~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~70\, trs_ps2|Matrix~70, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~73\, trs_ps2|Matrix~73, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][1]\, trs_ps2|Matrix[3][1], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~71\, trs_ps2|Matrix~71, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][1]\, trs_ps2|Matrix[1][1], trs80_mist, 1
instance = comp, \trs_ps2|Mux21~2\, trs_ps2|Mux21~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~74\, trs_ps2|Matrix~74, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][1]\, trs_ps2|Matrix[2][1], trs80_mist, 1
instance = comp, \trs_ps2|Mux21~3\, trs_ps2|Mux21~3, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~72\, trs_ps2|Matrix~72, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][1]\, trs_ps2|Matrix[0][1], trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[1]~10\, trs_ps2|Key_Data[1]~10, trs80_mist, 1
instance = comp, \T80s|u0|R[1]~13\, T80s|u0|R[1]~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Equal9~0\, T80s|u0|mcode|Equal9~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~7\, T80s|u0|mcode|Mux75~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~2\, T80s|u0|mcode|Mux264~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux110~0\, T80s|u0|mcode|Mux110~0, trs80_mist, 1
instance = comp, \T80s|u0|process_1~11\, T80s|u0|process_1~11, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux7~0\, T80s|u0|alu|Mux7~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux220~0\, T80s|u0|mcode|Mux220~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux193~0\, T80s|u0|mcode|Mux193~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~4\, T80s|u0|mcode|Mux147~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~94\, T80s|u0|alu|Q_t~94, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~169\, T80s|u0|alu|Q_t~169, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~170\, T80s|u0|alu|Q_t~170, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~165\, T80s|u0|alu|Q_t~165, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~166\, T80s|u0|alu|Q_t~166, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~167\, T80s|u0|alu|Q_t~167, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~168\, T80s|u0|alu|Q_t~168, trs80_mist, 1
instance = comp, \T80s|u0|Equal3~3\, T80s|u0|Equal3~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~2\, T80s|u0|mcode|Mux231~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~3\, T80s|u0|mcode|Mux231~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~171\, T80s|u0|alu|Q_t~171, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~172\, T80s|u0|alu|Q_t~172, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~4\, T80s|u0|mcode|Mux231~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~5\, T80s|u0|mcode|Mux231~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~6\, T80s|u0|mcode|Mux231~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~176\, T80s|u0|alu|Q_t~176, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~7\, T80s|u0|mcode|Mux231~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~79\, T80s|u0|alu|Q_t~79, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~173\, T80s|u0|alu|Q_t~173, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~8\, T80s|u0|mcode|Mux231~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~174\, T80s|u0|alu|Q_t~174, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~175\, T80s|u0|alu|Q_t~175, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~9\, T80s|u0|mcode|Mux231~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux275~1\, T80s|u0|mcode|Mux275~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux217~0\, T80s|u0|mcode|Mux217~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux92~0\, T80s|u0|mcode|Mux92~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~5\, T80s|u0|mcode|Mux147~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux277~2\, T80s|u0|mcode|Mux277~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~177\, T80s|u0|alu|Q_t~177, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux238~2\, T80s|u0|mcode|Mux238~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux275~2\, T80s|u0|mcode|Mux275~2, trs80_mist, 1
instance = comp, \T80s|u0|Equal3~1\, T80s|u0|Equal3~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~178\, T80s|u0|alu|Q_t~178, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux277~0\, T80s|u0|mcode|Mux277~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux277~1\, T80s|u0|mcode|Mux277~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux277~3\, T80s|u0|mcode|Mux277~3, trs80_mist, 1
instance = comp, \T80s|Equal1~0\, T80s|Equal1~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~2\, T80s|u0|mcode|Mux147~2, trs80_mist, 1
instance = comp, \T80s|Equal3~0\, T80s|Equal3~0, trs80_mist, 1
instance = comp, \T80s|u0|process_1~9\, T80s|u0|process_1~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux275~3\, T80s|u0|mcode|Mux275~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux275~4\, T80s|u0|mcode|Mux275~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux275~5\, T80s|u0|mcode|Mux275~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux275~6\, T80s|u0|mcode|Mux275~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux275~7\, T80s|u0|mcode|Mux275~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux276~0\, T80s|u0|mcode|Mux276~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux276~1\, T80s|u0|mcode|Mux276~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux276~2\, T80s|u0|mcode|Mux276~2, trs80_mist, 1
instance = comp, \T80s|u0|process_1~10\, T80s|u0|process_1~10, trs80_mist, 1
instance = comp, \T80s|u0|Equal3~4\, T80s|u0|Equal3~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux116~0\, T80s|u0|mcode|Mux116~0, trs80_mist, 1
instance = comp, \T80s|u0|Equal3~0\, T80s|u0|Equal3~0, trs80_mist, 1
instance = comp, \T80s|u0|XY_State~0\, T80s|u0|XY_State~0, trs80_mist, 1
instance = comp, \T80s|u0|XY_State~3\, T80s|u0|XY_State~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux115~4\, T80s|u0|mcode|Mux115~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux115~5\, T80s|u0|mcode|Mux115~5, trs80_mist, 1
instance = comp, \T80s|u0|XY_State[1]~2\, T80s|u0|XY_State[1]~2, trs80_mist, 1
instance = comp, \T80s|u0|XY_State[0]\, T80s|u0|XY_State[0], trs80_mist, 1
instance = comp, \T80s|u0|XY_State~1\, T80s|u0|XY_State~1, trs80_mist, 1
instance = comp, \T80s|u0|XY_State[1]\, T80s|u0|XY_State[1], trs80_mist, 1
instance = comp, \T80s|u0|process_3~1\, T80s|u0|process_3~1, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA~3\, T80s|u0|RegAddrA~3, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA~12\, T80s|u0|RegAddrA~12, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux278~0\, T80s|u0|mcode|Mux278~0, trs80_mist, 1
instance = comp, \T80s|u0|Equal15~0\, T80s|u0|Equal15~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux298~0\, T80s|u0|mcode|Mux298~0, trs80_mist, 1
instance = comp, \T80s|u0|process_0~3\, T80s|u0|process_0~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux217~1\, T80s|u0|mcode|Mux217~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~2\, T80s|u0|mcode|Mux255~2, trs80_mist, 1
instance = comp, \T80s|u0|Equal4~0\, T80s|u0|Equal4~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux233~3\, T80s|u0|mcode|Mux233~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~3\, T80s|u0|mcode|Mux255~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~4\, T80s|u0|mcode|Mux255~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~271\, T80s|u0|alu|Q_t~271, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~209\, T80s|u0|alu|Q_t~209, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~228\, T80s|u0|alu|Q_t~228, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~71\, T80s|u0|alu|Q_t~71, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~270\, T80s|u0|alu|Q_t~270, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~272\, T80s|u0|alu|Q_t~272, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~269\, T80s|u0|alu|Q_t~269, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux68~0\, T80s|u0|mcode|Mux68~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~257\, T80s|u0|alu|Q_t~257, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~267\, T80s|u0|alu|Q_t~267, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~3\, T80s|u0|mcode|Mux147~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~266\, T80s|u0|alu|Q_t~266, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~81\, T80s|u0|alu|Q_t~81, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~268\, T80s|u0|alu|Q_t~268, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux68~1\, T80s|u0|mcode|Mux68~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~5\, T80s|u0|mcode|Mux255~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~6\, T80s|u0|mcode|Mux255~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux256~6\, T80s|u0|mcode|Mux256~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~8\, T80s|u0|mcode|Mux255~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux215~0\, T80s|u0|mcode|Mux215~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux220~1\, T80s|u0|mcode|Mux220~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux7~4\, T80s|u0|alu|Mux7~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~11\, T80s|u0|mcode|Mux255~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~7\, T80s|u0|mcode|Mux255~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~9\, T80s|u0|mcode|Mux255~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux255~10\, T80s|u0|mcode|Mux255~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~3\, T80s|u0|mcode|Mux254~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux117~0\, T80s|u0|mcode|Mux117~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~4\, T80s|u0|mcode|Mux254~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~5\, T80s|u0|mcode|Mux254~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux101~1\, T80s|u0|mcode|Mux101~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~258\, T80s|u0|alu|Q_t~258, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~6\, T80s|u0|mcode|Mux254~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~259\, T80s|u0|alu|Q_t~259, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~17\, T80s|u0|mcode|Mux254~17, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~7\, T80s|u0|mcode|Mux254~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~203\, T80s|u0|alu|Q_t~203, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~8\, T80s|u0|mcode|Mux254~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~9\, T80s|u0|mcode|Mux254~9, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~327\, T80s|u0|alu|Q_t~327, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~320\, T80s|u0|alu|Q_t~320, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~263\, T80s|u0|alu|Q_t~263, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~321\, T80s|u0|alu|Q_t~321, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~264\, T80s|u0|alu|Q_t~264, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~260\, T80s|u0|alu|Q_t~260, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~261\, T80s|u0|alu|Q_t~261, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~262\, T80s|u0|alu|Q_t~262, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~265\, T80s|u0|alu|Q_t~265, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~10\, T80s|u0|mcode|Mux254~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~11\, T80s|u0|mcode|Mux254~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~2\, T80s|u0|mcode|Mux254~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~12\, T80s|u0|mcode|Mux254~12, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux202~2\, T80s|u0|mcode|Mux202~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~14\, T80s|u0|mcode|Mux254~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux69~2\, T80s|u0|mcode|Mux69~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux215~1\, T80s|u0|mcode|Mux215~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~13\, T80s|u0|mcode|Mux254~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~15\, T80s|u0|mcode|Mux254~15, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux254~16\, T80s|u0|mcode|Mux254~16, trs80_mist, 1
instance = comp, \T80s|u0|Equal56~0\, T80s|u0|Equal56~0, trs80_mist, 1
instance = comp, \T80s|u0|Equal56~1\, T80s|u0|Equal56~1, trs80_mist, 1
instance = comp, \T80s|u0|XY_Ind~0\, T80s|u0|XY_Ind~0, trs80_mist, 1
instance = comp, \T80s|u0|XY_Ind~1\, T80s|u0|XY_Ind~1, trs80_mist, 1
instance = comp, \T80s|u0|XY_Ind~2\, T80s|u0|XY_Ind~2, trs80_mist, 1
instance = comp, \T80s|u0|XY_Ind\, T80s|u0|XY_Ind, trs80_mist, 1
instance = comp, \T80s|u0|process_1~13\, T80s|u0|process_1~13, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA_r~0\, T80s|u0|RegAddrA_r~0, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA_r[0]\, T80s|u0|RegAddrA_r[0], trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA[0]~5\, T80s|u0|RegAddrA[0]~5, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA~4\, T80s|u0|RegAddrA~4, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA[0]~6\, T80s|u0|RegAddrA[0]~6, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA_r[1]\, T80s|u0|RegAddrA_r[1], trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA[1]~7\, T80s|u0|RegAddrA[1]~7, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA[1]~8\, T80s|u0|RegAddrA[1]~8, trs80_mist, 1
instance = comp, \T80s|u0|process_3~0\, T80s|u0|process_3~0, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[4]~0\, T80s|u0|RegDIH[4]~0, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[4]~1\, T80s|u0|RegDIH[4]~1, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[6]\, T80s|u0|RegBusA_r[6], trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[6]~12\, T80s|u0|RegDIL[6]~12, trs80_mist, 1
instance = comp, \T80s|u0|process_1~8\, T80s|u0|process_1~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~11\, T80s|u0|mcode|Set_BusB_To[2]~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~15\, T80s|u0|mcode|Set_BusB_To[2]~15, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~16\, T80s|u0|mcode|Set_BusB_To[2]~16, trs80_mist, 1
instance = comp, \T80s|u0|Equal4~3\, T80s|u0|Equal4~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~13\, T80s|u0|mcode|Set_BusB_To[2]~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux87~4\, T80s|u0|mcode|Mux87~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~14\, T80s|u0|mcode|Set_BusB_To[2]~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~17\, T80s|u0|mcode|Set_BusB_To[2]~17, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~0\, T80s|u0|mcode|Mux147~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~35\, T80s|u0|mcode|Set_BusB_To[0]~35, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~240\, T80s|u0|alu|Q_t~240, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux12~0\, T80s|u0|mcode|Mux12~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux63~1\, T80s|u0|mcode|Mux63~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~245\, T80s|u0|alu|Q_t~245, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~246\, T80s|u0|alu|Q_t~246, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~65\, T80s|u0|alu|Q_t~65, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~318\, T80s|u0|alu|Q_t~318, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~247\, T80s|u0|alu|Q_t~247, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~241\, T80s|u0|alu|Q_t~241, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~242\, T80s|u0|alu|Q_t~242, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~243\, T80s|u0|alu|Q_t~243, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~244\, T80s|u0|alu|Q_t~244, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~229\, T80s|u0|alu|Q_t~229, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~230\, T80s|u0|alu|Q_t~230, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~231\, T80s|u0|alu|Q_t~231, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~236\, T80s|u0|alu|Q_t~236, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~237\, T80s|u0|alu|Q_t~237, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux193~1\, T80s|u0|mcode|Mux193~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~232\, T80s|u0|alu|Q_t~232, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~238\, T80s|u0|alu|Q_t~238, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~239\, T80s|u0|alu|Q_t~239, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux62~0\, T80s|u0|mcode|Mux62~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~233\, T80s|u0|alu|Q_t~233, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~234\, T80s|u0|alu|Q_t~234, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~235\, T80s|u0|alu|Q_t~235, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux62~1\, T80s|u0|mcode|Mux62~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~18\, T80s|u0|mcode|Set_BusB_To[2]~18, trs80_mist, 1
instance = comp, \T80s|u0|Equal4~5\, T80s|u0|Equal4~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~23\, T80s|u0|mcode|Set_BusB_To[2]~23, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~24\, T80s|u0|mcode|Set_BusB_To[2]~24, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~25\, T80s|u0|mcode|Set_BusB_To[2]~25, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~19\, T80s|u0|mcode|Set_BusB_To[2]~19, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~248\, T80s|u0|alu|Q_t~248, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~213\, T80s|u0|alu|Q_t~213, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~252\, T80s|u0|alu|Q_t~252, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~251\, T80s|u0|alu|Q_t~251, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux222~0\, T80s|u0|mcode|Mux222~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~249\, T80s|u0|alu|Q_t~249, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~319\, T80s|u0|alu|Q_t~319, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~250\, T80s|u0|alu|Q_t~250, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~253\, T80s|u0|alu|Q_t~253, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux222~1\, T80s|u0|mcode|Mux222~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~37\, T80s|u0|mcode|Set_BusB_To[2]~37, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~20\, T80s|u0|mcode|Set_BusB_To[2]~20, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~21\, T80s|u0|mcode|Set_BusB_To[2]~21, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~22\, T80s|u0|mcode|Set_BusB_To[2]~22, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[2]~26\, T80s|u0|mcode|Set_BusB_To[2]~26, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrB_r~0\, T80s|u0|RegAddrB_r~0, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrB_r[0]\, T80s|u0|RegAddrB_r[0], trs80_mist, 1
instance = comp, \T80s|u0|RegAddrB[0]~0\, T80s|u0|RegAddrB[0]~0, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA_r~1\, T80s|u0|RegAddrA_r~1, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA_r[2]\, T80s|u0|RegAddrA_r[2], trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA[1]~9\, T80s|u0|RegAddrA[1]~9, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA[2]~10\, T80s|u0|RegAddrA[2]~10, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA[2]~11\, T80s|u0|RegAddrA[2]~11, trs80_mist, 1
instance = comp, \T80s|u0|RegWEH~2\, T80s|u0|RegWEH~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux47~0\, T80s|u0|mcode|Mux47~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~279\, T80s|u0|alu|Q_t~279, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~280\, T80s|u0|alu|Q_t~280, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~284\, T80s|u0|alu|Q_t~284, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~283\, T80s|u0|alu|Q_t~283, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~285\, T80s|u0|alu|Q_t~285, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~277\, T80s|u0|alu|Q_t~277, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~275\, T80s|u0|alu|Q_t~275, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~276\, T80s|u0|alu|Q_t~276, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~278\, T80s|u0|alu|Q_t~278, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux69~6\, T80s|u0|mcode|Mux69~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~114\, T80s|u0|alu|Q_t~114, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~322\, T80s|u0|alu|Q_t~322, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~281\, T80s|u0|alu|Q_t~281, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~282\, T80s|u0|alu|Q_t~282, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~274\, T80s|u0|alu|Q_t~274, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux69~7\, T80s|u0|mcode|Mux69~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux69~8\, T80s|u0|mcode|Mux69~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux69~3\, T80s|u0|mcode|Mux69~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux69~9\, T80s|u0|mcode|Mux69~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux69~4\, T80s|u0|mcode|Mux69~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux257~6\, T80s|u0|mcode|Mux257~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux69~5\, T80s|u0|mcode|Mux69~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux256~11\, T80s|u0|mcode|Mux256~11, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~316\, T80s|u0|alu|Q_t~316, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux256~13\, T80s|u0|mcode|Mux256~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~6\, T80s|u0|mcode|Mux147~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux256~7\, T80s|u0|mcode|Mux256~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux256~8\, T80s|u0|mcode|Mux256~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux7~1\, T80s|u0|alu|Mux7~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux256~9\, T80s|u0|mcode|Mux256~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux256~14\, T80s|u0|mcode|Mux256~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux256~10\, T80s|u0|mcode|Mux256~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux256~12\, T80s|u0|mcode|Mux256~12, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~181\, T80s|u0|alu|Q_t~181, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux7~2\, T80s|u0|alu|Mux7~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux266~0\, T80s|u0|mcode|Mux266~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux266~1\, T80s|u0|mcode|Mux266~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux268~0\, T80s|u0|mcode|Mux268~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux266~3\, T80s|u0|mcode|Mux266~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~7\, T80s|u0|mcode|Mux147~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux266~2\, T80s|u0|mcode|Mux266~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux266~4\, T80s|u0|mcode|Mux266~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~273\, T80s|u0|alu|Q_t~273, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux266~5\, T80s|u0|mcode|Mux266~5, trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r~0\, T80s|u0|Read_To_Reg_r~0, trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r[0]\, T80s|u0|Read_To_Reg_r[0], trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~9\, T80s|u0|ALU_Op_r~9, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrA~2\, T80s|u0|RegAddrA~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux281~4\, T80s|u0|mcode|Mux281~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~59\, T80s|u0|alu|Q_t~59, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~294\, T80s|u0|alu|Q_t~294, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~295\, T80s|u0|alu|Q_t~295, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~296\, T80s|u0|alu|Q_t~296, trs80_mist, 1
instance = comp, \T80s|u0|process_0~4\, T80s|u0|process_0~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~286\, T80s|u0|alu|Q_t~286, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~287\, T80s|u0|alu|Q_t~287, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~288\, T80s|u0|alu|Q_t~288, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~289\, T80s|u0|alu|Q_t~289, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~292\, T80s|u0|alu|Q_t~292, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~293\, T80s|u0|alu|Q_t~293, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~290\, T80s|u0|alu|Q_t~290, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~291\, T80s|u0|alu|Q_t~291, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux94~0\, T80s|u0|mcode|Mux94~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux94~1\, T80s|u0|mcode|Mux94~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux281~9\, T80s|u0|mcode|Mux281~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux281~10\, T80s|u0|mcode|Mux281~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux281~5\, T80s|u0|mcode|Mux281~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux281~6\, T80s|u0|mcode|Mux281~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~10\, T80s|u0|mcode|Mux231~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux281~7\, T80s|u0|mcode|Mux281~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux281~12\, T80s|u0|mcode|Mux281~12, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux281~8\, T80s|u0|mcode|Mux281~8, trs80_mist, 1
instance = comp, \T80s|u0|Save_ALU_r~0\, T80s|u0|Save_ALU_r~0, trs80_mist, 1
instance = comp, \T80s|u0|Save_ALU_r\, T80s|u0|Save_ALU_r, trs80_mist, 1
instance = comp, \T80s|Equal2~0\, T80s|Equal2~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux257~2\, T80s|u0|mcode|Mux257~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux257~3\, T80s|u0|mcode|Mux257~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~324\, T80s|u0|alu|Q_t~324, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~297\, T80s|u0|alu|Q_t~297, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~323\, T80s|u0|alu|Q_t~323, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~298\, T80s|u0|alu|Q_t~298, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~299\, T80s|u0|alu|Q_t~299, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~302\, T80s|u0|alu|Q_t~302, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~300\, T80s|u0|alu|Q_t~300, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~301\, T80s|u0|alu|Q_t~301, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~303\, T80s|u0|alu|Q_t~303, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux70~0\, T80s|u0|mcode|Mux70~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~305\, T80s|u0|alu|Q_t~305, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~222\, T80s|u0|alu|Q_t~222, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~304\, T80s|u0|alu|Q_t~304, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~306\, T80s|u0|alu|Q_t~306, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~307\, T80s|u0|alu|Q_t~307, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux70~1\, T80s|u0|mcode|Mux70~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux257~4\, T80s|u0|mcode|Mux257~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux257~5\, T80s|u0|mcode|Mux257~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux221~0\, T80s|u0|mcode|Mux221~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux215~3\, T80s|u0|mcode|Mux215~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~86\, T80s|u0|alu|Q_t~86, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux215~2\, T80s|u0|mcode|Mux215~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux215~4\, T80s|u0|mcode|Mux215~4, trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r~2\, T80s|u0|Read_To_Reg_r~2, trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r~3\, T80s|u0|Read_To_Reg_r~3, trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r[4]\, T80s|u0|Read_To_Reg_r[4], trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r~5\, T80s|u0|Read_To_Reg_r~5, trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r[2]\, T80s|u0|Read_To_Reg_r[2], trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r~1\, T80s|u0|Read_To_Reg_r~1, trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r[1]\, T80s|u0|Read_To_Reg_r[1], trs80_mist, 1
instance = comp, \T80s|u0|RegWEH~0\, T80s|u0|RegWEH~0, trs80_mist, 1
instance = comp, \T80s|u0|RegWEH~1\, T80s|u0|RegWEH~1, trs80_mist, 1
instance = comp, \T80s|u0|RegWEL~0\, T80s|u0|RegWEL~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[7][0]~3\, T80s|u0|Regs|RegsL[7][0]~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[7][6]\, T80s|u0|Regs|RegsL[7][6], trs80_mist, 1
instance = comp, \T80s|u0|RegAddrB_r[1]\, T80s|u0|RegAddrB_r[1], trs80_mist, 1
instance = comp, \T80s|u0|RegAddrB[1]~1\, T80s|u0|RegAddrB[1]~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][0]~1\, T80s|u0|Regs|RegsL[6][0]~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][6]\, T80s|u0|Regs|RegsL[6][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux25~0\, T80s|u0|Regs|Mux25~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][0]~0\, T80s|u0|Regs|RegsL[5][0]~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][6]\, T80s|u0|Regs|RegsL[5][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux25~1\, T80s|u0|Regs|Mux25~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][6]~feeder\, T80s|u0|Regs|RegsL[1][6]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][0]~5\, T80s|u0|Regs|RegsL[1][0]~5, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][6]\, T80s|u0|Regs|RegsL[1][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][6]~feeder\, T80s|u0|Regs|RegsL[0][6]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][0]~6\, T80s|u0|Regs|RegsL[0][0]~6, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][6]\, T80s|u0|Regs|RegsL[0][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux25~2\, T80s|u0|Regs|Mux25~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][0]~7\, T80s|u0|Regs|RegsL[3][0]~7, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][6]\, T80s|u0|Regs|RegsL[3][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][0]~4\, T80s|u0|Regs|RegsL[2][0]~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][6]\, T80s|u0|Regs|RegsL[2][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux25~3\, T80s|u0|Regs|Mux25~3, trs80_mist, 1
instance = comp, \T80s|u0|process_1~14\, T80s|u0|process_1~14, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrB_r~1\, T80s|u0|RegAddrB_r~1, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrB_r[2]\, T80s|u0|RegAddrB_r[2], trs80_mist, 1
instance = comp, \T80s|u0|RegAddrB[2]~2\, T80s|u0|RegAddrB[2]~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux25~4\, T80s|u0|Regs|Mux25~4, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[6]~13\, T80s|u0|RegDIL[6]~13, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][0]~2\, T80s|u0|Regs|RegsL[4][0]~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][6]\, T80s|u0|Regs|RegsL[4][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux9~0\, T80s|u0|Regs|Mux9~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux9~1\, T80s|u0|Regs|Mux9~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux9~2\, T80s|u0|Regs|Mux9~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux9~3\, T80s|u0|Regs|Mux9~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux9~4\, T80s|u0|Regs|Mux9~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~60\, T80s|u0|alu|Q_t~60, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux87~6\, T80s|u0|mcode|Mux87~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux220~2\, T80s|u0|mcode|Mux220~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux87~0\, T80s|u0|mcode|Mux87~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux87~7\, T80s|u0|mcode|Mux87~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~105\, T80s|u0|alu|Q_t~105, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~179\, T80s|u0|alu|Q_t~179, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux87~5\, T80s|u0|mcode|Mux87~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux87~8\, T80s|u0|mcode|Mux87~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux87~1\, T80s|u0|mcode|Mux87~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~325\, T80s|u0|alu|Q_t~325, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux7~5\, T80s|u0|alu|Mux7~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux87~2\, T80s|u0|mcode|Mux87~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux87~3\, T80s|u0|mcode|Mux87~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux274~2\, T80s|u0|mcode|Mux274~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux275~8\, T80s|u0|mcode|Mux275~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux226~1\, T80s|u0|mcode|Mux226~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux226~0\, T80s|u0|mcode|Mux226~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux274~0\, T80s|u0|mcode|Mux274~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux274~1\, T80s|u0|mcode|Mux274~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux274~3\, T80s|u0|mcode|Mux274~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux274~4\, T80s|u0|mcode|Mux274~4, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[5]\, T80s|u0|RegBusA_r[5], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux248~1\, T80s|u0|mcode|Mux248~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux248~2\, T80s|u0|mcode|Mux248~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux248~3\, T80s|u0|mcode|Mux248~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux248~4\, T80s|u0|mcode|Mux248~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~9\, T80s|u0|mcode|Mux61~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~10\, T80s|u0|mcode|Mux61~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~11\, T80s|u0|mcode|Mux61~11, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~255\, T80s|u0|alu|Q_t~255, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~108\, T80s|u0|alu|Q_t~108, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~6\, T80s|u0|mcode|Mux61~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~7\, T80s|u0|mcode|Mux61~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~8\, T80s|u0|mcode|Mux61~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~256\, T80s|u0|alu|Q_t~256, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~12\, T80s|u0|mcode|Mux61~12, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~13\, T80s|u0|mcode|Mux61~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~2\, T80s|u0|mcode|Mux61~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~3\, T80s|u0|mcode|Mux61~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux63~0\, T80s|u0|mcode|Mux63~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~4\, T80s|u0|mcode|Mux61~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux61~5\, T80s|u0|mcode|Mux61~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux248~0\, T80s|u0|mcode|Mux248~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux248~5\, T80s|u0|mcode|Mux248~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~0\, T80s|u0|mcode|Mux64~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~56\, T80s|u0|alu|Q_t~56, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~1\, T80s|u0|mcode|Mux64~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~2\, T80s|u0|mcode|Mux64~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux92~1\, T80s|u0|mcode|Mux92~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~3\, T80s|u0|mcode|Mux64~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~4\, T80s|u0|mcode|Mux64~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~5\, T80s|u0|mcode|Mux64~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~254\, T80s|u0|alu|Q_t~254, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~7\, T80s|u0|mcode|Mux64~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~8\, T80s|u0|mcode|Mux64~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~9\, T80s|u0|mcode|Mux64~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~6\, T80s|u0|mcode|Mux64~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux64~10\, T80s|u0|mcode|Mux64~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~27\, T80s|u0|mcode|Set_BusB_To[0]~27, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~10\, T80s|u0|mcode|Set_BusB_To[0]~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~29\, T80s|u0|mcode|Set_BusB_To[0]~29, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~30\, T80s|u0|mcode|Set_BusB_To[0]~30, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~196\, T80s|u0|alu|Q_t~196, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~31\, T80s|u0|mcode|Set_BusB_To[0]~31, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~32\, T80s|u0|mcode|Set_BusB_To[0]~32, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~36\, T80s|u0|mcode|Set_BusB_To[0]~36, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~33\, T80s|u0|mcode|Set_BusB_To[0]~33, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~28\, T80s|u0|mcode|Set_BusB_To[0]~28, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[0]~34\, T80s|u0|mcode|Set_BusB_To[0]~34, trs80_mist, 1
instance = comp, \T80s|u0|BusB[2]~8\, T80s|u0|BusB[2]~8, trs80_mist, 1
instance = comp, \T80s|u0|BusB[2]~9\, T80s|u0|BusB[2]~9, trs80_mist, 1
instance = comp, \T80s|u0|SP[7]~0\, T80s|u0|SP[7]~0, trs80_mist, 1
instance = comp, \T80s|u0|SP[9]~1\, T80s|u0|SP[9]~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux273~0\, T80s|u0|mcode|Mux273~0, trs80_mist, 1
instance = comp, \T80s|u0|SP[9]~3\, T80s|u0|SP[9]~3, trs80_mist, 1
instance = comp, \T80s|u0|SP[9]~2\, T80s|u0|SP[9]~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux250~0\, T80s|u0|mcode|Mux250~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux252~0\, T80s|u0|mcode|Mux252~0, trs80_mist, 1
instance = comp, \T80s|u0|BusB[2]~13\, T80s|u0|BusB[2]~13, trs80_mist, 1
instance = comp, \T80s|u0|F~13\, T80s|u0|F~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux102~0\, T80s|u0|mcode|Mux102~0, trs80_mist, 1
instance = comp, \T80s|u0|R[6]~7\, T80s|u0|R[6]~7, trs80_mist, 1
instance = comp, \T80s|u0|ACC[4]~17\, T80s|u0|ACC[4]~17, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux7~3\, T80s|u0|alu|Mux7~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux298~1\, T80s|u0|mcode|Mux298~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux298~2\, T80s|u0|mcode|Mux298~2, trs80_mist, 1
instance = comp, \T80s|u0|process_0~8\, T80s|u0|process_0~8, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~22\, T80s|u0|ALU_Op_r~22, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~16\, T80s|u0|ALU_Op_r~16, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~21\, T80s|u0|ALU_Op_r~21, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~17\, T80s|u0|ALU_Op_r~17, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~18\, T80s|u0|ALU_Op_r~18, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r[3]\, T80s|u0|ALU_Op_r[3], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~10\, T80s|u0|mcode|Mux232~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~11\, T80s|u0|mcode|Mux232~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~5\, T80s|u0|mcode|Mux232~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~13\, T80s|u0|mcode|Mux232~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~6\, T80s|u0|mcode|Mux232~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~7\, T80s|u0|mcode|Mux232~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux98~0\, T80s|u0|mcode|Mux98~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~8\, T80s|u0|mcode|Mux232~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~9\, T80s|u0|mcode|Mux232~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~4\, T80s|u0|mcode|Mux232~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux232~12\, T80s|u0|mcode|Mux232~12, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux122~8\, T80s|u0|mcode|Mux122~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux121~6\, T80s|u0|mcode|Mux121~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux121~7\, T80s|u0|mcode|Mux121~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux121~10\, T80s|u0|mcode|Mux121~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux121~8\, T80s|u0|mcode|Mux121~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux121~9\, T80s|u0|mcode|Mux121~9, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~20\, T80s|u0|ALU_Op_r~20, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~11\, T80s|u0|ALU_Op_r~11, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~10\, T80s|u0|ALU_Op_r~10, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~12\, T80s|u0|ALU_Op_r~12, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~13\, T80s|u0|ALU_Op_r~13, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~14\, T80s|u0|ALU_Op_r~14, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~15\, T80s|u0|ALU_Op_r~15, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r[1]\, T80s|u0|ALU_Op_r[1], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~15\, T80s|u0|mcode|Mux284~15, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~11\, T80s|u0|mcode|Mux284~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux127~8\, T80s|u0|mcode|Mux127~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~10\, T80s|u0|mcode|Mux284~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~12\, T80s|u0|mcode|Mux284~12, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~6\, T80s|u0|mcode|Mux284~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~8\, T80s|u0|mcode|Mux284~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~7\, T80s|u0|mcode|Mux284~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~14\, T80s|u0|mcode|Mux284~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~9\, T80s|u0|mcode|Mux284~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux284~13\, T80s|u0|mcode|Mux284~13, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~19\, T80s|u0|ALU_Op_r~19, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r[2]\, T80s|u0|ALU_Op_r[2], trs80_mist, 1
instance = comp, \T80s|u0|Equal17~0\, T80s|u0|Equal17~0, trs80_mist, 1
instance = comp, \T80s|u0|process_0~2\, T80s|u0|process_0~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~140\, T80s|u0|alu|Q_t~140, trs80_mist, 1
instance = comp, \T80s|u0|ACC[4]~16\, T80s|u0|ACC[4]~16, trs80_mist, 1
instance = comp, \T80s|u0|F~50\, T80s|u0|F~50, trs80_mist, 1
instance = comp, \T80s|u0|Fp[2]\, T80s|u0|Fp[2], trs80_mist, 1
instance = comp, \T80s|u0|F~8\, T80s|u0|F~8, trs80_mist, 1
instance = comp, \T80s|u0|IntE_FF2~0\, T80s|u0|IntE_FF2~0, trs80_mist, 1
instance = comp, \T80s|u0|IntE_FF2~1\, T80s|u0|IntE_FF2~1, trs80_mist, 1
instance = comp, \T80s|u0|IntE_FF2~2\, T80s|u0|IntE_FF2~2, trs80_mist, 1
instance = comp, \T80s|u0|IntE_FF2\, T80s|u0|IntE_FF2, trs80_mist, 1
instance = comp, \T80s|u0|F~9\, T80s|u0|F~9, trs80_mist, 1
instance = comp, \SDRAM_DQ[3]~input\, SDRAM_DQ[3]~input, trs80_mist, 1
instance = comp, \T80s|u0|I[0]~1\, T80s|u0|I[0]~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux101~0\, T80s|u0|mcode|Mux101~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux202~3\, T80s|u0|mcode|Mux202~3, trs80_mist, 1
instance = comp, \T80s|u0|I[0]~0\, T80s|u0|I[0]~0, trs80_mist, 1
instance = comp, \T80s|u0|I[0]\, T80s|u0|I[0], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux268~1\, T80s|u0|mcode|Mux268~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux112~2\, T80s|u0|mcode|Mux112~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux268~2\, T80s|u0|mcode|Mux268~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux261~0\, T80s|u0|mcode|Mux261~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux268~3\, T80s|u0|mcode|Mux268~3, trs80_mist, 1
instance = comp, \T80s|u0|Equal4~2\, T80s|u0|Equal4~2, trs80_mist, 1
instance = comp, \T80s|u0|Equal3~2\, T80s|u0|Equal3~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|process_0~0\, T80s|u0|mcode|process_0~0, trs80_mist, 1
instance = comp, \T80s|u0|NextIs_XY_Fetch~5\, T80s|u0|NextIs_XY_Fetch~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_Addr_To[1]~1\, T80s|u0|mcode|Set_Addr_To[1]~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux212~3\, T80s|u0|mcode|Mux212~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux212~4\, T80s|u0|mcode|Mux212~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux212~0\, T80s|u0|mcode|Mux212~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux212~1\, T80s|u0|mcode|Mux212~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux212~2\, T80s|u0|mcode|Mux212~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux263~1\, T80s|u0|mcode|Mux263~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~64\, T80s|u0|alu|Q_t~64, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~66\, T80s|u0|alu|Q_t~66, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~54\, T80s|u0|alu|Q_t~54, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~75\, T80s|u0|alu|Q_t~75, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~76\, T80s|u0|alu|Q_t~76, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~77\, T80s|u0|alu|Q_t~77, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~62\, T80s|u0|alu|Q_t~62, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~63\, T80s|u0|alu|Q_t~63, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~67\, T80s|u0|alu|Q_t~67, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux19~0\, T80s|u0|mcode|Mux19~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~68\, T80s|u0|alu|Q_t~68, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~69\, T80s|u0|alu|Q_t~69, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~308\, T80s|u0|alu|Q_t~308, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~70\, T80s|u0|alu|Q_t~70, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~73\, T80s|u0|alu|Q_t~73, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~72\, T80s|u0|alu|Q_t~72, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~74\, T80s|u0|alu|Q_t~74, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux76~0\, T80s|u0|mcode|Mux76~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux76~1\, T80s|u0|mcode|Mux76~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux263~0\, T80s|u0|mcode|Mux263~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_Addr_To[1]~2\, T80s|u0|mcode|Set_Addr_To[1]~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_Addr_To~0\, T80s|u0|mcode|Set_Addr_To~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_Addr_To[1]~3\, T80s|u0|mcode|Set_Addr_To[1]~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux262~3\, T80s|u0|mcode|Mux262~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~52\, T80s|u0|alu|Q_t~52, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux211~0\, T80s|u0|mcode|Mux211~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux211~1\, T80s|u0|mcode|Mux211~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux262~4\, T80s|u0|mcode|Mux262~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~5\, T80s|u0|mcode|Mux75~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~3\, T80s|u0|mcode|Mux75~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~4\, T80s|u0|mcode|Mux75~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~6\, T80s|u0|mcode|Mux75~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~2\, T80s|u0|mcode|Mux75~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~18\, T80s|u0|mcode|Mux75~18, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~9\, T80s|u0|mcode|Mux75~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~10\, T80s|u0|mcode|Mux75~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~8\, T80s|u0|mcode|Mux75~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~11\, T80s|u0|mcode|Mux75~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux262~2\, T80s|u0|mcode|Mux262~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux127~6\, T80s|u0|mcode|Mux127~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux127~4\, T80s|u0|mcode|Mux127~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux127~5\, T80s|u0|mcode|Mux127~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux127~7\, T80s|u0|mcode|Mux127~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~0\, T80s|u0|mcode|Mux264~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~1\, T80s|u0|mcode|Mux264~1, trs80_mist, 1
instance = comp, \T80s|u0|A[8]~2\, T80s|u0|A[8]~2, trs80_mist, 1
instance = comp, \T80s|u0|A[8]~3\, T80s|u0|A[8]~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux262~5\, T80s|u0|mcode|Mux262~5, trs80_mist, 1
instance = comp, \T80s|u0|NextIs_XY_Fetch~2\, T80s|u0|NextIs_XY_Fetch~2, trs80_mist, 1
instance = comp, \T80s|u0|A[8]~4\, T80s|u0|A[8]~4, trs80_mist, 1
instance = comp, \T80s|u0|A[7]~92\, T80s|u0|A[7]~92, trs80_mist, 1
instance = comp, \T80s|u0|A[8]~5\, T80s|u0|A[8]~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux297~0\, T80s|u0|mcode|Mux297~0, trs80_mist, 1
instance = comp, \T80s|u0|A[7]~9\, T80s|u0|A[7]~9, trs80_mist, 1
instance = comp, \T80s|u0|NextIs_XY_Fetch~3\, T80s|u0|NextIs_XY_Fetch~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux269~0\, T80s|u0|mcode|Mux269~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~80\, T80s|u0|alu|Q_t~80, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux269~1\, T80s|u0|mcode|Mux269~1, trs80_mist, 1
instance = comp, \T80s|u0|A[7]~6\, T80s|u0|A[7]~6, trs80_mist, 1
instance = comp, \T80s|u0|A[8]~10\, T80s|u0|A[8]~10, trs80_mist, 1
instance = comp, \T80s|u0|A[8]~11\, T80s|u0|A[8]~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~17\, T80s|u0|mcode|Mux265~17, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~314\, T80s|u0|alu|Q_t~314, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~198\, T80s|u0|alu|Q_t~198, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux225~0\, T80s|u0|mcode|Mux225~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~195\, T80s|u0|alu|Q_t~195, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~326\, T80s|u0|alu|Q_t~326, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~199\, T80s|u0|alu|Q_t~199, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~200\, T80s|u0|alu|Q_t~200, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux225~1\, T80s|u0|mcode|Mux225~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~16\, T80s|u0|mcode|Mux265~16, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~193\, T80s|u0|alu|Q_t~193, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~194\, T80s|u0|alu|Q_t~194, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~15\, T80s|u0|mcode|Mux265~15, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~9\, T80s|u0|mcode|Mux265~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~10\, T80s|u0|mcode|Mux265~10, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~192\, T80s|u0|alu|Q_t~192, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~312\, T80s|u0|alu|Q_t~312, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~184\, T80s|u0|alu|Q_t~184, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~185\, T80s|u0|alu|Q_t~185, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~188\, T80s|u0|alu|Q_t~188, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~189\, T80s|u0|alu|Q_t~189, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~186\, T80s|u0|alu|Q_t~186, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~187\, T80s|u0|alu|Q_t~187, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~190\, T80s|u0|alu|Q_t~190, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~313\, T80s|u0|alu|Q_t~313, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~191\, T80s|u0|alu|Q_t~191, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux78~0\, T80s|u0|mcode|Mux78~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux78~1\, T80s|u0|mcode|Mux78~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~11\, T80s|u0|mcode|Mux265~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~14\, T80s|u0|mcode|Mux265~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~12\, T80s|u0|mcode|Mux265~12, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~13\, T80s|u0|mcode|Mux265~13, trs80_mist, 1
instance = comp, \T80s|WR_n~0\, T80s|WR_n~0, trs80_mist, 1
instance = comp, \T80s|WR_n\, T80s|WR_n, trs80_mist, 1
instance = comp, \T80s|u0|process_0~12\, T80s|u0|process_0~12, trs80_mist, 1
instance = comp, \T80s|MREQ_n~18\, T80s|MREQ_n~18, trs80_mist, 1
instance = comp, \T80s|MREQ_n~19\, T80s|MREQ_n~19, trs80_mist, 1
instance = comp, \T80s|MREQ_n~25\, T80s|MREQ_n~25, trs80_mist, 1
instance = comp, \T80s|MREQ_n~27\, T80s|MREQ_n~27, trs80_mist, 1
instance = comp, \T80s|MREQ_n~17\, T80s|MREQ_n~17, trs80_mist, 1
instance = comp, \T80s|MREQ_n~20\, T80s|MREQ_n~20, trs80_mist, 1
instance = comp, \T80s|MREQ_n~21\, T80s|MREQ_n~21, trs80_mist, 1
instance = comp, \T80s|MREQ_n~22\, T80s|MREQ_n~22, trs80_mist, 1
instance = comp, \T80s|MREQ_n~26\, T80s|MREQ_n~26, trs80_mist, 1
instance = comp, \T80s|MREQ_n~14\, T80s|MREQ_n~14, trs80_mist, 1
instance = comp, \T80s|MREQ_n~15\, T80s|MREQ_n~15, trs80_mist, 1
instance = comp, \T80s|MREQ_n~16\, T80s|MREQ_n~16, trs80_mist, 1
instance = comp, \T80s|MREQ_n~29\, T80s|MREQ_n~29, trs80_mist, 1
instance = comp, \T80s|MREQ_n~23\, T80s|MREQ_n~23, trs80_mist, 1
instance = comp, \T80s|MREQ_n~24\, T80s|MREQ_n~24, trs80_mist, 1
instance = comp, \T80s|MREQ_n\, T80s|MREQ_n, trs80_mist, 1
instance = comp, \trs_glue|MWr_n\, trs_glue|MWr_n, trs80_mist, 1
instance = comp, \CLOCK_27[0]~inputclkctrl\, CLOCK_27[0]~inputclkctrl, trs80_mist, 1
instance = comp, \pixel_clock~0\, pixel_clock~0, trs80_mist, 1
instance = comp, \pixel_clock~clkctrl\, pixel_clock~clkctrl, trs80_mist, 1
instance = comp, \trs_vid|Add2~0\, trs_vid|Add2~0, trs80_mist, 1
instance = comp, \trs_vid|ChrC_Cnt[0]~2\, trs_vid|ChrC_Cnt[0]~2, trs80_mist, 1
instance = comp, \trs_vid|ChrC_Cnt[0]\, trs_vid|ChrC_Cnt[0], trs80_mist, 1
instance = comp, \trs_vid|ChrC_Cnt~1\, trs_vid|ChrC_Cnt~1, trs80_mist, 1
instance = comp, \trs_vid|ChrC_Cnt[2]\, trs_vid|ChrC_Cnt[2], trs80_mist, 1
instance = comp, \trs_vid|ChrC_Cnt~0\, trs_vid|ChrC_Cnt~0, trs80_mist, 1
instance = comp, \trs_vid|ChrC_Cnt[1]\, trs_vid|ChrC_Cnt[1], trs80_mist, 1
instance = comp, \trs_vid|Equal0~0\, trs_vid|Equal0~0, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt[0]\, trs_vid|Hor_Cnt[0], trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[0]~0\, trs_vid|RAM_Addr[0]~0, trs80_mist, 1
instance = comp, \trs_vid|Add2~2\, trs_vid|Add2~2, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt[1]\, trs_vid|Hor_Cnt[1], trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[1]~1\, trs_vid|RAM_Addr[1]~1, trs80_mist, 1
instance = comp, \trs_vid|Add2~4\, trs_vid|Add2~4, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt[2]\, trs_vid|Hor_Cnt[2], trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[2]~2\, trs_vid|RAM_Addr[2]~2, trs80_mist, 1
instance = comp, \trs_vid|Add2~6\, trs_vid|Add2~6, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt[3]\, trs_vid|Hor_Cnt[3], trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[3]~3\, trs_vid|RAM_Addr[3]~3, trs80_mist, 1
instance = comp, \trs_vid|Add2~8\, trs_vid|Add2~8, trs80_mist, 1
instance = comp, \trs_vid|Add2~10\, trs_vid|Add2~10, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt~1\, trs_vid|Hor_Cnt~1, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt[5]\, trs_vid|Hor_Cnt[5], trs80_mist, 1
instance = comp, \trs_vid|Add2~12\, trs_vid|Add2~12, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt~2\, trs_vid|Hor_Cnt~2, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt[6]\, trs_vid|Hor_Cnt[6], trs80_mist, 1
instance = comp, \trs_vid|Equal1~0\, trs_vid|Equal1~0, trs80_mist, 1
instance = comp, \trs_vid|Equal1~1\, trs_vid|Equal1~1, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt~0\, trs_vid|Hor_Cnt~0, trs80_mist, 1
instance = comp, \trs_vid|Hor_Cnt[4]\, trs_vid|Hor_Cnt[4], trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[4]~4\, trs_vid|RAM_Addr[4]~4, trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[5]~5\, trs_vid|RAM_Addr[5]~5, trs80_mist, 1
instance = comp, \trs_vid|Add0~0\, trs_vid|Add0~0, trs80_mist, 1
instance = comp, \trs_vid|ChrR_Cnt[0]~4\, trs_vid|ChrR_Cnt[0]~4, trs80_mist, 1
instance = comp, \trs_vid|ChrR_Cnt[3]~1\, trs_vid|ChrR_Cnt[3]~1, trs80_mist, 1
instance = comp, \trs_vid|ChrR_Cnt[0]\, trs_vid|ChrR_Cnt[0], trs80_mist, 1
instance = comp, \trs_vid|ChrR_Cnt[1]~3\, trs_vid|ChrR_Cnt[1]~3, trs80_mist, 1
instance = comp, \trs_vid|ChrR_Cnt[1]\, trs_vid|ChrR_Cnt[1], trs80_mist, 1
instance = comp, \trs_vid|ChrR_Cnt~2\, trs_vid|ChrR_Cnt~2, trs80_mist, 1
instance = comp, \trs_vid|ChrR_Cnt[3]\, trs_vid|ChrR_Cnt[3], trs80_mist, 1
instance = comp, \trs_vid|ChrR_Cnt~0\, trs_vid|ChrR_Cnt~0, trs80_mist, 1
instance = comp, \trs_vid|ChrR_Cnt[2]\, trs_vid|ChrR_Cnt[2], trs80_mist, 1
instance = comp, \trs_vid|Equal2~0\, trs_vid|Equal2~0, trs80_mist, 1
instance = comp, \trs_vid|Ver_Cnt[0]~0\, trs_vid|Ver_Cnt[0]~0, trs80_mist, 1
instance = comp, \trs_vid|Ver_Cnt[0]\, trs_vid|Ver_Cnt[0], trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[6]~6\, trs_vid|RAM_Addr[6]~6, trs80_mist, 1
instance = comp, \trs_vid|Add0~2\, trs_vid|Add0~2, trs80_mist, 1
instance = comp, \trs_vid|Add0~4\, trs_vid|Add0~4, trs80_mist, 1
instance = comp, \trs_vid|Ver_Cnt[2]\, trs_vid|Ver_Cnt[2], trs80_mist, 1
instance = comp, \trs_vid|Add0~6\, trs_vid|Add0~6, trs80_mist, 1
instance = comp, \trs_vid|Ver_Cnt~2\, trs_vid|Ver_Cnt~2, trs80_mist, 1
instance = comp, \trs_vid|Ver_Cnt[3]\, trs_vid|Ver_Cnt[3], trs80_mist, 1
instance = comp, \trs_vid|Add0~8\, trs_vid|Add0~8, trs80_mist, 1
instance = comp, \trs_vid|Ver_Cnt~3\, trs_vid|Ver_Cnt~3, trs80_mist, 1
instance = comp, \trs_vid|Ver_Cnt[4]\, trs_vid|Ver_Cnt[4], trs80_mist, 1
instance = comp, \trs_vid|Equal4~0\, trs_vid|Equal4~0, trs80_mist, 1
instance = comp, \trs_vid|Ver_Cnt~1\, trs_vid|Ver_Cnt~1, trs80_mist, 1
instance = comp, \trs_vid|Ver_Cnt[1]\, trs_vid|Ver_Cnt[1], trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[7]~7\, trs_vid|RAM_Addr[7]~7, trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[8]~8\, trs_vid|RAM_Addr[8]~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~153\, T80s|u0|alu|Q_t~153, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux34~1\, T80s|u0|alu|Mux34~1, trs80_mist, 1
instance = comp, \T80s|u0|BusA[5]~7\, T80s|u0|BusA[5]~7, trs80_mist, 1
instance = comp, \T80s|u0|BusA[5]~8\, T80s|u0|BusA[5]~8, trs80_mist, 1
instance = comp, \T80s|u0|BusA[5]~3\, T80s|u0|BusA[5]~3, trs80_mist, 1
instance = comp, \T80s|u0|BusA[5]~2\, T80s|u0|BusA[5]~2, trs80_mist, 1
instance = comp, \T80s|u0|BusA~9\, T80s|u0|BusA~9, trs80_mist, 1
instance = comp, \T80s|u0|BusA[5]~6\, T80s|u0|BusA[5]~6, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][5]~feeder\, T80s|u0|Regs|RegsL[5][5]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][5]\, T80s|u0|Regs|RegsL[5][5], trs80_mist, 1
instance = comp, \T80s|u0|RegAddrC~1\, T80s|u0|RegAddrC~1, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrC[1]\, T80s|u0|RegAddrC[1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][5]\, T80s|u0|Regs|RegsL[4][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][5]\, T80s|u0|Regs|RegsL[6][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux42~0\, T80s|u0|Regs|Mux42~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[7][5]\, T80s|u0|Regs|RegsL[7][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux42~1\, T80s|u0|Regs|Mux42~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][5]\, T80s|u0|Regs|RegsL[2][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][5]\, T80s|u0|Regs|RegsL[3][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][5]~feeder\, T80s|u0|Regs|RegsL[1][5]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][5]\, T80s|u0|Regs|RegsL[1][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux42~2\, T80s|u0|Regs|Mux42~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux42~3\, T80s|u0|Regs|Mux42~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux42~4\, T80s|u0|Regs|Mux42~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux296~0\, T80s|u0|mcode|Mux296~0, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~14\, T80s|u0|PC[10]~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux74~7\, T80s|u0|mcode|Mux74~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux74~11\, T80s|u0|mcode|Mux74~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux74~8\, T80s|u0|mcode|Mux74~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux74~5\, T80s|u0|mcode|Mux74~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux74~4\, T80s|u0|mcode|Mux74~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux74~10\, T80s|u0|mcode|Mux74~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux74~6\, T80s|u0|mcode|Mux74~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux74~9\, T80s|u0|mcode|Mux74~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Inc_PC~4\, T80s|u0|mcode|Inc_PC~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Inc_PC~2\, T80s|u0|mcode|Inc_PC~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Inc_PC~3\, T80s|u0|mcode|Inc_PC~3, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~15\, T80s|u0|PC[10]~15, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~115\, trs_ps2|Matrix~115, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~131\, trs_ps2|Matrix~131, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][4]\, trs_ps2|Matrix[7][4], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~129\, trs_ps2|Matrix~129, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][4]\, trs_ps2|Matrix[5][4], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~130\, trs_ps2|Matrix~130, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][4]\, trs_ps2|Matrix[4][4], trs80_mist, 1
instance = comp, \trs_ps2|Mux18~0\, trs_ps2|Mux18~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux18~1\, trs_ps2|Mux18~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~126\, trs_ps2|Matrix~126, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][4]\, trs_ps2|Matrix[0][4], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~125\, trs_ps2|Matrix~125, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][4]\, trs_ps2|Matrix[1][4], trs80_mist, 1
instance = comp, \trs_ps2|Mux18~2\, trs_ps2|Mux18~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~128\, trs_ps2|Matrix~128, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][4]\, trs_ps2|Matrix[2][4], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~127\, trs_ps2|Matrix~127, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][4]\, trs_ps2|Matrix[3][4], trs80_mist, 1
instance = comp, \trs_ps2|Mux18~3\, trs_ps2|Mux18~3, trs80_mist, 1
instance = comp, \trs_ps2|Mux18~4\, trs_ps2|Mux18~4, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~116\, trs_ps2|Matrix~116, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~132\, trs_ps2|Matrix~132, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][4]\, trs_ps2|Matrix[6][4], trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[4]~38\, trs_ps2|Key_Data[4]~38, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[4]~37\, trs_ps2|Key_Data[4]~37, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[4]~36\, trs_ps2|Key_Data[4]~36, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[4]~35\, trs_ps2|Key_Data[4]~35, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[4]~39\, trs_ps2|Key_Data[4]~39, trs80_mist, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a4\, rom1|altsyncram_component|auto_generated|ram_block1a4, trs80_mist, 1
instance = comp, \SDRAM_DQ[4]~input\, SDRAM_DQ[4]~input, trs80_mist, 1
instance = comp, \T80s|u0|R[4]~19\, T80s|u0|R[4]~19, trs80_mist, 1
instance = comp, \T80s|u0|R[5]~21\, T80s|u0|R[5]~21, trs80_mist, 1
instance = comp, \T80s|u0|ACC[5]~_wirecell\, T80s|u0|ACC[5]~_wirecell, trs80_mist, 1
instance = comp, \T80s|u0|R[6]~10\, T80s|u0|R[6]~10, trs80_mist, 1
instance = comp, \T80s|Equal1~1\, T80s|Equal1~1, trs80_mist, 1
instance = comp, \T80s|u0|R[6]~11\, T80s|u0|R[6]~11, trs80_mist, 1
instance = comp, \T80s|u0|R[6]~12\, T80s|u0|R[6]~12, trs80_mist, 1
instance = comp, \T80s|u0|R[5]\, T80s|u0|R[5], trs80_mist, 1
instance = comp, \T80s|u0|ACC[4]~20\, T80s|u0|ACC[4]~20, trs80_mist, 1
instance = comp, \T80s|u0|ACC~33\, T80s|u0|ACC~33, trs80_mist, 1
instance = comp, \T80s|u0|ACC~34\, T80s|u0|ACC~34, trs80_mist, 1
instance = comp, \T80s|u0|Ap[5]~feeder\, T80s|u0|Ap[5]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Ap[5]\, T80s|u0|Ap[5], trs80_mist, 1
instance = comp, \T80s|u0|ACC~44\, T80s|u0|ACC~44, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux100~0\, T80s|u0|mcode|Mux100~0, trs80_mist, 1
instance = comp, \T80s|u0|F~73\, T80s|u0|F~73, trs80_mist, 1
instance = comp, \T80s|u0|ACC[4]~23\, T80s|u0|ACC[4]~23, trs80_mist, 1
instance = comp, \T80s|u0|ACC[4]~24\, T80s|u0|ACC[4]~24, trs80_mist, 1
instance = comp, \T80s|u0|ACC[5]\, T80s|u0|ACC[5], trs80_mist, 1
instance = comp, \T80s|u0|I[5]~6\, T80s|u0|I[5]~6, trs80_mist, 1
instance = comp, \T80s|u0|I[5]\, T80s|u0|I[5], trs80_mist, 1
instance = comp, \T80s|u0|RegWEH~3\, T80s|u0|RegWEH~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][0]~6\, T80s|u0|Regs|RegsH[0][0]~6, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][5]\, T80s|u0|Regs|RegsH[0][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][0]~5\, T80s|u0|Regs|RegsH[1][0]~5, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][5]\, T80s|u0|Regs|RegsH[1][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux18~2\, T80s|u0|Regs|Mux18~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[2][0]~4\, T80s|u0|Regs|RegsH[2][0]~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[2][5]\, T80s|u0|Regs|RegsH[2][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][0]~7\, T80s|u0|Regs|RegsH[3][0]~7, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][5]\, T80s|u0|Regs|RegsH[3][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux18~3\, T80s|u0|Regs|Mux18~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[7][0]~3\, T80s|u0|Regs|RegsH[7][0]~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[7][5]\, T80s|u0|Regs|RegsH[7][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][5]~feeder\, T80s|u0|Regs|RegsH[4][5]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][0]~2\, T80s|u0|Regs|RegsH[4][0]~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][5]\, T80s|u0|Regs|RegsH[4][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][0]~1\, T80s|u0|Regs|RegsH[6][0]~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][5]\, T80s|u0|Regs|RegsH[6][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux18~0\, T80s|u0|Regs|Mux18~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux18~1\, T80s|u0|Regs|Mux18~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux18~4\, T80s|u0|Regs|Mux18~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux2~2\, T80s|u0|Regs|Mux2~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux2~3\, T80s|u0|Regs|Mux2~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux2~0\, T80s|u0|Regs|Mux2~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux2~1\, T80s|u0|Regs|Mux2~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux2~4\, T80s|u0|Regs|Mux2~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][4]\, T80s|u0|Regs|RegsH[1][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][4]~feeder\, T80s|u0|Regs|RegsH[0][4]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][4]\, T80s|u0|Regs|RegsH[0][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux19~2\, T80s|u0|Regs|Mux19~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][4]\, T80s|u0|Regs|RegsH[3][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[2][4]\, T80s|u0|Regs|RegsH[2][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux19~3\, T80s|u0|Regs|Mux19~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[7][4]\, T80s|u0|Regs|RegsH[7][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][4]\, T80s|u0|Regs|RegsH[4][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][4]\, T80s|u0|Regs|RegsH[6][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux19~0\, T80s|u0|Regs|Mux19~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux19~1\, T80s|u0|Regs|Mux19~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux19~4\, T80s|u0|Regs|Mux19~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][0]~0\, T80s|u0|Regs|RegsH[5][0]~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][2]\, T80s|u0|Regs|RegsH[5][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][2]\, T80s|u0|Regs|RegsH[6][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux21~0\, T80s|u0|Regs|Mux21~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[7][2]\, T80s|u0|Regs|RegsH[7][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux21~1\, T80s|u0|Regs|Mux21~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][2]\, T80s|u0|Regs|RegsH[3][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][2]\, T80s|u0|Regs|RegsH[1][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][2]\, T80s|u0|Regs|RegsH[0][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux21~2\, T80s|u0|Regs|Mux21~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[2][2]\, T80s|u0|Regs|RegsH[2][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux21~3\, T80s|u0|Regs|Mux21~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux21~4\, T80s|u0|Regs|Mux21~4, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[1]~8\, T80s|u0|Save_Mux[1]~8, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[1]~9\, T80s|u0|Save_Mux[1]~9, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[2][1]\, T80s|u0|Regs|RegsH[2][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][1]\, T80s|u0|Regs|RegsH[3][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][1]\, T80s|u0|Regs|RegsH[0][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux22~2\, T80s|u0|Regs|Mux22~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux22~3\, T80s|u0|Regs|Mux22~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[7][1]\, T80s|u0|Regs|RegsH[7][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][1]\, T80s|u0|Regs|RegsH[4][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][1]\, T80s|u0|Regs|RegsH[6][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux22~0\, T80s|u0|Regs|Mux22~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][1]\, T80s|u0|Regs|RegsH[5][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux22~1\, T80s|u0|Regs|Mux22~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux22~4\, T80s|u0|Regs|Mux22~4, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[9]\, T80s|u0|RegBusA_r[9], trs80_mist, 1
instance = comp, \T80s|u0|BusB[2]~15\, T80s|u0|BusB[2]~15, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][0]\, T80s|u0|Regs|RegsL[1][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][0]\, T80s|u0|Regs|RegsL[0][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux15~2\, T80s|u0|Regs|Mux15~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][0]~feeder\, T80s|u0|Regs|RegsL[3][0]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][0]\, T80s|u0|Regs|RegsL[3][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux15~3\, T80s|u0|Regs|Mux15~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][0]~feeder\, T80s|u0|Regs|RegsL[6][0]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][0]\, T80s|u0|Regs|RegsL[6][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][0]\, T80s|u0|Regs|RegsL[4][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux15~0\, T80s|u0|Regs|Mux15~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][0]\, T80s|u0|Regs|RegsL[5][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[7][0]\, T80s|u0|Regs|RegsL[7][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux15~1\, T80s|u0|Regs|Mux15~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux15~4\, T80s|u0|Regs|Mux15~4, trs80_mist, 1
instance = comp, \T80s|u0|Add9~0\, T80s|u0|Add9~0, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[0]~feeder\, T80s|u0|RegBusA_r[0]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[0]\, T80s|u0|RegBusA_r[0], trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[0]~0\, T80s|u0|RegDIL[0]~0, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[0]~1\, T80s|u0|RegDIL[0]~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][0]~feeder\, T80s|u0|Regs|RegsL[2][0]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][0]\, T80s|u0|Regs|RegsL[2][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux31~2\, T80s|u0|Regs|Mux31~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux31~3\, T80s|u0|Regs|Mux31~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux31~0\, T80s|u0|Regs|Mux31~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux31~1\, T80s|u0|Regs|Mux31~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux31~4\, T80s|u0|Regs|Mux31~4, trs80_mist, 1
instance = comp, \T80s|u0|Add6~0\, T80s|u0|Add6~0, trs80_mist, 1
instance = comp, \T80s|u0|SP[7]~9\, T80s|u0|SP[7]~9, trs80_mist, 1
instance = comp, \T80s|u0|SP[7]~10\, T80s|u0|SP[7]~10, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux47~2\, T80s|u0|Regs|Mux47~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux47~3\, T80s|u0|Regs|Mux47~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux47~0\, T80s|u0|Regs|Mux47~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux47~1\, T80s|u0|Regs|Mux47~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux47~4\, T80s|u0|Regs|Mux47~4, trs80_mist, 1
instance = comp, \T80s|u0|SP[7]~11\, T80s|u0|SP[7]~11, trs80_mist, 1
instance = comp, \T80s|u0|Add7~0\, T80s|u0|Add7~0, trs80_mist, 1
instance = comp, \T80s|u0|SP~12\, T80s|u0|SP~12, trs80_mist, 1
instance = comp, \T80s|u0|SP~13\, T80s|u0|SP~13, trs80_mist, 1
instance = comp, \T80s|u0|SP[7]~6\, T80s|u0|SP[7]~6, trs80_mist, 1
instance = comp, \T80s|u0|SP[7]~7\, T80s|u0|SP[7]~7, trs80_mist, 1
instance = comp, \T80s|u0|SP[7]~14\, T80s|u0|SP[7]~14, trs80_mist, 1
instance = comp, \T80s|u0|SP[0]\, T80s|u0|SP[0], trs80_mist, 1
instance = comp, \T80s|u0|BusB[2]~16\, T80s|u0|BusB[2]~16, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][4]\, T80s|u0|Regs|RegsL[6][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux11~0\, T80s|u0|Regs|Mux11~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][4]\, T80s|u0|Regs|RegsL[5][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[7][4]\, T80s|u0|Regs|RegsL[7][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux11~1\, T80s|u0|Regs|Mux11~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][4]\, T80s|u0|Regs|RegsL[3][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][4]\, T80s|u0|Regs|RegsL[0][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][4]\, T80s|u0|Regs|RegsL[1][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux11~2\, T80s|u0|Regs|Mux11~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][4]\, T80s|u0|Regs|RegsL[2][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux11~3\, T80s|u0|Regs|Mux11~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux11~4\, T80s|u0|Regs|Mux11~4, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[4]\, T80s|u0|RegBusA_r[4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][3]~feeder\, T80s|u0|Regs|RegsL[6][3]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][3]\, T80s|u0|Regs|RegsL[6][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux28~0\, T80s|u0|Regs|Mux28~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][3]~feeder\, T80s|u0|Regs|RegsL[5][3]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][3]\, T80s|u0|Regs|RegsL[5][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[7][3]\, T80s|u0|Regs|RegsL[7][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux28~1\, T80s|u0|Regs|Mux28~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][3]~feeder\, T80s|u0|Regs|RegsL[2][3]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][3]\, T80s|u0|Regs|RegsL[2][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][3]~feeder\, T80s|u0|Regs|RegsL[3][3]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][3]\, T80s|u0|Regs|RegsL[3][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][3]\, T80s|u0|Regs|RegsL[1][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][3]\, T80s|u0|Regs|RegsL[0][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux28~2\, T80s|u0|Regs|Mux28~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux28~3\, T80s|u0|Regs|Mux28~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux28~4\, T80s|u0|Regs|Mux28~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][2]\, T80s|u0|Regs|RegsL[1][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][2]\, T80s|u0|Regs|RegsL[0][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux29~2\, T80s|u0|Regs|Mux29~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][2]~feeder\, T80s|u0|Regs|RegsL[3][2]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][2]\, T80s|u0|Regs|RegsL[3][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][2]\, T80s|u0|Regs|RegsL[2][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux29~3\, T80s|u0|Regs|Mux29~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][2]\, T80s|u0|Regs|RegsL[4][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][2]\, T80s|u0|Regs|RegsL[6][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux29~0\, T80s|u0|Regs|Mux29~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[7][2]\, T80s|u0|Regs|RegsL[7][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux29~1\, T80s|u0|Regs|Mux29~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux29~4\, T80s|u0|Regs|Mux29~4, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[1]\, T80s|u0|RegBusA_r[1], trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[1]~2\, T80s|u0|RegDIL[1]~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][1]\, T80s|u0|Regs|RegsL[3][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][1]\, T80s|u0|Regs|RegsL[1][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][1]\, T80s|u0|Regs|RegsL[0][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux30~2\, T80s|u0|Regs|Mux30~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][1]\, T80s|u0|Regs|RegsL[2][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux30~3\, T80s|u0|Regs|Mux30~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][1]\, T80s|u0|Regs|RegsL[5][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][1]\, T80s|u0|Regs|RegsL[6][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][1]\, T80s|u0|Regs|RegsL[4][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux30~0\, T80s|u0|Regs|Mux30~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux30~1\, T80s|u0|Regs|Mux30~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux30~4\, T80s|u0|Regs|Mux30~4, trs80_mist, 1
instance = comp, \T80s|u0|Add9~2\, T80s|u0|Add9~2, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[1]~3\, T80s|u0|RegDIL[1]~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[7][1]\, T80s|u0|Regs|RegsL[7][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux14~0\, T80s|u0|Regs|Mux14~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux14~1\, T80s|u0|Regs|Mux14~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux14~2\, T80s|u0|Regs|Mux14~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux14~3\, T80s|u0|Regs|Mux14~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux14~4\, T80s|u0|Regs|Mux14~4, trs80_mist, 1
instance = comp, \T80s|u0|Add9~4\, T80s|u0|Add9~4, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[2]\, T80s|u0|RegBusA_r[2], trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[2]~4\, T80s|u0|RegDIL[2]~4, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[2]~5\, T80s|u0|RegDIL[2]~5, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][2]\, T80s|u0|Regs|RegsL[5][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux13~0\, T80s|u0|Regs|Mux13~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux13~1\, T80s|u0|Regs|Mux13~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux13~2\, T80s|u0|Regs|Mux13~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux13~3\, T80s|u0|Regs|Mux13~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux13~4\, T80s|u0|Regs|Mux13~4, trs80_mist, 1
instance = comp, \T80s|u0|Add9~6\, T80s|u0|Add9~6, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[3]\, T80s|u0|RegBusA_r[3], trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[3]~6\, T80s|u0|RegDIL[3]~6, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[3]~7\, T80s|u0|RegDIL[3]~7, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][3]~feeder\, T80s|u0|Regs|RegsL[4][3]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][3]\, T80s|u0|Regs|RegsL[4][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux12~0\, T80s|u0|Regs|Mux12~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux12~1\, T80s|u0|Regs|Mux12~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux12~2\, T80s|u0|Regs|Mux12~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux12~3\, T80s|u0|Regs|Mux12~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux12~4\, T80s|u0|Regs|Mux12~4, trs80_mist, 1
instance = comp, \T80s|u0|Add9~8\, T80s|u0|Add9~8, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[4]~8\, T80s|u0|RegDIL[4]~8, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux35~2\, T80s|u0|Regs|Mux35~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux35~3\, T80s|u0|Regs|Mux35~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux35~0\, T80s|u0|Regs|Mux35~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux35~1\, T80s|u0|Regs|Mux35~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux35~4\, T80s|u0|Regs|Mux35~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][3]\, T80s|u0|Regs|RegsH[5][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][3]\, T80s|u0|Regs|RegsH[6][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][3]\, T80s|u0|Regs|RegsH[4][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux36~0\, T80s|u0|Regs|Mux36~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[7][3]\, T80s|u0|Regs|RegsH[7][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux36~1\, T80s|u0|Regs|Mux36~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[2][3]\, T80s|u0|Regs|RegsH[2][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][3]\, T80s|u0|Regs|RegsH[0][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][3]\, T80s|u0|Regs|RegsH[1][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux36~2\, T80s|u0|Regs|Mux36~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux36~3\, T80s|u0|Regs|Mux36~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux36~4\, T80s|u0|Regs|Mux36~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux37~2\, T80s|u0|Regs|Mux37~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux37~3\, T80s|u0|Regs|Mux37~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux37~0\, T80s|u0|Regs|Mux37~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux37~1\, T80s|u0|Regs|Mux37~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux37~4\, T80s|u0|Regs|Mux37~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux38~0\, T80s|u0|Regs|Mux38~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux38~1\, T80s|u0|Regs|Mux38~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux38~2\, T80s|u0|Regs|Mux38~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux38~3\, T80s|u0|Regs|Mux38~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux38~4\, T80s|u0|Regs|Mux38~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][0]~feeder\, T80s|u0|Regs|RegsH[6][0]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][0]\, T80s|u0|Regs|RegsH[6][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][0]~feeder\, T80s|u0|Regs|RegsH[4][0]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][0]\, T80s|u0|Regs|RegsH[4][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux39~0\, T80s|u0|Regs|Mux39~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[7][0]\, T80s|u0|Regs|RegsH[7][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][0]\, T80s|u0|Regs|RegsH[5][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux39~1\, T80s|u0|Regs|Mux39~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[2][0]\, T80s|u0|Regs|RegsH[2][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][0]\, T80s|u0|Regs|RegsH[0][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][0]~feeder\, T80s|u0|Regs|RegsH[1][0]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][0]\, T80s|u0|Regs|RegsH[1][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux39~2\, T80s|u0|Regs|Mux39~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux39~3\, T80s|u0|Regs|Mux39~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux39~4\, T80s|u0|Regs|Mux39~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[1][7]\, T80s|u0|Regs|RegsL[1][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux24~2\, T80s|u0|Regs|Mux24~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][7]~feeder\, T80s|u0|Regs|RegsL[2][7]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[2][7]\, T80s|u0|Regs|RegsL[2][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[3][7]\, T80s|u0|Regs|RegsL[3][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux24~3\, T80s|u0|Regs|Mux24~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[6][7]\, T80s|u0|Regs|RegsL[6][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][7]\, T80s|u0|Regs|RegsL[4][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux24~0\, T80s|u0|Regs|Mux24~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[5][7]\, T80s|u0|Regs|RegsL[5][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[7][7]\, T80s|u0|Regs|RegsL[7][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux24~1\, T80s|u0|Regs|Mux24~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux24~4\, T80s|u0|Regs|Mux24~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux8~0\, T80s|u0|Regs|Mux8~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux8~1\, T80s|u0|Regs|Mux8~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux8~2\, T80s|u0|Regs|Mux8~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux8~3\, T80s|u0|Regs|Mux8~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux8~4\, T80s|u0|Regs|Mux8~4, trs80_mist, 1
instance = comp, \T80s|u0|Add9~12\, T80s|u0|Add9~12, trs80_mist, 1
instance = comp, \T80s|u0|Add9~14\, T80s|u0|Add9~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux295~0\, T80s|u0|mcode|Mux295~0, trs80_mist, 1
instance = comp, \T80s|u0|Arith16_r\, T80s|u0|Arith16_r, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux9~0\, T80s|u0|alu|Mux9~0, trs80_mist, 1
instance = comp, \T80s|u0|Add6~26\, T80s|u0|Add6~26, trs80_mist, 1
instance = comp, \T80s|u0|Add6~28\, T80s|u0|Add6~28, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][6]~feeder\, T80s|u0|Regs|RegsH[1][6]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][6]\, T80s|u0|Regs|RegsH[1][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux17~2\, T80s|u0|Regs|Mux17~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][6]\, T80s|u0|Regs|RegsH[3][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[2][6]\, T80s|u0|Regs|RegsH[2][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux17~3\, T80s|u0|Regs|Mux17~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][6]\, T80s|u0|Regs|RegsH[4][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][6]\, T80s|u0|Regs|RegsH[6][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux17~0\, T80s|u0|Regs|Mux17~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][6]\, T80s|u0|Regs|RegsH[5][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[7][6]\, T80s|u0|Regs|RegsH[7][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux17~1\, T80s|u0|Regs|Mux17~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux17~4\, T80s|u0|Regs|Mux17~4, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux1~0\, T80s|u0|Regs|Mux1~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux1~1\, T80s|u0|Regs|Mux1~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux1~2\, T80s|u0|Regs|Mux1~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux1~3\, T80s|u0|Regs|Mux1~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux1~4\, T80s|u0|Regs|Mux1~4, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[14]\, T80s|u0|RegBusA_r[14], trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[6]~8\, T80s|u0|RegDIH[6]~8, trs80_mist, 1
instance = comp, \T80s|u0|Add9~26\, T80s|u0|Add9~26, trs80_mist, 1
instance = comp, \T80s|u0|Add9~28\, T80s|u0|Add9~28, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[6]~9\, T80s|u0|RegDIH[6]~9, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][6]~feeder\, T80s|u0|Regs|RegsH[0][6]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][6]\, T80s|u0|Regs|RegsH[0][6], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux33~2\, T80s|u0|Regs|Mux33~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux33~3\, T80s|u0|Regs|Mux33~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux33~0\, T80s|u0|Regs|Mux33~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux33~1\, T80s|u0|Regs|Mux33~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux33~4\, T80s|u0|Regs|Mux33~4, trs80_mist, 1
instance = comp, \T80s|u0|Add6~16\, T80s|u0|Add6~16, trs80_mist, 1
instance = comp, \T80s|u0|Add6~18\, T80s|u0|Add6~18, trs80_mist, 1
instance = comp, \T80s|u0|SP~15\, T80s|u0|SP~15, trs80_mist, 1
instance = comp, \T80s|u0|Add7~2\, T80s|u0|Add7~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux46~2\, T80s|u0|Regs|Mux46~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux46~3\, T80s|u0|Regs|Mux46~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux46~0\, T80s|u0|Regs|Mux46~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux46~1\, T80s|u0|Regs|Mux46~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux46~4\, T80s|u0|Regs|Mux46~4, trs80_mist, 1
instance = comp, \T80s|u0|SP~17\, T80s|u0|SP~17, trs80_mist, 1
instance = comp, \T80s|u0|Add6~2\, T80s|u0|Add6~2, trs80_mist, 1
instance = comp, \T80s|u0|SP~18\, T80s|u0|SP~18, trs80_mist, 1
instance = comp, \T80s|u0|SP[1]\, T80s|u0|SP[1], trs80_mist, 1
instance = comp, \T80s|u0|Add6~4\, T80s|u0|Add6~4, trs80_mist, 1
instance = comp, \T80s|u0|Add7~4\, T80s|u0|Add7~4, trs80_mist, 1
instance = comp, \T80s|u0|SP~21\, T80s|u0|SP~21, trs80_mist, 1
instance = comp, \T80s|u0|SP~22\, T80s|u0|SP~22, trs80_mist, 1
instance = comp, \T80s|u0|SP[2]\, T80s|u0|SP[2], trs80_mist, 1
instance = comp, \T80s|u0|Add6~6\, T80s|u0|Add6~6, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux44~0\, T80s|u0|Regs|Mux44~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux44~1\, T80s|u0|Regs|Mux44~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux44~2\, T80s|u0|Regs|Mux44~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux44~3\, T80s|u0|Regs|Mux44~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux44~4\, T80s|u0|Regs|Mux44~4, trs80_mist, 1
instance = comp, \T80s|u0|SP~23\, T80s|u0|SP~23, trs80_mist, 1
instance = comp, \T80s|u0|Add7~6\, T80s|u0|Add7~6, trs80_mist, 1
instance = comp, \T80s|u0|SP~24\, T80s|u0|SP~24, trs80_mist, 1
instance = comp, \T80s|u0|SP[3]\, T80s|u0|SP[3], trs80_mist, 1
instance = comp, \T80s|u0|Add7~8\, T80s|u0|Add7~8, trs80_mist, 1
instance = comp, \T80s|u0|Add7~10\, T80s|u0|Add7~10, trs80_mist, 1
instance = comp, \T80s|u0|Add7~12\, T80s|u0|Add7~12, trs80_mist, 1
instance = comp, \T80s|u0|Add7~14\, T80s|u0|Add7~14, trs80_mist, 1
instance = comp, \T80s|u0|Add7~16\, T80s|u0|Add7~16, trs80_mist, 1
instance = comp, \T80s|u0|Add7~18\, T80s|u0|Add7~18, trs80_mist, 1
instance = comp, \T80s|u0|SP~16\, T80s|u0|SP~16, trs80_mist, 1
instance = comp, \T80s|u0|SP[9]~8\, T80s|u0|SP[9]~8, trs80_mist, 1
instance = comp, \T80s|u0|SP[9]\, T80s|u0|SP[9], trs80_mist, 1
instance = comp, \T80s|u0|Add7~20\, T80s|u0|Add7~20, trs80_mist, 1
instance = comp, \T80s|u0|Add7~22\, T80s|u0|Add7~22, trs80_mist, 1
instance = comp, \T80s|u0|Add7~24\, T80s|u0|Add7~24, trs80_mist, 1
instance = comp, \T80s|u0|Add7~26\, T80s|u0|Add7~26, trs80_mist, 1
instance = comp, \T80s|u0|Add7~28\, T80s|u0|Add7~28, trs80_mist, 1
instance = comp, \T80s|u0|SP~33\, T80s|u0|SP~33, trs80_mist, 1
instance = comp, \T80s|u0|SP~34\, T80s|u0|SP~34, trs80_mist, 1
instance = comp, \T80s|u0|SP[14]\, T80s|u0|SP[14], trs80_mist, 1
instance = comp, \T80s|u0|Add7~30\, T80s|u0|Add7~30, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[0][7]\, T80s|u0|Regs|RegsH[0][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][7]\, T80s|u0|Regs|RegsH[1][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux0~2\, T80s|u0|Regs|Mux0~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][7]\, T80s|u0|Regs|RegsH[3][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[2][7]\, T80s|u0|Regs|RegsH[2][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux0~3\, T80s|u0|Regs|Mux0~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][7]~feeder\, T80s|u0|Regs|RegsH[4][7]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][7]\, T80s|u0|Regs|RegsH[4][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[6][7]\, T80s|u0|Regs|RegsH[6][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux0~0\, T80s|u0|Regs|Mux0~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][7]\, T80s|u0|Regs|RegsH[5][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux0~1\, T80s|u0|Regs|Mux0~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux0~4\, T80s|u0|Regs|Mux0~4, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[15]\, T80s|u0|RegBusA_r[15], trs80_mist, 1
instance = comp, \T80s|u0|Add9~30\, T80s|u0|Add9~30, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[7]~10\, T80s|u0|RegDIH[7]~10, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux16~0\, T80s|u0|Regs|Mux16~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux16~1\, T80s|u0|Regs|Mux16~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux16~2\, T80s|u0|Regs|Mux16~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux16~3\, T80s|u0|Regs|Mux16~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux16~4\, T80s|u0|Regs|Mux16~4, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[7]~11\, T80s|u0|RegDIH[7]~11, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[7][7]\, T80s|u0|Regs|RegsH[7][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux32~0\, T80s|u0|Regs|Mux32~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux32~1\, T80s|u0|Regs|Mux32~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux32~2\, T80s|u0|Regs|Mux32~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux32~3\, T80s|u0|Regs|Mux32~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux32~4\, T80s|u0|Regs|Mux32~4, trs80_mist, 1
instance = comp, \T80s|u0|SP~35\, T80s|u0|SP~35, trs80_mist, 1
instance = comp, \T80s|u0|Add6~30\, T80s|u0|Add6~30, trs80_mist, 1
instance = comp, \T80s|u0|SP~36\, T80s|u0|SP~36, trs80_mist, 1
instance = comp, \T80s|u0|SP[15]\, T80s|u0|SP[15], trs80_mist, 1
instance = comp, \T80s|u0|ACC~37\, T80s|u0|ACC~37, trs80_mist, 1
instance = comp, \T80s|u0|I[7]~5\, T80s|u0|I[7]~5, trs80_mist, 1
instance = comp, \T80s|u0|I[7]\, T80s|u0|I[7], trs80_mist, 1
instance = comp, \T80s|u0|R[7]~25\, T80s|u0|R[7]~25, trs80_mist, 1
instance = comp, \T80s|u0|R[7]\, T80s|u0|R[7], trs80_mist, 1
instance = comp, \T80s|u0|ACC~38\, T80s|u0|ACC~38, trs80_mist, 1
instance = comp, \T80s|u0|Ap[7]~feeder\, T80s|u0|Ap[7]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Ap[7]\, T80s|u0|Ap[7], trs80_mist, 1
instance = comp, \T80s|u0|ACC~46\, T80s|u0|ACC~46, trs80_mist, 1
instance = comp, \T80s|u0|ACC[7]\, T80s|u0|ACC[7], trs80_mist, 1
instance = comp, \T80s|u0|BusA~25\, T80s|u0|BusA~25, trs80_mist, 1
instance = comp, \T80s|u0|BusA~26\, T80s|u0|BusA~26, trs80_mist, 1
instance = comp, \T80s|u0|BusA~27\, T80s|u0|BusA~27, trs80_mist, 1
instance = comp, \T80s|u0|BusA~28\, T80s|u0|BusA~28, trs80_mist, 1
instance = comp, \T80s|u0|BusA[7]\, T80s|u0|BusA[7], trs80_mist, 1
instance = comp, \T80s|u0|alu|B_i~3\, T80s|u0|alu|B_i~3, trs80_mist, 1
instance = comp, \T80s|u0|BusA~41\, T80s|u0|BusA~41, trs80_mist, 1
instance = comp, \T80s|u0|BusA~16\, T80s|u0|BusA~16, trs80_mist, 1
instance = comp, \SDRAM_DQ[6]~input\, SDRAM_DQ[6]~input, trs80_mist, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a6\, rom1|altsyncram_component|auto_generated|ram_block1a6, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[6]~9\, trs_glue|DI_CPU[6]~9, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux9~1\, T80s|u0|alu|Mux9~1, trs80_mist, 1
instance = comp, \T80s|u0|I[2]~3\, T80s|u0|I[2]~3, trs80_mist, 1
instance = comp, \T80s|u0|I[2]\, T80s|u0|I[2], trs80_mist, 1
instance = comp, \T80s|u0|ACC~27\, T80s|u0|ACC~27, trs80_mist, 1
instance = comp, \T80s|u0|ACC~28\, T80s|u0|ACC~28, trs80_mist, 1
instance = comp, \T80s|u0|Ap[2]\, T80s|u0|Ap[2], trs80_mist, 1
instance = comp, \T80s|u0|ACC~41\, T80s|u0|ACC~41, trs80_mist, 1
instance = comp, \T80s|u0|ACC[2]\, T80s|u0|ACC[2], trs80_mist, 1
instance = comp, \T80s|u0|BusA~17\, T80s|u0|BusA~17, trs80_mist, 1
instance = comp, \T80s|u0|BusA~18\, T80s|u0|BusA~18, trs80_mist, 1
instance = comp, \T80s|u0|BusA~19\, T80s|u0|BusA~19, trs80_mist, 1
instance = comp, \T80s|u0|BusA~20\, T80s|u0|BusA~20, trs80_mist, 1
instance = comp, \T80s|u0|BusA[2]\, T80s|u0|BusA[2], trs80_mist, 1
instance = comp, \T80s|u0|alu|B_i~0\, T80s|u0|alu|B_i~0, trs80_mist, 1
instance = comp, \T80s|u0|BusA~12\, T80s|u0|BusA~12, trs80_mist, 1
instance = comp, \T80s|u0|BusA~13\, T80s|u0|BusA~13, trs80_mist, 1
instance = comp, \T80s|u0|BusA~14\, T80s|u0|BusA~14, trs80_mist, 1
instance = comp, \T80s|u0|BusA~15\, T80s|u0|BusA~15, trs80_mist, 1
instance = comp, \T80s|u0|BusA[1]\, T80s|u0|BusA[1], trs80_mist, 1
instance = comp, \T80s|u0|alu|B_i~2\, T80s|u0|alu|B_i~2, trs80_mist, 1
instance = comp, \T80s|u0|BusA~21\, T80s|u0|BusA~21, trs80_mist, 1
instance = comp, \T80s|u0|BusA~22\, T80s|u0|BusA~22, trs80_mist, 1
instance = comp, \T80s|u0|BusA~23\, T80s|u0|BusA~23, trs80_mist, 1
instance = comp, \T80s|u0|BusA~24\, T80s|u0|BusA~24, trs80_mist, 1
instance = comp, \T80s|u0|BusA[0]\, T80s|u0|BusA[0], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux282~0\, T80s|u0|mcode|Mux282~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux238~3\, T80s|u0|mcode|Mux238~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux282~1\, T80s|u0|mcode|Mux282~1, trs80_mist, 1
instance = comp, \T80s|u0|PreserveC_r\, T80s|u0|PreserveC_r, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add2~0\, T80s|u0|alu|Add2~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux30~7\, T80s|u0|alu|Mux30~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux30~5\, T80s|u0|alu|Mux30~5, trs80_mist, 1
instance = comp, \T80s|u0|BusA~33\, T80s|u0|BusA~33, trs80_mist, 1
instance = comp, \T80s|u0|BusA~34\, T80s|u0|BusA~34, trs80_mist, 1
instance = comp, \T80s|u0|BusA~35\, T80s|u0|BusA~35, trs80_mist, 1
instance = comp, \T80s|u0|BusA~36\, T80s|u0|BusA~36, trs80_mist, 1
instance = comp, \T80s|u0|BusA[5]\, T80s|u0|BusA[5], trs80_mist, 1
instance = comp, \T80s|u0|alu|LessThan0~1\, T80s|u0|alu|LessThan0~1, trs80_mist, 1
instance = comp, \T80s|u0|Ap[4]\, T80s|u0|Ap[4], trs80_mist, 1
instance = comp, \T80s|u0|I[4]~7\, T80s|u0|I[4]~7, trs80_mist, 1
instance = comp, \T80s|u0|I[4]\, T80s|u0|I[4], trs80_mist, 1
instance = comp, \T80s|u0|ACC~31\, T80s|u0|ACC~31, trs80_mist, 1
instance = comp, \T80s|u0|ACC~32\, T80s|u0|ACC~32, trs80_mist, 1
instance = comp, \T80s|u0|ACC~43\, T80s|u0|ACC~43, trs80_mist, 1
instance = comp, \T80s|u0|ACC[4]\, T80s|u0|ACC[4], trs80_mist, 1
instance = comp, \T80s|u0|BusA~37\, T80s|u0|BusA~37, trs80_mist, 1
instance = comp, \T80s|u0|BusA~38\, T80s|u0|BusA~38, trs80_mist, 1
instance = comp, \T80s|u0|BusA~39\, T80s|u0|BusA~39, trs80_mist, 1
instance = comp, \T80s|u0|BusA~40\, T80s|u0|BusA~40, trs80_mist, 1
instance = comp, \T80s|u0|BusA[4]\, T80s|u0|BusA[4], trs80_mist, 1
instance = comp, \T80s|u0|alu|Add3~0\, T80s|u0|alu|Add3~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add3~2\, T80s|u0|alu|Add3~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add3~4\, T80s|u0|alu|Add3~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add3~6\, T80s|u0|alu|Add3~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add3~8\, T80s|u0|alu|Add3~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q~2\, T80s|u0|alu|DAA_Q~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add3~10\, T80s|u0|alu|Add3~10, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add3~12\, T80s|u0|alu|Add3~12, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add3~14\, T80s|u0|alu|Add3~14, trs80_mist, 1
instance = comp, \T80s|u0|alu|LessThan0~0\, T80s|u0|alu|LessThan0~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|LessThan0~2\, T80s|u0|alu|LessThan0~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|LessThan3~0\, T80s|u0|alu|LessThan3~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|LessThan3~1\, T80s|u0|alu|LessThan3~1, trs80_mist, 1
instance = comp, \T80s|u0|F~47\, T80s|u0|F~47, trs80_mist, 1
instance = comp, \T80s|u0|Fp[1]\, T80s|u0|Fp[1], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux101~2\, T80s|u0|mcode|Mux101~2, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~43\, T80s|u0|F[3]~43, trs80_mist, 1
instance = comp, \T80s|u0|F~44\, T80s|u0|F~44, trs80_mist, 1
instance = comp, \T80s|u0|F~45\, T80s|u0|F~45, trs80_mist, 1
instance = comp, \T80s|u0|F~46\, T80s|u0|F~46, trs80_mist, 1
instance = comp, \T80s|u0|process_0~6\, T80s|u0|process_0~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux234~2\, T80s|u0|mcode|Mux234~2, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~30\, T80s|u0|F[3]~30, trs80_mist, 1
instance = comp, \T80s|u0|F~31\, T80s|u0|F~31, trs80_mist, 1
instance = comp, \T80s|u0|F~48\, T80s|u0|F~48, trs80_mist, 1
instance = comp, \T80s|u0|F~49\, T80s|u0|F~49, trs80_mist, 1
instance = comp, \T80s|u0|F[1]\, T80s|u0|F[1], trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[6]~15\, T80s|u0|alu|DAA_Q[6]~15, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~12\, T80s|u0|alu|Add4~12, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add5~0\, T80s|u0|alu|Add5~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add5~2\, T80s|u0|alu|Add5~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add5~4\, T80s|u0|alu|Add5~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add5~6\, T80s|u0|alu|Add5~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add5~8\, T80s|u0|alu|Add5~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add5~10\, T80s|u0|alu|Add5~10, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add5~12\, T80s|u0|alu|Add5~12, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~0\, T80s|u0|alu|Add4~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~1\, T80s|u0|alu|Add4~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~2\, T80s|u0|alu|Add4~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~3\, T80s|u0|alu|Add4~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~4\, T80s|u0|alu|Add4~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~5\, T80s|u0|alu|Add4~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~7\, T80s|u0|alu|Add4~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~8\, T80s|u0|alu|Add4~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~10\, T80s|u0|alu|Add4~10, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add4~13\, T80s|u0|alu|Add4~13, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux30~2\, T80s|u0|alu|Mux30~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux30~3\, T80s|u0|alu|Mux30~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux30~4\, T80s|u0|alu|Mux30~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux30~6\, T80s|u0|alu|Mux30~6, trs80_mist, 1
instance = comp, \T80s|u0|Fp[0]\, T80s|u0|Fp[0], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux289~0\, T80s|u0|mcode|Mux289~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux288~0\, T80s|u0|mcode|Mux288~0, trs80_mist, 1
instance = comp, \T80s|u0|F~25\, T80s|u0|F~25, trs80_mist, 1
instance = comp, \T80s|u0|F~26\, T80s|u0|F~26, trs80_mist, 1
instance = comp, \T80s|u0|F~27\, T80s|u0|F~27, trs80_mist, 1
instance = comp, \T80s|u0|F~28\, T80s|u0|F~28, trs80_mist, 1
instance = comp, \T80s|u0|F~29\, T80s|u0|F~29, trs80_mist, 1
instance = comp, \T80s|u0|F[0]\, T80s|u0|F[0], trs80_mist, 1
instance = comp, \T80s|u0|alu|comb~0\, T80s|u0|alu|comb~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add0~1\, T80s|u0|alu|Add0~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_v[0]~0\, T80s|u0|alu|Q_v[0]~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_v[1]~2\, T80s|u0|alu|Q_v[1]~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_v[2]~4\, T80s|u0|alu|Q_v[2]~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux13~0\, T80s|u0|alu|Mux13~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux13~1\, T80s|u0|alu|Mux13~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux34~0\, T80s|u0|alu|Mux34~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[2]~0\, T80s|u0|alu|DAA_Q[2]~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[2]~1\, T80s|u0|alu|DAA_Q[2]~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux36~2\, T80s|u0|alu|Mux36~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~151\, T80s|u0|alu|Q_t~151, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~149\, T80s|u0|alu|Q_t~149, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~150\, T80s|u0|alu|Q_t~150, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux36~0\, T80s|u0|alu|Mux36~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux36~1\, T80s|u0|alu|Mux36~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux36~3\, T80s|u0|alu|Mux36~3, trs80_mist, 1
instance = comp, \T80s|u0|DO[2]~2\, T80s|u0|DO[2]~2, trs80_mist, 1
instance = comp, \T80s|u0|DO[0]~32\, T80s|u0|DO[0]~32, trs80_mist, 1
instance = comp, \T80s|u0|DO[0]~13\, T80s|u0|DO[0]~13, trs80_mist, 1
instance = comp, \T80s|u0|DO[0]~14\, T80s|u0|DO[0]~14, trs80_mist, 1
instance = comp, \T80s|u0|DO~20\, T80s|u0|DO~20, trs80_mist, 1
instance = comp, \T80s|u0|DO~21\, T80s|u0|DO~21, trs80_mist, 1
instance = comp, \T80s|u0|DO[0]~17\, T80s|u0|DO[0]~17, trs80_mist, 1
instance = comp, \T80s|u0|DO[2]\, T80s|u0|DO[2], trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~158\, T80s|u0|alu|Q_t~158, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~182\, T80s|u0|alu|Q_t~182, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux35~1\, T80s|u0|alu|Mux35~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux35~2\, T80s|u0|alu|Mux35~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~154\, T80s|u0|alu|Q_t~154, trs80_mist, 1
instance = comp, \T80s|u0|alu|B_i~6\, T80s|u0|alu|B_i~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_v[3]~6\, T80s|u0|alu|Q_v[3]~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux12~0\, T80s|u0|alu|Mux12~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux12~1\, T80s|u0|alu|Mux12~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[3]~11\, T80s|u0|alu|DAA_Q[3]~11, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[3]~12\, T80s|u0|alu|DAA_Q[3]~12, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux35~3\, T80s|u0|alu|Mux35~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux35~0\, T80s|u0|alu|Mux35~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux35~4\, T80s|u0|alu|Mux35~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux35~5\, T80s|u0|alu|Mux35~5, trs80_mist, 1
instance = comp, \T80s|u0|DO[3]~3\, T80s|u0|DO[3]~3, trs80_mist, 1
instance = comp, \T80s|u0|DO~22\, T80s|u0|DO~22, trs80_mist, 1
instance = comp, \T80s|u0|DO~23\, T80s|u0|DO~23, trs80_mist, 1
instance = comp, \T80s|u0|DO[3]\, T80s|u0|DO[3], trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[4]~13\, T80s|u0|alu|DAA_Q[4]~13, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[4]~14\, T80s|u0|alu|DAA_Q[4]~14, trs80_mist, 1
instance = comp, \T80s|u0|alu|B_i~5\, T80s|u0|alu|B_i~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add0~2\, T80s|u0|alu|Add0~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Add1~1\, T80s|u0|alu|Add1~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_v[4]~8\, T80s|u0|alu|Q_v[4]~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux11~0\, T80s|u0|alu|Mux11~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux11~1\, T80s|u0|alu|Mux11~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux34~4\, T80s|u0|alu|Mux34~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~161\, T80s|u0|alu|Q_t~161, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~155\, T80s|u0|alu|Q_t~155, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux34~2\, T80s|u0|alu|Mux34~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux34~3\, T80s|u0|alu|Mux34~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux34~5\, T80s|u0|alu|Mux34~5, trs80_mist, 1
instance = comp, \T80s|u0|DO[4]~4\, T80s|u0|DO[4]~4, trs80_mist, 1
instance = comp, \T80s|u0|DO~24\, T80s|u0|DO~24, trs80_mist, 1
instance = comp, \T80s|u0|DO~25\, T80s|u0|DO~25, trs80_mist, 1
instance = comp, \T80s|u0|DO[4]\, T80s|u0|DO[4], trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~183\, T80s|u0|alu|Q_t~183, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~159\, T80s|u0|alu|Q_t~159, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux33~0\, T80s|u0|alu|Mux33~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux33~1\, T80s|u0|alu|Mux33~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|B_i~4\, T80s|u0|alu|B_i~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_v[5]~10\, T80s|u0|alu|Q_v[5]~10, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux10~0\, T80s|u0|alu|Mux10~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux10~1\, T80s|u0|alu|Mux10~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[5]~6\, T80s|u0|alu|DAA_Q[5]~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[5]~7\, T80s|u0|alu|DAA_Q[5]~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[5]~8\, T80s|u0|alu|DAA_Q[5]~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux33~2\, T80s|u0|alu|Mux33~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux33~3\, T80s|u0|alu|Mux33~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux33~4\, T80s|u0|alu|Mux33~4, trs80_mist, 1
instance = comp, \T80s|u0|DO[5]~5\, T80s|u0|DO[5]~5, trs80_mist, 1
instance = comp, \T80s|u0|DO~26\, T80s|u0|DO~26, trs80_mist, 1
instance = comp, \T80s|u0|DO~27\, T80s|u0|DO~27, trs80_mist, 1
instance = comp, \T80s|u0|DO[5]\, T80s|u0|DO[5], trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~156\, T80s|u0|alu|Q_t~156, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~163\, T80s|u0|alu|Q_t~163, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux32~0\, T80s|u0|alu|Mux32~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux32~1\, T80s|u0|alu|Mux32~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[6]~3\, T80s|u0|alu|DAA_Q[6]~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[6]~5\, T80s|u0|alu|DAA_Q[6]~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux9~2\, T80s|u0|alu|Mux9~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_v[6]~12\, T80s|u0|alu|Q_v[6]~12, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux9~3\, T80s|u0|alu|Mux9~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux32~2\, T80s|u0|alu|Mux32~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux32~3\, T80s|u0|alu|Mux32~3, trs80_mist, 1
instance = comp, \T80s|u0|DO[6]~6\, T80s|u0|DO[6]~6, trs80_mist, 1
instance = comp, \T80s|u0|DO~28\, T80s|u0|DO~28, trs80_mist, 1
instance = comp, \T80s|u0|DO~29\, T80s|u0|DO~29, trs80_mist, 1
instance = comp, \T80s|u0|DO[6]\, T80s|u0|DO[6], trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux21~1\, T80s|u0|alu|Mux21~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux21~0\, T80s|u0|alu|Mux21~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux21~2\, T80s|u0|alu|Mux21~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~162\, T80s|u0|alu|Q_t~162, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux31~0\, T80s|u0|alu|Mux31~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux7~6\, T80s|u0|alu|Mux7~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux31~1\, T80s|u0|alu|Mux31~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[7]~4\, T80s|u0|alu|DAA_Q[7]~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux23~8\, T80s|u0|alu|Mux23~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux31~2\, T80s|u0|alu|Mux31~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux31~3\, T80s|u0|alu|Mux31~3, trs80_mist, 1
instance = comp, \T80s|u0|DO[7]~7\, T80s|u0|DO[7]~7, trs80_mist, 1
instance = comp, \T80s|u0|DO~30\, T80s|u0|DO~30, trs80_mist, 1
instance = comp, \T80s|u0|DO~31\, T80s|u0|DO~31, trs80_mist, 1
instance = comp, \T80s|u0|DO[7]\, T80s|u0|DO[7], trs80_mist, 1
instance = comp, \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0\, trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[6]\, trs_glue|DI_CPU[6], trs80_mist, 1
instance = comp, \T80s|DI_Reg[6]\, T80s|DI_Reg[6], trs80_mist, 1
instance = comp, \T80s|u0|R[6]~23\, T80s|u0|R[6]~23, trs80_mist, 1
instance = comp, \T80s|u0|ACC[6]~_wirecell\, T80s|u0|ACC[6]~_wirecell, trs80_mist, 1
instance = comp, \T80s|u0|R[6]\, T80s|u0|R[6], trs80_mist, 1
instance = comp, \T80s|u0|I[6]~4\, T80s|u0|I[6]~4, trs80_mist, 1
instance = comp, \T80s|u0|I[6]\, T80s|u0|I[6], trs80_mist, 1
instance = comp, \T80s|u0|ACC~35\, T80s|u0|ACC~35, trs80_mist, 1
instance = comp, \T80s|u0|ACC~36\, T80s|u0|ACC~36, trs80_mist, 1
instance = comp, \T80s|u0|Ap[6]\, T80s|u0|Ap[6], trs80_mist, 1
instance = comp, \T80s|u0|ACC~45\, T80s|u0|ACC~45, trs80_mist, 1
instance = comp, \T80s|u0|ACC[6]\, T80s|u0|ACC[6], trs80_mist, 1
instance = comp, \T80s|u0|BusA~29\, T80s|u0|BusA~29, trs80_mist, 1
instance = comp, \T80s|u0|BusA~30\, T80s|u0|BusA~30, trs80_mist, 1
instance = comp, \T80s|u0|BusA~31\, T80s|u0|BusA~31, trs80_mist, 1
instance = comp, \T80s|u0|BusA~32\, T80s|u0|BusA~32, trs80_mist, 1
instance = comp, \T80s|u0|BusA[6]\, T80s|u0|BusA[6], trs80_mist, 1
instance = comp, \T80s|u0|alu|Add1~2\, T80s|u0|alu|Add1~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux8~5\, T80s|u0|alu|Mux8~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux8~4\, T80s|u0|alu|Mux8~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux23~7\, T80s|u0|alu|Mux23~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux23~9\, T80s|u0|alu|Mux23~9, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~7\, T80s|u0|alu|Mux28~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux23~2\, T80s|u0|alu|Mux23~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux23~3\, T80s|u0|alu|Mux23~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux23~4\, T80s|u0|alu|Mux23~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~3\, T80s|u0|alu|Mux28~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux23~5\, T80s|u0|alu|Mux23~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux23~6\, T80s|u0|alu|Mux23~6, trs80_mist, 1
instance = comp, \T80s|u0|Fp[7]\, T80s|u0|Fp[7], trs80_mist, 1
instance = comp, \T80s|u0|F~15\, T80s|u0|F~15, trs80_mist, 1
instance = comp, \T80s|u0|F~16\, T80s|u0|F~16, trs80_mist, 1
instance = comp, \T80s|u0|F~17\, T80s|u0|F~17, trs80_mist, 1
instance = comp, \T80s|u0|F~18\, T80s|u0|F~18, trs80_mist, 1
instance = comp, \T80s|u0|F[7]\, T80s|u0|F[7], trs80_mist, 1
instance = comp, \T80s|u0|BusB[2]~17\, T80s|u0|BusB[2]~17, trs80_mist, 1
instance = comp, \T80s|u0|BusB[2]~11\, T80s|u0|BusB[2]~11, trs80_mist, 1
instance = comp, \T80s|u0|BusB~50\, T80s|u0|BusB~50, trs80_mist, 1
instance = comp, \T80s|u0|BusB~51\, T80s|u0|BusB~51, trs80_mist, 1
instance = comp, \T80s|u0|BusB[2]~10\, T80s|u0|BusB[2]~10, trs80_mist, 1
instance = comp, \T80s|u0|BusB~52\, T80s|u0|BusB~52, trs80_mist, 1
instance = comp, \T80s|u0|BusB~53\, T80s|u0|BusB~53, trs80_mist, 1
instance = comp, \T80s|u0|Add5~24\, T80s|u0|Add5~24, trs80_mist, 1
instance = comp, \T80s|u0|Add5~26\, T80s|u0|Add5~26, trs80_mist, 1
instance = comp, \T80s|u0|Add5~28\, T80s|u0|Add5~28, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~46\, T80s|u0|TmpAddr~46, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~60\, T80s|u0|TmpAddr~60, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux300~0\, T80s|u0|mcode|Mux300~0, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[7]~29\, T80s|u0|TmpAddr[7]~29, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[7]~30\, T80s|u0|TmpAddr[7]~30, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[15]~31\, T80s|u0|TmpAddr[15]~31, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[14]\, T80s|u0|TmpAddr[14], trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~10\, T80s|u0|PC[10]~10, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~47\, T80s|u0|TmpAddr~47, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~61\, T80s|u0|TmpAddr~61, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[13]\, T80s|u0|TmpAddr[13], trs80_mist, 1
instance = comp, \T80s|u0|Add2~18\, T80s|u0|Add2~18, trs80_mist, 1
instance = comp, \T80s|u0|Add2~20\, T80s|u0|Add2~20, trs80_mist, 1
instance = comp, \T80s|u0|Add2~22\, T80s|u0|Add2~22, trs80_mist, 1
instance = comp, \T80s|u0|Add2~24\, T80s|u0|Add2~24, trs80_mist, 1
instance = comp, \T80s|u0|Add2~26\, T80s|u0|Add2~26, trs80_mist, 1
instance = comp, \T80s|u0|PC~59\, T80s|u0|PC~59, trs80_mist, 1
instance = comp, \T80s|u0|PC~60\, T80s|u0|PC~60, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~13\, T80s|u0|PC[10]~13, trs80_mist, 1
instance = comp, \T80s|u0|Add4~20\, T80s|u0|Add4~20, trs80_mist, 1
instance = comp, \T80s|u0|Add4~22\, T80s|u0|Add4~22, trs80_mist, 1
instance = comp, \T80s|u0|Add4~24\, T80s|u0|Add4~24, trs80_mist, 1
instance = comp, \T80s|u0|PC[13]~5\, T80s|u0|PC[13]~5, trs80_mist, 1
instance = comp, \T80s|u0|Add3~14\, T80s|u0|Add3~14, trs80_mist, 1
instance = comp, \T80s|u0|Add3~16\, T80s|u0|Add3~16, trs80_mist, 1
instance = comp, \T80s|u0|Add3~18\, T80s|u0|Add3~18, trs80_mist, 1
instance = comp, \T80s|u0|Add3~20\, T80s|u0|Add3~20, trs80_mist, 1
instance = comp, \T80s|u0|Add3~22\, T80s|u0|Add3~22, trs80_mist, 1
instance = comp, \T80s|u0|Add3~24\, T80s|u0|Add3~24, trs80_mist, 1
instance = comp, \T80s|u0|Add3~26\, T80s|u0|Add3~26, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~16\, T80s|u0|PC[10]~16, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~17\, T80s|u0|PC[10]~17, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~18\, T80s|u0|PC[10]~18, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux299~0\, T80s|u0|mcode|Mux299~0, trs80_mist, 1
instance = comp, \T80s|u0|process_0~11\, T80s|u0|process_0~11, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~19\, T80s|u0|PC[10]~19, trs80_mist, 1
instance = comp, \T80s|u0|PC[13]\, T80s|u0|PC[13], trs80_mist, 1
instance = comp, \T80s|u0|Add2~28\, T80s|u0|Add2~28, trs80_mist, 1
instance = comp, \T80s|u0|PC~55\, T80s|u0|PC~55, trs80_mist, 1
instance = comp, \T80s|u0|PC~56\, T80s|u0|PC~56, trs80_mist, 1
instance = comp, \T80s|u0|Add4~26\, T80s|u0|Add4~26, trs80_mist, 1
instance = comp, \T80s|u0|PC[14]~4\, T80s|u0|PC[14]~4, trs80_mist, 1
instance = comp, \T80s|u0|Add3~28\, T80s|u0|Add3~28, trs80_mist, 1
instance = comp, \T80s|u0|PC[14]\, T80s|u0|PC[14], trs80_mist, 1
instance = comp, \T80s|u0|Add2~30\, T80s|u0|Add2~30, trs80_mist, 1
instance = comp, \T80s|u0|PC~57\, T80s|u0|PC~57, trs80_mist, 1
instance = comp, \T80s|u0|Add5~30\, T80s|u0|Add5~30, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~50\, T80s|u0|TmpAddr~50, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~64\, T80s|u0|TmpAddr~64, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[15]\, T80s|u0|TmpAddr[15], trs80_mist, 1
instance = comp, \T80s|u0|PC~58\, T80s|u0|PC~58, trs80_mist, 1
instance = comp, \T80s|u0|Add4~28\, T80s|u0|Add4~28, trs80_mist, 1
instance = comp, \T80s|u0|PC[15]~3\, T80s|u0|PC[15]~3, trs80_mist, 1
instance = comp, \T80s|u0|Add3~30\, T80s|u0|Add3~30, trs80_mist, 1
instance = comp, \T80s|u0|PC[15]\, T80s|u0|PC[15], trs80_mist, 1
instance = comp, \T80s|u0|BusB~54\, T80s|u0|BusB~54, trs80_mist, 1
instance = comp, \T80s|u0|BusB~55\, T80s|u0|BusB~55, trs80_mist, 1
instance = comp, \T80s|u0|BusB[7]\, T80s|u0|BusB[7], trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[7]~2\, T80s|u0|Save_Mux[7]~2, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[7]~3\, T80s|u0|Save_Mux[7]~3, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[7]\, T80s|u0|RegBusA_r[7], trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[7]~14\, T80s|u0|RegDIL[7]~14, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[7]~15\, T80s|u0|RegDIL[7]~15, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][7]\, T80s|u0|Regs|RegsL[0][7], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux40~2\, T80s|u0|Regs|Mux40~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux40~3\, T80s|u0|Regs|Mux40~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux40~0\, T80s|u0|Regs|Mux40~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux40~1\, T80s|u0|Regs|Mux40~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux40~4\, T80s|u0|Regs|Mux40~4, trs80_mist, 1
instance = comp, \T80s|u0|Add5~0\, T80s|u0|Add5~0, trs80_mist, 1
instance = comp, \T80s|u0|Add5~2\, T80s|u0|Add5~2, trs80_mist, 1
instance = comp, \T80s|u0|Add5~4\, T80s|u0|Add5~4, trs80_mist, 1
instance = comp, \T80s|u0|Add5~6\, T80s|u0|Add5~6, trs80_mist, 1
instance = comp, \T80s|u0|Add5~8\, T80s|u0|Add5~8, trs80_mist, 1
instance = comp, \T80s|u0|Add5~10\, T80s|u0|Add5~10, trs80_mist, 1
instance = comp, \T80s|u0|Add5~12\, T80s|u0|Add5~12, trs80_mist, 1
instance = comp, \T80s|u0|Add5~14\, T80s|u0|Add5~14, trs80_mist, 1
instance = comp, \T80s|u0|Add5~16\, T80s|u0|Add5~16, trs80_mist, 1
instance = comp, \T80s|u0|Add5~18\, T80s|u0|Add5~18, trs80_mist, 1
instance = comp, \T80s|u0|Add5~20\, T80s|u0|Add5~20, trs80_mist, 1
instance = comp, \T80s|u0|Add5~22\, T80s|u0|Add5~22, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~48\, T80s|u0|TmpAddr~48, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~62\, T80s|u0|TmpAddr~62, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[12]\, T80s|u0|TmpAddr[12], trs80_mist, 1
instance = comp, \T80s|u0|PC~61\, T80s|u0|PC~61, trs80_mist, 1
instance = comp, \T80s|u0|PC~62\, T80s|u0|PC~62, trs80_mist, 1
instance = comp, \T80s|u0|PC[12]~6\, T80s|u0|PC[12]~6, trs80_mist, 1
instance = comp, \T80s|u0|PC[12]\, T80s|u0|PC[12], trs80_mist, 1
instance = comp, \T80s|u0|BusB~14\, T80s|u0|BusB~14, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux27~2\, T80s|u0|Regs|Mux27~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux27~3\, T80s|u0|Regs|Mux27~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux27~0\, T80s|u0|Regs|Mux27~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux27~1\, T80s|u0|Regs|Mux27~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux27~4\, T80s|u0|Regs|Mux27~4, trs80_mist, 1
instance = comp, \T80s|u0|F~74\, T80s|u0|F~74, trs80_mist, 1
instance = comp, \T80s|u0|F~36\, T80s|u0|F~36, trs80_mist, 1
instance = comp, \T80s|u0|F~37\, T80s|u0|F~37, trs80_mist, 1
instance = comp, \T80s|u0|F~38\, T80s|u0|F~38, trs80_mist, 1
instance = comp, \T80s|u0|F~39\, T80s|u0|F~39, trs80_mist, 1
instance = comp, \T80s|u0|F~40\, T80s|u0|F~40, trs80_mist, 1
instance = comp, \T80s|u0|F~34\, T80s|u0|F~34, trs80_mist, 1
instance = comp, \T80s|u0|Fp[4]\, T80s|u0|Fp[4], trs80_mist, 1
instance = comp, \T80s|u0|F~32\, T80s|u0|F~32, trs80_mist, 1
instance = comp, \T80s|u0|F~33\, T80s|u0|F~33, trs80_mist, 1
instance = comp, \T80s|u0|F~35\, T80s|u0|F~35, trs80_mist, 1
instance = comp, \T80s|u0|F~41\, T80s|u0|F~41, trs80_mist, 1
instance = comp, \T80s|u0|F~42\, T80s|u0|F~42, trs80_mist, 1
instance = comp, \T80s|u0|F[4]\, T80s|u0|F[4], trs80_mist, 1
instance = comp, \T80s|u0|BusB~39\, T80s|u0|BusB~39, trs80_mist, 1
instance = comp, \T80s|u0|BusB~40\, T80s|u0|BusB~40, trs80_mist, 1
instance = comp, \T80s|u0|BusB~41\, T80s|u0|BusB~41, trs80_mist, 1
instance = comp, \T80s|u0|BusB~42\, T80s|u0|BusB~42, trs80_mist, 1
instance = comp, \T80s|u0|BusB~43\, T80s|u0|BusB~43, trs80_mist, 1
instance = comp, \T80s|u0|BusB~65\, T80s|u0|BusB~65, trs80_mist, 1
instance = comp, \T80s|u0|BusB[4]\, T80s|u0|BusB[4], trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[4]~12\, T80s|u0|Save_Mux[4]~12, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[4]~13\, T80s|u0|Save_Mux[4]~13, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[4]~9\, T80s|u0|RegDIL[4]~9, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[4][4]\, T80s|u0|Regs|RegsL[4][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux43~0\, T80s|u0|Regs|Mux43~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux43~1\, T80s|u0|Regs|Mux43~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux43~2\, T80s|u0|Regs|Mux43~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux43~3\, T80s|u0|Regs|Mux43~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux43~4\, T80s|u0|Regs|Mux43~4, trs80_mist, 1
instance = comp, \T80s|u0|SP~25\, T80s|u0|SP~25, trs80_mist, 1
instance = comp, \T80s|u0|Add6~8\, T80s|u0|Add6~8, trs80_mist, 1
instance = comp, \T80s|u0|SP~26\, T80s|u0|SP~26, trs80_mist, 1
instance = comp, \T80s|u0|SP[4]\, T80s|u0|SP[4], trs80_mist, 1
instance = comp, \T80s|u0|Add6~10\, T80s|u0|Add6~10, trs80_mist, 1
instance = comp, \T80s|u0|SP~27\, T80s|u0|SP~27, trs80_mist, 1
instance = comp, \T80s|u0|SP~28\, T80s|u0|SP~28, trs80_mist, 1
instance = comp, \T80s|u0|SP[5]\, T80s|u0|SP[5], trs80_mist, 1
instance = comp, \T80s|u0|Add6~12\, T80s|u0|Add6~12, trs80_mist, 1
instance = comp, \T80s|u0|SP~29\, T80s|u0|SP~29, trs80_mist, 1
instance = comp, \T80s|u0|SP~30\, T80s|u0|SP~30, trs80_mist, 1
instance = comp, \T80s|u0|SP[6]\, T80s|u0|SP[6], trs80_mist, 1
instance = comp, \T80s|u0|Add6~14\, T80s|u0|Add6~14, trs80_mist, 1
instance = comp, \T80s|u0|SP~31\, T80s|u0|SP~31, trs80_mist, 1
instance = comp, \T80s|u0|SP~32\, T80s|u0|SP~32, trs80_mist, 1
instance = comp, \T80s|u0|SP[7]\, T80s|u0|SP[7], trs80_mist, 1
instance = comp, \T80s|u0|SP~4\, T80s|u0|SP~4, trs80_mist, 1
instance = comp, \T80s|u0|SP~5\, T80s|u0|SP~5, trs80_mist, 1
instance = comp, \T80s|u0|SP[8]\, T80s|u0|SP[8], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux267~1\, T80s|u0|mcode|Mux267~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux267~2\, T80s|u0|mcode|Mux267~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux267~3\, T80s|u0|mcode|Mux267~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux267~4\, T80s|u0|mcode|Mux267~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~180\, T80s|u0|alu|Q_t~180, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux267~0\, T80s|u0|mcode|Mux267~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux267~5\, T80s|u0|mcode|Mux267~5, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~43\, T80s|u0|TmpAddr~43, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~57\, T80s|u0|TmpAddr~57, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[7]~33\, T80s|u0|TmpAddr[7]~33, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[0]\, T80s|u0|TmpAddr[0], trs80_mist, 1
instance = comp, \T80s|u0|PC~21\, T80s|u0|PC~21, trs80_mist, 1
instance = comp, \T80s|u0|PC~22\, T80s|u0|PC~22, trs80_mist, 1
instance = comp, \T80s|u0|PC~23\, T80s|u0|PC~23, trs80_mist, 1
instance = comp, \T80s|u0|PC~24\, T80s|u0|PC~24, trs80_mist, 1
instance = comp, \T80s|u0|Add3~0\, T80s|u0|Add3~0, trs80_mist, 1
instance = comp, \T80s|u0|PC~26\, T80s|u0|PC~26, trs80_mist, 1
instance = comp, \T80s|u0|Add2~0\, T80s|u0|Add2~0, trs80_mist, 1
instance = comp, \T80s|u0|PC~25\, T80s|u0|PC~25, trs80_mist, 1
instance = comp, \T80s|u0|PC~27\, T80s|u0|PC~27, trs80_mist, 1
instance = comp, \T80s|u0|PC~20\, T80s|u0|PC~20, trs80_mist, 1
instance = comp, \T80s|u0|PC~28\, T80s|u0|PC~28, trs80_mist, 1
instance = comp, \T80s|u0|PC[0]\, T80s|u0|PC[0], trs80_mist, 1
instance = comp, \T80s|u0|BusB~29\, T80s|u0|BusB~29, trs80_mist, 1
instance = comp, \T80s|u0|BusB~30\, T80s|u0|BusB~30, trs80_mist, 1
instance = comp, \T80s|u0|BusB~31\, T80s|u0|BusB~31, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux23~2\, T80s|u0|Regs|Mux23~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux23~3\, T80s|u0|Regs|Mux23~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux23~0\, T80s|u0|Regs|Mux23~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux23~1\, T80s|u0|Regs|Mux23~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux23~4\, T80s|u0|Regs|Mux23~4, trs80_mist, 1
instance = comp, \T80s|u0|BusB~32\, T80s|u0|BusB~32, trs80_mist, 1
instance = comp, \T80s|u0|BusB~33\, T80s|u0|BusB~33, trs80_mist, 1
instance = comp, \T80s|u0|BusB~63\, T80s|u0|BusB~63, trs80_mist, 1
instance = comp, \T80s|u0|BusB[0]\, T80s|u0|BusB[0], trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~164\, T80s|u0|alu|Q_t~164, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux22~0\, T80s|u0|alu|Mux22~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux22~1\, T80s|u0|alu|Mux22~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux38~0\, T80s|u0|alu|Mux38~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux7~7\, T80s|u0|alu|Mux7~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux38~1\, T80s|u0|alu|Mux38~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux15~0\, T80s|u0|alu|Mux15~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux15~1\, T80s|u0|alu|Mux15~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux38~2\, T80s|u0|alu|Mux38~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~152\, T80s|u0|alu|Q_t~152, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux38~3\, T80s|u0|alu|Mux38~3, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[0]~6\, T80s|u0|Save_Mux[0]~6, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[0]~7\, T80s|u0|Save_Mux[0]~7, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[8]\, T80s|u0|RegBusA_r[8], trs80_mist, 1
instance = comp, \T80s|u0|Add9~16\, T80s|u0|Add9~16, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[0]~2\, T80s|u0|RegDIH[0]~2, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[0]~3\, T80s|u0|RegDIH[0]~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][0]~feeder\, T80s|u0|Regs|RegsH[3][0]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][0]\, T80s|u0|Regs|RegsH[3][0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux7~2\, T80s|u0|Regs|Mux7~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux7~3\, T80s|u0|Regs|Mux7~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux7~0\, T80s|u0|Regs|Mux7~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux7~1\, T80s|u0|Regs|Mux7~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux7~4\, T80s|u0|Regs|Mux7~4, trs80_mist, 1
instance = comp, \T80s|u0|Add9~18\, T80s|u0|Add9~18, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[1]~4\, T80s|u0|RegDIH[1]~4, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[1]~5\, T80s|u0|RegDIH[1]~5, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][1]~feeder\, T80s|u0|Regs|RegsH[1][1]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[1][1]\, T80s|u0|Regs|RegsH[1][1], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux6~2\, T80s|u0|Regs|Mux6~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux6~3\, T80s|u0|Regs|Mux6~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux6~0\, T80s|u0|Regs|Mux6~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux6~1\, T80s|u0|Regs|Mux6~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux6~4\, T80s|u0|Regs|Mux6~4, trs80_mist, 1
instance = comp, \T80s|u0|Add9~20\, T80s|u0|Add9~20, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[10]\, T80s|u0|RegBusA_r[10], trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[2]~6\, T80s|u0|RegDIH[2]~6, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[2]~7\, T80s|u0|RegDIH[2]~7, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[4][2]\, T80s|u0|Regs|RegsH[4][2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux5~0\, T80s|u0|Regs|Mux5~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux5~1\, T80s|u0|Regs|Mux5~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux5~2\, T80s|u0|Regs|Mux5~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux5~3\, T80s|u0|Regs|Mux5~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux5~4\, T80s|u0|Regs|Mux5~4, trs80_mist, 1
instance = comp, \T80s|u0|Add9~22\, T80s|u0|Add9~22, trs80_mist, 1
instance = comp, \T80s|u0|Add9~24\, T80s|u0|Add9~24, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[12]\, T80s|u0|RegBusA_r[12], trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[4]~14\, T80s|u0|RegDIH[4]~14, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[4]~15\, T80s|u0|RegDIH[4]~15, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][4]~feeder\, T80s|u0|Regs|RegsH[5][4]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][4]\, T80s|u0|Regs|RegsH[5][4], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux3~0\, T80s|u0|Regs|Mux3~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux3~1\, T80s|u0|Regs|Mux3~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux3~2\, T80s|u0|Regs|Mux3~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux3~3\, T80s|u0|Regs|Mux3~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux3~4\, T80s|u0|Regs|Mux3~4, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[13]\, T80s|u0|RegBusA_r[13], trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[5]~12\, T80s|u0|RegDIH[5]~12, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[5]~13\, T80s|u0|RegDIH[5]~13, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[5][5]\, T80s|u0|Regs|RegsH[5][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux34~0\, T80s|u0|Regs|Mux34~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux34~1\, T80s|u0|Regs|Mux34~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux34~2\, T80s|u0|Regs|Mux34~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux34~3\, T80s|u0|Regs|Mux34~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux34~4\, T80s|u0|Regs|Mux34~4, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~49\, T80s|u0|TmpAddr~49, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~63\, T80s|u0|TmpAddr~63, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[11]\, T80s|u0|TmpAddr[11], trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~45\, T80s|u0|TmpAddr~45, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~59\, T80s|u0|TmpAddr~59, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[10]\, T80s|u0|TmpAddr[10], trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~32\, T80s|u0|TmpAddr~32, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~52\, T80s|u0|TmpAddr~52, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[7]\, T80s|u0|TmpAddr[7], trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~34\, T80s|u0|TmpAddr~34, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~53\, T80s|u0|TmpAddr~53, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[6]\, T80s|u0|TmpAddr[6], trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~41\, T80s|u0|TmpAddr~41, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~55\, T80s|u0|TmpAddr~55, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[2]\, T80s|u0|TmpAddr[2], trs80_mist, 1
instance = comp, \T80s|u0|Add1~0\, T80s|u0|Add1~0, trs80_mist, 1
instance = comp, \T80s|u0|Add1~2\, T80s|u0|Add1~2, trs80_mist, 1
instance = comp, \T80s|u0|Add1~4\, T80s|u0|Add1~4, trs80_mist, 1
instance = comp, \T80s|u0|Add1~6\, T80s|u0|Add1~6, trs80_mist, 1
instance = comp, \T80s|u0|Add1~8\, T80s|u0|Add1~8, trs80_mist, 1
instance = comp, \T80s|u0|Add1~10\, T80s|u0|Add1~10, trs80_mist, 1
instance = comp, \T80s|u0|Add1~12\, T80s|u0|Add1~12, trs80_mist, 1
instance = comp, \T80s|u0|Add1~14\, T80s|u0|Add1~14, trs80_mist, 1
instance = comp, \T80s|u0|Add1~16\, T80s|u0|Add1~16, trs80_mist, 1
instance = comp, \T80s|u0|Add1~18\, T80s|u0|Add1~18, trs80_mist, 1
instance = comp, \T80s|u0|Add1~20\, T80s|u0|Add1~20, trs80_mist, 1
instance = comp, \T80s|u0|Add1~22\, T80s|u0|Add1~22, trs80_mist, 1
instance = comp, \T80s|u0|Add1~24\, T80s|u0|Add1~24, trs80_mist, 1
instance = comp, \T80s|u0|Add1~26\, T80s|u0|Add1~26, trs80_mist, 1
instance = comp, \T80s|u0|A[7]~13\, T80s|u0|A[7]~13, trs80_mist, 1
instance = comp, \T80s|u0|A~77\, T80s|u0|A~77, trs80_mist, 1
instance = comp, \T80s|u0|A~78\, T80s|u0|A~78, trs80_mist, 1
instance = comp, \T80s|u0|A~79\, T80s|u0|A~79, trs80_mist, 1
instance = comp, \T80s|u0|A~80\, T80s|u0|A~80, trs80_mist, 1
instance = comp, \T80s|u0|A~81\, T80s|u0|A~81, trs80_mist, 1
instance = comp, \T80s|u0|A[7]~19\, T80s|u0|A[7]~19, trs80_mist, 1
instance = comp, \T80s|u0|A[13]\, T80s|u0|A[13], trs80_mist, 1
instance = comp, \T80s|u0|A~82\, T80s|u0|A~82, trs80_mist, 1
instance = comp, \T80s|u0|A~83\, T80s|u0|A~83, trs80_mist, 1
instance = comp, \T80s|u0|A~84\, T80s|u0|A~84, trs80_mist, 1
instance = comp, \T80s|u0|A~85\, T80s|u0|A~85, trs80_mist, 1
instance = comp, \T80s|u0|A~86\, T80s|u0|A~86, trs80_mist, 1
instance = comp, \T80s|u0|A[12]\, T80s|u0|A[12], trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[4]~1\, trs_glue|DI_CPU[4]~1, trs80_mist, 1
instance = comp, \T80s|u0|A~67\, T80s|u0|A~67, trs80_mist, 1
instance = comp, \T80s|u0|Add1~28\, T80s|u0|Add1~28, trs80_mist, 1
instance = comp, \T80s|u0|A~68\, T80s|u0|A~68, trs80_mist, 1
instance = comp, \T80s|u0|A~69\, T80s|u0|A~69, trs80_mist, 1
instance = comp, \T80s|u0|A~70\, T80s|u0|A~70, trs80_mist, 1
instance = comp, \T80s|u0|A~71\, T80s|u0|A~71, trs80_mist, 1
instance = comp, \T80s|u0|A[14]\, T80s|u0|A[14], trs80_mist, 1
instance = comp, \T80s|u0|Add1~30\, T80s|u0|Add1~30, trs80_mist, 1
instance = comp, \T80s|u0|A~72\, T80s|u0|A~72, trs80_mist, 1
instance = comp, \T80s|u0|A~73\, T80s|u0|A~73, trs80_mist, 1
instance = comp, \T80s|u0|A~74\, T80s|u0|A~74, trs80_mist, 1
instance = comp, \T80s|u0|A~75\, T80s|u0|A~75, trs80_mist, 1
instance = comp, \T80s|u0|A~76\, T80s|u0|A~76, trs80_mist, 1
instance = comp, \T80s|u0|A[15]\, T80s|u0|A[15], trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[4]~0\, trs_glue|DI_CPU[4]~0, trs80_mist, 1
instance = comp, \trs_glue|RAMCS_n_i~0\, trs_glue|RAMCS_n_i~0, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[4]~2\, trs_glue|DI_CPU[4]~2, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[4]~11\, trs_glue|DI_CPU[4]~11, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[4]\, trs_glue|DI_CPU[4], trs80_mist, 1
instance = comp, \T80s|DI_Reg[4]\, T80s|DI_Reg[4], trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~37\, T80s|u0|TmpAddr~37, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[7]~54\, T80s|u0|TmpAddr[7]~54, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~38\, T80s|u0|TmpAddr~38, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[4]\, T80s|u0|TmpAddr[4], trs80_mist, 1
instance = comp, \T80s|u0|PC[6]~31\, T80s|u0|PC[6]~31, trs80_mist, 1
instance = comp, \T80s|u0|Add3~2\, T80s|u0|Add3~2, trs80_mist, 1
instance = comp, \T80s|u0|Add4~0\, T80s|u0|Add4~0, trs80_mist, 1
instance = comp, \T80s|u0|Add2~2\, T80s|u0|Add2~2, trs80_mist, 1
instance = comp, \T80s|u0|PC~32\, T80s|u0|PC~32, trs80_mist, 1
instance = comp, \T80s|u0|PC~33\, T80s|u0|PC~33, trs80_mist, 1
instance = comp, \T80s|u0|PC~34\, T80s|u0|PC~34, trs80_mist, 1
instance = comp, \T80s|u0|PC[1]\, T80s|u0|PC[1], trs80_mist, 1
instance = comp, \T80s|u0|Add4~2\, T80s|u0|Add4~2, trs80_mist, 1
instance = comp, \T80s|u0|Add2~4\, T80s|u0|Add2~4, trs80_mist, 1
instance = comp, \T80s|u0|PC~37\, T80s|u0|PC~37, trs80_mist, 1
instance = comp, \T80s|u0|PC~38\, T80s|u0|PC~38, trs80_mist, 1
instance = comp, \T80s|u0|Add3~4\, T80s|u0|Add3~4, trs80_mist, 1
instance = comp, \T80s|u0|PC~39\, T80s|u0|PC~39, trs80_mist, 1
instance = comp, \T80s|u0|PC[2]\, T80s|u0|PC[2], trs80_mist, 1
instance = comp, \T80s|u0|Add2~6\, T80s|u0|Add2~6, trs80_mist, 1
instance = comp, \T80s|u0|PC~40\, T80s|u0|PC~40, trs80_mist, 1
instance = comp, \T80s|u0|Add4~4\, T80s|u0|Add4~4, trs80_mist, 1
instance = comp, \T80s|u0|PC~41\, T80s|u0|PC~41, trs80_mist, 1
instance = comp, \T80s|u0|Add3~6\, T80s|u0|Add3~6, trs80_mist, 1
instance = comp, \T80s|u0|PC~42\, T80s|u0|PC~42, trs80_mist, 1
instance = comp, \T80s|u0|PC[3]\, T80s|u0|PC[3], trs80_mist, 1
instance = comp, \T80s|u0|Add4~6\, T80s|u0|Add4~6, trs80_mist, 1
instance = comp, \T80s|u0|Add2~8\, T80s|u0|Add2~8, trs80_mist, 1
instance = comp, \T80s|u0|PC~43\, T80s|u0|PC~43, trs80_mist, 1
instance = comp, \T80s|u0|PC~44\, T80s|u0|PC~44, trs80_mist, 1
instance = comp, \T80s|u0|Add3~8\, T80s|u0|Add3~8, trs80_mist, 1
instance = comp, \T80s|u0|PC~45\, T80s|u0|PC~45, trs80_mist, 1
instance = comp, \T80s|u0|PC[4]\, T80s|u0|PC[4], trs80_mist, 1
instance = comp, \T80s|u0|Add2~10\, T80s|u0|Add2~10, trs80_mist, 1
instance = comp, \T80s|u0|PC~46\, T80s|u0|PC~46, trs80_mist, 1
instance = comp, \T80s|u0|Add4~8\, T80s|u0|Add4~8, trs80_mist, 1
instance = comp, \T80s|u0|PC~47\, T80s|u0|PC~47, trs80_mist, 1
instance = comp, \T80s|u0|Add3~10\, T80s|u0|Add3~10, trs80_mist, 1
instance = comp, \T80s|u0|PC~48\, T80s|u0|PC~48, trs80_mist, 1
instance = comp, \T80s|u0|PC[5]\, T80s|u0|PC[5], trs80_mist, 1
instance = comp, \T80s|u0|Add3~12\, T80s|u0|Add3~12, trs80_mist, 1
instance = comp, \T80s|u0|Add2~12\, T80s|u0|Add2~12, trs80_mist, 1
instance = comp, \T80s|u0|Add4~10\, T80s|u0|Add4~10, trs80_mist, 1
instance = comp, \T80s|u0|PC~49\, T80s|u0|PC~49, trs80_mist, 1
instance = comp, \T80s|u0|PC~50\, T80s|u0|PC~50, trs80_mist, 1
instance = comp, \T80s|u0|PC~51\, T80s|u0|PC~51, trs80_mist, 1
instance = comp, \T80s|u0|PC[6]\, T80s|u0|PC[6], trs80_mist, 1
instance = comp, \T80s|u0|Add4~12\, T80s|u0|Add4~12, trs80_mist, 1
instance = comp, \T80s|u0|Add2~14\, T80s|u0|Add2~14, trs80_mist, 1
instance = comp, \T80s|u0|PC~52\, T80s|u0|PC~52, trs80_mist, 1
instance = comp, \T80s|u0|PC~53\, T80s|u0|PC~53, trs80_mist, 1
instance = comp, \T80s|u0|PC~54\, T80s|u0|PC~54, trs80_mist, 1
instance = comp, \T80s|u0|PC[7]\, T80s|u0|PC[7], trs80_mist, 1
instance = comp, \T80s|u0|Add4~14\, T80s|u0|Add4~14, trs80_mist, 1
instance = comp, \T80s|u0|Add2~16\, T80s|u0|Add2~16, trs80_mist, 1
instance = comp, \T80s|u0|PC~11\, T80s|u0|PC~11, trs80_mist, 1
instance = comp, \T80s|u0|PC~12\, T80s|u0|PC~12, trs80_mist, 1
instance = comp, \T80s|u0|PC[8]~0\, T80s|u0|PC[8]~0, trs80_mist, 1
instance = comp, \T80s|u0|PC[8]\, T80s|u0|PC[8], trs80_mist, 1
instance = comp, \T80s|u0|PC~29\, T80s|u0|PC~29, trs80_mist, 1
instance = comp, \T80s|u0|PC~30\, T80s|u0|PC~30, trs80_mist, 1
instance = comp, \T80s|u0|Add4~16\, T80s|u0|Add4~16, trs80_mist, 1
instance = comp, \T80s|u0|PC[9]~1\, T80s|u0|PC[9]~1, trs80_mist, 1
instance = comp, \T80s|u0|PC[9]\, T80s|u0|PC[9], trs80_mist, 1
instance = comp, \T80s|u0|Add4~18\, T80s|u0|Add4~18, trs80_mist, 1
instance = comp, \T80s|u0|PC~63\, T80s|u0|PC~63, trs80_mist, 1
instance = comp, \T80s|u0|PC~64\, T80s|u0|PC~64, trs80_mist, 1
instance = comp, \T80s|u0|PC[11]~7\, T80s|u0|PC[11]~7, trs80_mist, 1
instance = comp, \T80s|u0|PC[11]\, T80s|u0|PC[11], trs80_mist, 1
instance = comp, \T80s|u0|I[3]~8\, T80s|u0|I[3]~8, trs80_mist, 1
instance = comp, \T80s|u0|I[3]\, T80s|u0|I[3], trs80_mist, 1
instance = comp, \T80s|u0|ACC~29\, T80s|u0|ACC~29, trs80_mist, 1
instance = comp, \T80s|u0|ACC~30\, T80s|u0|ACC~30, trs80_mist, 1
instance = comp, \T80s|u0|Ap[3]~feeder\, T80s|u0|Ap[3]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Ap[3]\, T80s|u0|Ap[3], trs80_mist, 1
instance = comp, \T80s|u0|ACC~42\, T80s|u0|ACC~42, trs80_mist, 1
instance = comp, \T80s|u0|ACC[3]\, T80s|u0|ACC[3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux20~0\, T80s|u0|Regs|Mux20~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux20~1\, T80s|u0|Regs|Mux20~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux20~2\, T80s|u0|Regs|Mux20~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux20~3\, T80s|u0|Regs|Mux20~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux20~4\, T80s|u0|Regs|Mux20~4, trs80_mist, 1
instance = comp, \T80s|u0|BusB~58\, T80s|u0|BusB~58, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~55\, T80s|u0|F[3]~55, trs80_mist, 1
instance = comp, \T80s|u0|F~67\, T80s|u0|F~67, trs80_mist, 1
instance = comp, \T80s|u0|F~68\, T80s|u0|F~68, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux92~2\, T80s|u0|mcode|Mux92~2, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~54\, T80s|u0|F[3]~54, trs80_mist, 1
instance = comp, \T80s|u0|Fp[3]\, T80s|u0|Fp[3], trs80_mist, 1
instance = comp, \T80s|u0|F[3]~58\, T80s|u0|F[3]~58, trs80_mist, 1
instance = comp, \T80s|u0|F~69\, T80s|u0|F~69, trs80_mist, 1
instance = comp, \T80s|u0|F~70\, T80s|u0|F~70, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~51\, T80s|u0|F[3]~51, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~52\, T80s|u0|F[3]~52, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~53\, T80s|u0|F[3]~53, trs80_mist, 1
instance = comp, \T80s|u0|F~71\, T80s|u0|F~71, trs80_mist, 1
instance = comp, \T80s|u0|F~72\, T80s|u0|F~72, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~65\, T80s|u0|F[3]~65, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~75\, T80s|u0|F[3]~75, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~64\, T80s|u0|F[3]~64, trs80_mist, 1
instance = comp, \T80s|u0|F[3]~66\, T80s|u0|F[3]~66, trs80_mist, 1
instance = comp, \T80s|u0|F[3]\, T80s|u0|F[3], trs80_mist, 1
instance = comp, \T80s|u0|BusB~56\, T80s|u0|BusB~56, trs80_mist, 1
instance = comp, \T80s|u0|BusB~57\, T80s|u0|BusB~57, trs80_mist, 1
instance = comp, \T80s|u0|BusB~59\, T80s|u0|BusB~59, trs80_mist, 1
instance = comp, \T80s|u0|BusB~60\, T80s|u0|BusB~60, trs80_mist, 1
instance = comp, \T80s|u0|BusB~61\, T80s|u0|BusB~61, trs80_mist, 1
instance = comp, \T80s|u0|BusB[3]\, T80s|u0|BusB[3], trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[3]~10\, T80s|u0|Save_Mux[3]~10, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[3]~11\, T80s|u0|Save_Mux[3]~11, trs80_mist, 1
instance = comp, \T80s|u0|RegBusA_r[11]\, T80s|u0|RegBusA_r[11], trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[3]~16\, T80s|u0|RegDIH[3]~16, trs80_mist, 1
instance = comp, \T80s|u0|RegDIH[3]~17\, T80s|u0|RegDIH[3]~17, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsH[3][3]\, T80s|u0|Regs|RegsH[3][3], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux4~2\, T80s|u0|Regs|Mux4~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux4~3\, T80s|u0|Regs|Mux4~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux4~0\, T80s|u0|Regs|Mux4~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux4~1\, T80s|u0|Regs|Mux4~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux4~4\, T80s|u0|Regs|Mux4~4, trs80_mist, 1
instance = comp, \T80s|u0|BusA~4\, T80s|u0|BusA~4, trs80_mist, 1
instance = comp, \T80s|u0|BusA~5\, T80s|u0|BusA~5, trs80_mist, 1
instance = comp, \T80s|u0|BusA~10\, T80s|u0|BusA~10, trs80_mist, 1
instance = comp, \T80s|u0|BusA~11\, T80s|u0|BusA~11, trs80_mist, 1
instance = comp, \T80s|u0|BusA[3]\, T80s|u0|BusA[3], trs80_mist, 1
instance = comp, \T80s|u0|alu|process_1~0\, T80s|u0|alu|process_1~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[1]~9\, T80s|u0|alu|DAA_Q[1]~9, trs80_mist, 1
instance = comp, \T80s|u0|alu|DAA_Q[1]~10\, T80s|u0|alu|DAA_Q[1]~10, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux37~2\, T80s|u0|alu|Mux37~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~157\, T80s|u0|alu|Q_t~157, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~160\, T80s|u0|alu|Q_t~160, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux37~0\, T80s|u0|alu|Mux37~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux37~1\, T80s|u0|alu|Mux37~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux37~3\, T80s|u0|alu|Mux37~3, trs80_mist, 1
instance = comp, \T80s|u0|DO[1]~1\, T80s|u0|DO[1]~1, trs80_mist, 1
instance = comp, \T80s|u0|DO~18\, T80s|u0|DO~18, trs80_mist, 1
instance = comp, \T80s|u0|DO~19\, T80s|u0|DO~19, trs80_mist, 1
instance = comp, \T80s|u0|DO[1]\, T80s|u0|DO[1], trs80_mist, 1
instance = comp, \SDRAM_DQ[7]~input\, SDRAM_DQ[7]~input, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[7]~8\, trs_glue|DI_CPU[7]~8, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[7]\, trs_glue|DI_CPU[7], trs80_mist, 1
instance = comp, \T80s|DI_Reg[7]\, T80s|DI_Reg[7], trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~44\, T80s|u0|TmpAddr~44, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~58\, T80s|u0|TmpAddr~58, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[9]\, T80s|u0|TmpAddr[9], trs80_mist, 1
instance = comp, \T80s|u0|A~29\, T80s|u0|A~29, trs80_mist, 1
instance = comp, \T80s|u0|A~30\, T80s|u0|A~30, trs80_mist, 1
instance = comp, \T80s|u0|A~31\, T80s|u0|A~31, trs80_mist, 1
instance = comp, \T80s|u0|A~32\, T80s|u0|A~32, trs80_mist, 1
instance = comp, \T80s|u0|I[1]~2\, T80s|u0|I[1]~2, trs80_mist, 1
instance = comp, \T80s|u0|I[1]\, T80s|u0|I[1], trs80_mist, 1
instance = comp, \T80s|u0|A~33\, T80s|u0|A~33, trs80_mist, 1
instance = comp, \T80s|u0|A[9]\, T80s|u0|A[9], trs80_mist, 1
instance = comp, \trs_vid|RAM_Addr[9]~9\, trs_vid|RAM_Addr[9]~9, trs80_mist, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a1\, rom1|altsyncram_component|auto_generated|ram_block1a1, trs80_mist, 1
instance = comp, \SDRAM_DQ[2]~input\, SDRAM_DQ[2]~input, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[2]~7\, trs_glue|DI_CPU[2]~7, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[2]\, trs_glue|DI_CPU[2], trs80_mist, 1
instance = comp, \T80s|DI_Reg[2]\, T80s|DI_Reg[2], trs80_mist, 1
instance = comp, \T80s|u0|A~38\, T80s|u0|A~38, trs80_mist, 1
instance = comp, \T80s|u0|A~39\, T80s|u0|A~39, trs80_mist, 1
instance = comp, \T80s|u0|A~40\, T80s|u0|A~40, trs80_mist, 1
instance = comp, \T80s|u0|A~41\, T80s|u0|A~41, trs80_mist, 1
instance = comp, \T80s|u0|A~42\, T80s|u0|A~42, trs80_mist, 1
instance = comp, \T80s|u0|A[10]\, T80s|u0|A[10], trs80_mist, 1
instance = comp, \trs_glue|Equal4~4\, trs_glue|Equal4~4, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[4]~3\, trs_glue|DI_CPU[4]~3, trs80_mist, 1
instance = comp, \SDRAM_DQ[0]~input\, SDRAM_DQ[0]~input, trs80_mist, 1
instance = comp, \rom1|altsyncram_component|auto_generated|ram_block1a0\, rom1|altsyncram_component|auto_generated|ram_block1a0, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[0]~4\, trs_glue|DI_CPU[0]~4, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[0]\, trs_glue|DI_CPU[0], trs80_mist, 1
instance = comp, \T80s|DI_Reg[0]\, T80s|DI_Reg[0], trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~28\, T80s|u0|TmpAddr~28, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~51\, T80s|u0|TmpAddr~51, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[8]\, T80s|u0|TmpAddr[8], trs80_mist, 1
instance = comp, \T80s|u0|A~14\, T80s|u0|A~14, trs80_mist, 1
instance = comp, \T80s|u0|A~15\, T80s|u0|A~15, trs80_mist, 1
instance = comp, \T80s|u0|A~16\, T80s|u0|A~16, trs80_mist, 1
instance = comp, \T80s|u0|A~17\, T80s|u0|A~17, trs80_mist, 1
instance = comp, \T80s|u0|A~18\, T80s|u0|A~18, trs80_mist, 1
instance = comp, \T80s|u0|A[8]\, T80s|u0|A[8], trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[3]~5\, trs_glue|DI_CPU[3]~5, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[3]\, trs_glue|DI_CPU[3], trs80_mist, 1
instance = comp, \T80s|DI_Reg[3]\, T80s|DI_Reg[3], trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~39\, T80s|u0|TmpAddr~39, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~40\, T80s|u0|TmpAddr~40, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[3]\, T80s|u0|TmpAddr[3], trs80_mist, 1
instance = comp, \T80s|u0|A[7]~20\, T80s|u0|A[7]~20, trs80_mist, 1
instance = comp, \T80s|u0|A[7]~21\, T80s|u0|A[7]~21, trs80_mist, 1
instance = comp, \T80s|u0|A[7]~22\, T80s|u0|A[7]~22, trs80_mist, 1
instance = comp, \T80s|u0|A[7]~23\, T80s|u0|A[7]~23, trs80_mist, 1
instance = comp, \T80s|u0|A~47\, T80s|u0|A~47, trs80_mist, 1
instance = comp, \T80s|u0|A~48\, T80s|u0|A~48, trs80_mist, 1
instance = comp, \T80s|u0|A~49\, T80s|u0|A~49, trs80_mist, 1
instance = comp, \T80s|u0|A~50\, T80s|u0|A~50, trs80_mist, 1
instance = comp, \T80s|u0|A[3]\, T80s|u0|A[3], trs80_mist, 1
instance = comp, \SDRAM_DQ[1]~input\, SDRAM_DQ[1]~input, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[1]~6\, trs_glue|DI_CPU[1]~6, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[1]\, trs_glue|DI_CPU[1], trs80_mist, 1
instance = comp, \T80s|DI_Reg[1]\, T80s|DI_Reg[1], trs80_mist, 1
instance = comp, \T80s|u0|BusB~23\, T80s|u0|BusB~23, trs80_mist, 1
instance = comp, \T80s|u0|BusB~24\, T80s|u0|BusB~24, trs80_mist, 1
instance = comp, \T80s|u0|BusB~25\, T80s|u0|BusB~25, trs80_mist, 1
instance = comp, \T80s|u0|BusB~26\, T80s|u0|BusB~26, trs80_mist, 1
instance = comp, \T80s|u0|BusB~27\, T80s|u0|BusB~27, trs80_mist, 1
instance = comp, \T80s|u0|BusB~28\, T80s|u0|BusB~28, trs80_mist, 1
instance = comp, \T80s|u0|BusB[1]\, T80s|u0|BusB[1], trs80_mist, 1
instance = comp, \T80s|u0|alu|B_i~1\, T80s|u0|alu|B_i~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux14~0\, T80s|u0|alu|Mux14~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux14~1\, T80s|u0|alu|Mux14~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|F_Out~7\, T80s|u0|alu|F_Out~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Overflow_v\, T80s|u0|alu|Overflow_v, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux20~0\, T80s|u0|alu|Mux20~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|F_Out~6\, T80s|u0|alu|F_Out~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~10\, T80s|u0|alu|Mux28~10, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~11\, T80s|u0|alu|Mux28~11, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~2\, T80s|u0|alu|Mux24~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~3\, T80s|u0|alu|Mux24~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~0\, T80s|u0|alu|Mux24~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~1\, T80s|u0|alu|Mux24~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~4\, T80s|u0|alu|Mux24~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|F_Out~4\, T80s|u0|alu|F_Out~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|F_Out~5\, T80s|u0|alu|F_Out~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~5\, T80s|u0|alu|Mux28~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~6\, T80s|u0|alu|Mux28~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~8\, T80s|u0|alu|Mux28~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|F_Out~0\, T80s|u0|alu|F_Out~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|F_Out~1\, T80s|u0|alu|F_Out~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~2\, T80s|u0|alu|Mux28~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~12\, T80s|u0|alu|Mux28~12, trs80_mist, 1
instance = comp, \T80s|u0|alu|F_Out~3\, T80s|u0|alu|F_Out~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|F_Out~2\, T80s|u0|alu|F_Out~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~4\, T80s|u0|alu|Mux28~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux28~9\, T80s|u0|alu|Mux28~9, trs80_mist, 1
instance = comp, \T80s|u0|F~10\, T80s|u0|F~10, trs80_mist, 1
instance = comp, \T80s|u0|F~7\, T80s|u0|F~7, trs80_mist, 1
instance = comp, \T80s|u0|F~6\, T80s|u0|F~6, trs80_mist, 1
instance = comp, \T80s|u0|F~11\, T80s|u0|F~11, trs80_mist, 1
instance = comp, \T80s|u0|process_0~7\, T80s|u0|process_0~7, trs80_mist, 1
instance = comp, \T80s|u0|F~12\, T80s|u0|F~12, trs80_mist, 1
instance = comp, \T80s|u0|F~14\, T80s|u0|F~14, trs80_mist, 1
instance = comp, \T80s|u0|F[2]\, T80s|u0|F[2], trs80_mist, 1
instance = comp, \T80s|u0|No_BTR~0\, T80s|u0|No_BTR~0, trs80_mist, 1
instance = comp, \T80s|u0|No_BTR~1\, T80s|u0|No_BTR~1, trs80_mist, 1
instance = comp, \T80s|u0|No_BTR\, T80s|u0|No_BTR, trs80_mist, 1
instance = comp, \T80s|u0|BTR_r~0\, T80s|u0|BTR_r~0, trs80_mist, 1
instance = comp, \T80s|u0|BTR_r~1\, T80s|u0|BTR_r~1, trs80_mist, 1
instance = comp, \T80s|u0|BTR_r\, T80s|u0|BTR_r, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~8\, T80s|u0|PC[10]~8, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~9\, T80s|u0|PC[10]~9, trs80_mist, 1
instance = comp, \T80s|u0|PC~35\, T80s|u0|PC~35, trs80_mist, 1
instance = comp, \T80s|u0|PC~36\, T80s|u0|PC~36, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]~2\, T80s|u0|PC[10]~2, trs80_mist, 1
instance = comp, \T80s|u0|PC[10]\, T80s|u0|PC[10], trs80_mist, 1
instance = comp, \T80s|u0|BusB~18\, T80s|u0|BusB~18, trs80_mist, 1
instance = comp, \T80s|u0|BusB~19\, T80s|u0|BusB~19, trs80_mist, 1
instance = comp, \T80s|u0|BusB~20\, T80s|u0|BusB~20, trs80_mist, 1
instance = comp, \T80s|u0|BusB~21\, T80s|u0|BusB~21, trs80_mist, 1
instance = comp, \T80s|u0|BusB~22\, T80s|u0|BusB~22, trs80_mist, 1
instance = comp, \T80s|u0|BusB~62\, T80s|u0|BusB~62, trs80_mist, 1
instance = comp, \T80s|u0|BusB[2]\, T80s|u0|BusB[2], trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[2]~0\, T80s|u0|Save_Mux[2]~0, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[2]~1\, T80s|u0|Save_Mux[2]~1, trs80_mist, 1
instance = comp, \T80s|u0|SP~19\, T80s|u0|SP~19, trs80_mist, 1
instance = comp, \T80s|u0|Add6~20\, T80s|u0|Add6~20, trs80_mist, 1
instance = comp, \T80s|u0|SP~20\, T80s|u0|SP~20, trs80_mist, 1
instance = comp, \T80s|u0|SP[10]\, T80s|u0|SP[10], trs80_mist, 1
instance = comp, \T80s|u0|Add6~22\, T80s|u0|Add6~22, trs80_mist, 1
instance = comp, \T80s|u0|SP~41\, T80s|u0|SP~41, trs80_mist, 1
instance = comp, \T80s|u0|SP~42\, T80s|u0|SP~42, trs80_mist, 1
instance = comp, \T80s|u0|SP[11]\, T80s|u0|SP[11], trs80_mist, 1
instance = comp, \T80s|u0|Add6~24\, T80s|u0|Add6~24, trs80_mist, 1
instance = comp, \T80s|u0|SP~39\, T80s|u0|SP~39, trs80_mist, 1
instance = comp, \T80s|u0|SP~40\, T80s|u0|SP~40, trs80_mist, 1
instance = comp, \T80s|u0|SP[12]\, T80s|u0|SP[12], trs80_mist, 1
instance = comp, \T80s|u0|SP~37\, T80s|u0|SP~37, trs80_mist, 1
instance = comp, \T80s|u0|SP~38\, T80s|u0|SP~38, trs80_mist, 1
instance = comp, \T80s|u0|SP[13]\, T80s|u0|SP[13], trs80_mist, 1
instance = comp, \T80s|u0|Fp[5]\, T80s|u0|Fp[5], trs80_mist, 1
instance = comp, \T80s|u0|F~60\, T80s|u0|F~60, trs80_mist, 1
instance = comp, \T80s|u0|F~56\, T80s|u0|F~56, trs80_mist, 1
instance = comp, \T80s|u0|F~57\, T80s|u0|F~57, trs80_mist, 1
instance = comp, \T80s|u0|F~59\, T80s|u0|F~59, trs80_mist, 1
instance = comp, \T80s|u0|F~61\, T80s|u0|F~61, trs80_mist, 1
instance = comp, \T80s|u0|F~62\, T80s|u0|F~62, trs80_mist, 1
instance = comp, \T80s|u0|F~63\, T80s|u0|F~63, trs80_mist, 1
instance = comp, \T80s|u0|F[5]\, T80s|u0|F[5], trs80_mist, 1
instance = comp, \T80s|u0|BusB~44\, T80s|u0|BusB~44, trs80_mist, 1
instance = comp, \T80s|u0|BusB~45\, T80s|u0|BusB~45, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux26~0\, T80s|u0|Regs|Mux26~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux26~1\, T80s|u0|Regs|Mux26~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux26~2\, T80s|u0|Regs|Mux26~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux26~3\, T80s|u0|Regs|Mux26~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux26~4\, T80s|u0|Regs|Mux26~4, trs80_mist, 1
instance = comp, \T80s|u0|BusB~46\, T80s|u0|BusB~46, trs80_mist, 1
instance = comp, \T80s|u0|BusB~47\, T80s|u0|BusB~47, trs80_mist, 1
instance = comp, \T80s|u0|BusB~48\, T80s|u0|BusB~48, trs80_mist, 1
instance = comp, \T80s|u0|BusB~49\, T80s|u0|BusB~49, trs80_mist, 1
instance = comp, \T80s|u0|BusB[5]\, T80s|u0|BusB[5], trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[5]~14\, T80s|u0|Save_Mux[5]~14, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[5]~15\, T80s|u0|Save_Mux[5]~15, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[5]~10\, T80s|u0|RegDIL[5]~10, trs80_mist, 1
instance = comp, \T80s|u0|Add9~10\, T80s|u0|Add9~10, trs80_mist, 1
instance = comp, \T80s|u0|RegDIL[5]~11\, T80s|u0|RegDIL[5]~11, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][5]~feeder\, T80s|u0|Regs|RegsL[0][5]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Regs|RegsL[0][5]\, T80s|u0|Regs|RegsL[0][5], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux10~2\, T80s|u0|Regs|Mux10~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux10~3\, T80s|u0|Regs|Mux10~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux10~0\, T80s|u0|Regs|Mux10~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux10~1\, T80s|u0|Regs|Mux10~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux10~4\, T80s|u0|Regs|Mux10~4, trs80_mist, 1
instance = comp, \T80s|u0|Equal24~2\, T80s|u0|Equal24~2, trs80_mist, 1
instance = comp, \T80s|u0|Equal24~0\, T80s|u0|Equal24~0, trs80_mist, 1
instance = comp, \T80s|u0|Equal24~1\, T80s|u0|Equal24~1, trs80_mist, 1
instance = comp, \T80s|u0|Equal24~3\, T80s|u0|Equal24~3, trs80_mist, 1
instance = comp, \T80s|u0|Equal24~4\, T80s|u0|Equal24~4, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~8\, T80s|u0|alu|Mux24~8, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~9\, T80s|u0|alu|Mux24~9, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~10\, T80s|u0|alu|Mux24~10, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~11\, T80s|u0|alu|Mux24~11, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~5\, T80s|u0|alu|Mux24~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~6\, T80s|u0|alu|Mux24~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Equal3~0\, T80s|u0|alu|Equal3~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Equal3~1\, T80s|u0|alu|Equal3~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Equal3~2\, T80s|u0|alu|Equal3~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~7\, T80s|u0|alu|Mux24~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~12\, T80s|u0|alu|Mux24~12, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~13\, T80s|u0|alu|Mux24~13, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~15\, T80s|u0|alu|Mux24~15, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~16\, T80s|u0|alu|Mux24~16, trs80_mist, 1
instance = comp, \T80s|u0|process_0~13\, T80s|u0|process_0~13, trs80_mist, 1
instance = comp, \T80s|u0|Z16_r\, T80s|u0|Z16_r, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~14\, T80s|u0|alu|Mux24~14, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~17\, T80s|u0|alu|Mux24~17, trs80_mist, 1
instance = comp, \T80s|u0|alu|Mux24~18\, T80s|u0|alu|Mux24~18, trs80_mist, 1
instance = comp, \T80s|u0|IncDecZ~0\, T80s|u0|IncDecZ~0, trs80_mist, 1
instance = comp, \T80s|u0|IncDecZ~1\, T80s|u0|IncDecZ~1, trs80_mist, 1
instance = comp, \T80s|u0|IncDecZ\, T80s|u0|IncDecZ, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~205\, T80s|u0|alu|Q_t~205, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~206\, T80s|u0|alu|Q_t~206, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~204\, T80s|u0|alu|Q_t~204, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~207\, T80s|u0|alu|Q_t~207, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~208\, T80s|u0|alu|Q_t~208, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux73~0\, T80s|u0|mcode|Mux73~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux73~1\, T80s|u0|mcode|Mux73~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux73~2\, T80s|u0|mcode|Mux73~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux125~4\, T80s|u0|mcode|Mux125~4, trs80_mist, 1
instance = comp, \T80s|u0|MCycles[0]~0\, T80s|u0|MCycles[0]~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux208~2\, T80s|u0|mcode|Mux208~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux208~3\, T80s|u0|mcode|Mux208~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux71~0\, T80s|u0|mcode|Mux71~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux208~4\, T80s|u0|mcode|Mux208~4, trs80_mist, 1
instance = comp, \T80s|u0|MCycles[0]\, T80s|u0|MCycles[0], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~9\, T80s|u0|mcode|Mux72~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~10\, T80s|u0|mcode|Mux72~10, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~89\, T80s|u0|alu|Q_t~89, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~8\, T80s|u0|mcode|Mux72~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~11\, T80s|u0|mcode|Mux72~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~14\, T80s|u0|mcode|Mux72~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~15\, T80s|u0|mcode|Mux72~15, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~202\, T80s|u0|alu|Q_t~202, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~4\, T80s|u0|mcode|Mux72~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~5\, T80s|u0|mcode|Mux72~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~201\, T80s|u0|alu|Q_t~201, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~6\, T80s|u0|mcode|Mux72~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~13\, T80s|u0|mcode|Mux72~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~7\, T80s|u0|mcode|Mux72~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux72~12\, T80s|u0|mcode|Mux72~12, trs80_mist, 1
instance = comp, \T80s|u0|MCycles[1]~1\, T80s|u0|MCycles[1]~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux207~2\, T80s|u0|mcode|Mux207~2, trs80_mist, 1
instance = comp, \T80s|u0|MCycles[1]\, T80s|u0|MCycles[1], trs80_mist, 1
instance = comp, \T80s|u0|Equal54~0\, T80s|u0|Equal54~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux258~1\, T80s|u0|mcode|Mux258~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux258~2\, T80s|u0|mcode|Mux258~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux71~2\, T80s|u0|mcode|Mux71~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux71~3\, T80s|u0|mcode|Mux71~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux71~1\, T80s|u0|mcode|Mux71~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux71~4\, T80s|u0|mcode|Mux71~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux71~5\, T80s|u0|mcode|Mux71~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux258~3\, T80s|u0|mcode|Mux258~3, trs80_mist, 1
instance = comp, \T80s|u0|MCycles[2]\, T80s|u0|MCycles[2], trs80_mist, 1
instance = comp, \T80s|u0|process_7~0\, T80s|u0|process_7~0, trs80_mist, 1
instance = comp, \T80s|u0|process_7~1\, T80s|u0|process_7~1, trs80_mist, 1
instance = comp, \T80s|u0|Pre_XY_F_M~2\, T80s|u0|Pre_XY_F_M~2, trs80_mist, 1
instance = comp, \T80s|u0|Pre_XY_F_M[2]~1\, T80s|u0|Pre_XY_F_M[2]~1, trs80_mist, 1
instance = comp, \T80s|u0|Pre_XY_F_M[0]\, T80s|u0|Pre_XY_F_M[0], trs80_mist, 1
instance = comp, \T80s|u0|Add10~0\, T80s|u0|Add10~0, trs80_mist, 1
instance = comp, \T80s|u0|MCycle[1]~0\, T80s|u0|MCycle[1]~0, trs80_mist, 1
instance = comp, \T80s|u0|NextIs_XY_Fetch~4\, T80s|u0|NextIs_XY_Fetch~4, trs80_mist, 1
instance = comp, \T80s|u0|MCycle[1]~1\, T80s|u0|MCycle[1]~1, trs80_mist, 1
instance = comp, \T80s|u0|MCycle[1]\, T80s|u0|MCycle[1], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux44~0\, T80s|u0|mcode|Mux44~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux265~8\, T80s|u0|mcode|Mux265~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~3\, T80s|u0|mcode|Mux264~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~4\, T80s|u0|mcode|Mux264~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~5\, T80s|u0|mcode|Mux264~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~6\, T80s|u0|mcode|Mux264~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~53\, T80s|u0|alu|Q_t~53, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~12\, T80s|u0|mcode|Mux75~12, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~13\, T80s|u0|mcode|Mux75~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~14\, T80s|u0|mcode|Mux75~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~15\, T80s|u0|mcode|Mux75~15, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~16\, T80s|u0|mcode|Mux75~16, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux77~0\, T80s|u0|mcode|Mux77~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~55\, T80s|u0|alu|Q_t~55, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~58\, T80s|u0|alu|Q_t~58, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~57\, T80s|u0|alu|Q_t~57, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~61\, T80s|u0|alu|Q_t~61, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux75~17\, T80s|u0|mcode|Mux75~17, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux77~1\, T80s|u0|mcode|Mux77~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~7\, T80s|u0|mcode|Mux264~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~8\, T80s|u0|mcode|Mux264~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux264~9\, T80s|u0|mcode|Mux264~9, trs80_mist, 1
instance = comp, \T80s|u0|process_1~12\, T80s|u0|process_1~12, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrC~0\, T80s|u0|RegAddrC~0, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrC[0]\, T80s|u0|RegAddrC[0], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux45~2\, T80s|u0|Regs|Mux45~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux45~3\, T80s|u0|Regs|Mux45~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux45~0\, T80s|u0|Regs|Mux45~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux45~1\, T80s|u0|Regs|Mux45~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux45~4\, T80s|u0|Regs|Mux45~4, trs80_mist, 1
instance = comp, \T80s|u0|A~43\, T80s|u0|A~43, trs80_mist, 1
instance = comp, \T80s|u0|A~44\, T80s|u0|A~44, trs80_mist, 1
instance = comp, \T80s|u0|A~45\, T80s|u0|A~45, trs80_mist, 1
instance = comp, \T80s|u0|A~46\, T80s|u0|A~46, trs80_mist, 1
instance = comp, \T80s|u0|A[2]\, T80s|u0|A[2], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~46\, trs_ps2|Matrix~46, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][0]\, trs_ps2|Matrix[2][0], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~39\, trs_ps2|Matrix~39, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][0]\, trs_ps2|Matrix[0][0], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~36\, trs_ps2|Matrix~36, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][0]\, trs_ps2|Matrix[1][0], trs80_mist, 1
instance = comp, \trs_ps2|Mux22~2\, trs_ps2|Mux22~2, trs80_mist, 1
instance = comp, \trs_ps2|Mux22~3\, trs_ps2|Mux22~3, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~50\, trs_ps2|Matrix~50, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][0]\, trs_ps2|Matrix[5][0], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~60\, trs_ps2|Matrix~60, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][0]\, trs_ps2|Matrix[6][0], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~53\, trs_ps2|Matrix~53, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][0]\, trs_ps2|Matrix[4][0], trs80_mist, 1
instance = comp, \trs_ps2|Mux22~0\, trs_ps2|Mux22~0, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~57\, trs_ps2|Matrix~57, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][0]\, trs_ps2|Matrix[7][0], trs80_mist, 1
instance = comp, \trs_ps2|Mux22~1\, trs_ps2|Mux22~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~34\, trs_ps2|Matrix~34, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~43\, trs_ps2|Matrix~43, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][0]\, trs_ps2|Matrix[3][0], trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[0]~1\, trs_ps2|Key_Data[0]~1, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[0]~0\, trs_ps2|Key_Data[0]~0, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[0]~2\, trs_ps2|Key_Data[0]~2, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[0]~3\, trs_ps2|Key_Data[0]~3, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[0]~4\, trs_ps2|Key_Data[0]~4, trs80_mist, 1
instance = comp, \T80s|u0|IR~0\, T80s|u0|IR~0, trs80_mist, 1
instance = comp, \T80s|u0|IR~1\, T80s|u0|IR~1, trs80_mist, 1
instance = comp, \T80s|u0|IR[6]~2\, T80s|u0|IR[6]~2, trs80_mist, 1
instance = comp, \T80s|u0|IR[0]\, T80s|u0|IR[0], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux286~0\, T80s|u0|mcode|Mux286~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux231~11\, T80s|u0|mcode|Mux231~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux286~1\, T80s|u0|mcode|Mux286~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux286~2\, T80s|u0|mcode|Mux286~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux233~4\, T80s|u0|mcode|Mux233~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux233~5\, T80s|u0|mcode|Mux233~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux233~6\, T80s|u0|mcode|Mux233~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux233~2\, T80s|u0|mcode|Mux233~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux233~7\, T80s|u0|mcode|Mux233~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux286~3\, T80s|u0|mcode|Mux286~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux122~7\, T80s|u0|mcode|Mux122~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux122~6\, T80s|u0|mcode|Mux122~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux122~9\, T80s|u0|mcode|Mux122~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux122~10\, T80s|u0|mcode|Mux122~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux286~4\, T80s|u0|mcode|Mux286~4, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r~8\, T80s|u0|ALU_Op_r~8, trs80_mist, 1
instance = comp, \T80s|u0|ALU_Op_r[0]\, T80s|u0|ALU_Op_r[0], trs80_mist, 1
instance = comp, \T80s|u0|process_0~9\, T80s|u0|process_0~9, trs80_mist, 1
instance = comp, \T80s|u0|process_0~10\, T80s|u0|process_0~10, trs80_mist, 1
instance = comp, \T80s|u0|ACC[4]~19\, T80s|u0|ACC[4]~19, trs80_mist, 1
instance = comp, \T80s|u0|ACC~25\, T80s|u0|ACC~25, trs80_mist, 1
instance = comp, \T80s|u0|ACC~26\, T80s|u0|ACC~26, trs80_mist, 1
instance = comp, \T80s|u0|Ap[1]\, T80s|u0|Ap[1], trs80_mist, 1
instance = comp, \T80s|u0|ACC~40\, T80s|u0|ACC~40, trs80_mist, 1
instance = comp, \T80s|u0|ACC[1]\, T80s|u0|ACC[1], trs80_mist, 1
instance = comp, \T80s|u0|ACC[1]~_wirecell\, T80s|u0|ACC[1]~_wirecell, trs80_mist, 1
instance = comp, \T80s|u0|R[1]\, T80s|u0|R[1], trs80_mist, 1
instance = comp, \T80s|u0|R[2]~15\, T80s|u0|R[2]~15, trs80_mist, 1
instance = comp, \T80s|u0|ACC[2]~_wirecell\, T80s|u0|ACC[2]~_wirecell, trs80_mist, 1
instance = comp, \T80s|u0|R[2]\, T80s|u0|R[2], trs80_mist, 1
instance = comp, \T80s|u0|R[3]~17\, T80s|u0|R[3]~17, trs80_mist, 1
instance = comp, \T80s|u0|ACC[3]~_wirecell\, T80s|u0|ACC[3]~_wirecell, trs80_mist, 1
instance = comp, \T80s|u0|R[3]\, T80s|u0|R[3], trs80_mist, 1
instance = comp, \T80s|u0|ACC[4]~_wirecell\, T80s|u0|ACC[4]~_wirecell, trs80_mist, 1
instance = comp, \T80s|u0|R[4]\, T80s|u0|R[4], trs80_mist, 1
instance = comp, \T80s|u0|A~51\, T80s|u0|A~51, trs80_mist, 1
instance = comp, \T80s|u0|A~52\, T80s|u0|A~52, trs80_mist, 1
instance = comp, \T80s|u0|A~53\, T80s|u0|A~53, trs80_mist, 1
instance = comp, \T80s|u0|A~54\, T80s|u0|A~54, trs80_mist, 1
instance = comp, \T80s|u0|A[4]\, T80s|u0|A[4], trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[1]~12\, trs_ps2|Key_Data[1]~12, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[1]~13\, trs_ps2|Key_Data[1]~13, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[1]~11\, trs_ps2|Key_Data[1]~11, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[1]~14\, trs_ps2|Key_Data[1]~14, trs80_mist, 1
instance = comp, \T80s|u0|IR~5\, T80s|u0|IR~5, trs80_mist, 1
instance = comp, \T80s|u0|IR~6\, T80s|u0|IR~6, trs80_mist, 1
instance = comp, \T80s|u0|IR[1]\, T80s|u0|IR[1], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux250~7\, T80s|u0|mcode|Mux250~7, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~210\, T80s|u0|alu|Q_t~210, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux250~5\, T80s|u0|mcode|Mux250~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~212\, T80s|u0|alu|Q_t~212, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~214\, T80s|u0|alu|Q_t~214, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~215\, T80s|u0|alu|Q_t~215, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux223~0\, T80s|u0|mcode|Mux223~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~315\, T80s|u0|alu|Q_t~315, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~197\, T80s|u0|alu|Q_t~197, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~211\, T80s|u0|alu|Q_t~211, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux223~1\, T80s|u0|mcode|Mux223~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux250~6\, T80s|u0|mcode|Mux250~6, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~216\, T80s|u0|alu|Q_t~216, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~223\, T80s|u0|alu|Q_t~223, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~221\, T80s|u0|alu|Q_t~221, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~224\, T80s|u0|alu|Q_t~224, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~217\, T80s|u0|alu|Q_t~217, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~218\, T80s|u0|alu|Q_t~218, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~219\, T80s|u0|alu|Q_t~219, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~225\, T80s|u0|alu|Q_t~225, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~226\, T80s|u0|alu|Q_t~226, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux63~5\, T80s|u0|mcode|Mux63~5, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~220\, T80s|u0|alu|Q_t~220, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~227\, T80s|u0|alu|Q_t~227, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~317\, T80s|u0|alu|Q_t~317, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux63~6\, T80s|u0|mcode|Mux63~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux63~7\, T80s|u0|mcode|Mux63~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux250~8\, T80s|u0|mcode|Mux250~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux250~3\, T80s|u0|mcode|Mux250~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux63~3\, T80s|u0|mcode|Mux63~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux63~4\, T80s|u0|mcode|Mux63~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux63~2\, T80s|u0|mcode|Mux63~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux250~1\, T80s|u0|mcode|Mux250~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux250~2\, T80s|u0|mcode|Mux250~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux250~4\, T80s|u0|mcode|Mux250~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Set_BusB_To[1]~12\, T80s|u0|mcode|Set_BusB_To[1]~12, trs80_mist, 1
instance = comp, \T80s|u0|BusB~12\, T80s|u0|BusB~12, trs80_mist, 1
instance = comp, \T80s|u0|BusB~34\, T80s|u0|BusB~34, trs80_mist, 1
instance = comp, \T80s|u0|BusB~35\, T80s|u0|BusB~35, trs80_mist, 1
instance = comp, \T80s|u0|BusB~36\, T80s|u0|BusB~36, trs80_mist, 1
instance = comp, \T80s|u0|BusB~37\, T80s|u0|BusB~37, trs80_mist, 1
instance = comp, \T80s|u0|BusB~38\, T80s|u0|BusB~38, trs80_mist, 1
instance = comp, \T80s|u0|BusB~64\, T80s|u0|BusB~64, trs80_mist, 1
instance = comp, \T80s|u0|BusB[6]\, T80s|u0|BusB[6], trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[6]~4\, T80s|u0|Save_Mux[6]~4, trs80_mist, 1
instance = comp, \T80s|u0|Save_Mux[6]~5\, T80s|u0|Save_Mux[6]~5, trs80_mist, 1
instance = comp, \T80s|u0|F~19\, T80s|u0|F~19, trs80_mist, 1
instance = comp, \T80s|u0|Fp[6]\, T80s|u0|Fp[6], trs80_mist, 1
instance = comp, \T80s|u0|F~21\, T80s|u0|F~21, trs80_mist, 1
instance = comp, \T80s|u0|F~22\, T80s|u0|F~22, trs80_mist, 1
instance = comp, \T80s|u0|F~20\, T80s|u0|F~20, trs80_mist, 1
instance = comp, \T80s|u0|F~23\, T80s|u0|F~23, trs80_mist, 1
instance = comp, \T80s|u0|F~24\, T80s|u0|F~24, trs80_mist, 1
instance = comp, \T80s|u0|F[6]\, T80s|u0|F[6], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux45~1\, T80s|u0|mcode|Mux45~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux45~0\, T80s|u0|mcode|Mux45~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux45~2\, T80s|u0|mcode|Mux45~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux290~2\, T80s|u0|mcode|Mux290~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux290~3\, T80s|u0|mcode|Mux290~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux290~1\, T80s|u0|mcode|Mux290~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux290~0\, T80s|u0|mcode|Mux290~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux290~4\, T80s|u0|mcode|Mux290~4, trs80_mist, 1
instance = comp, \T80s|u0|A[7]~24\, T80s|u0|A[7]~24, trs80_mist, 1
instance = comp, \T80s|u0|A~63\, T80s|u0|A~63, trs80_mist, 1
instance = comp, \T80s|u0|A~64\, T80s|u0|A~64, trs80_mist, 1
instance = comp, \T80s|u0|A~65\, T80s|u0|A~65, trs80_mist, 1
instance = comp, \T80s|u0|A~66\, T80s|u0|A~66, trs80_mist, 1
instance = comp, \T80s|u0|A[7]\, T80s|u0|A[7], trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[6]~28\, trs_ps2|Key_Data[6]~28, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[6]~25\, trs_ps2|Key_Data[6]~25, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[6]~26\, trs_ps2|Key_Data[6]~26, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[6]~27\, trs_ps2|Key_Data[6]~27, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[6]~29\, trs_ps2|Key_Data[6]~29, trs80_mist, 1
instance = comp, \T80s|u0|IR~11\, T80s|u0|IR~11, trs80_mist, 1
instance = comp, \T80s|u0|IR~12\, T80s|u0|IR~12, trs80_mist, 1
instance = comp, \T80s|u0|IR[6]\, T80s|u0|IR[6], trs80_mist, 1
instance = comp, \T80s|u0|Equal4~4\, T80s|u0|Equal4~4, trs80_mist, 1
instance = comp, \T80s|u0|Pre_XY_F_M~0\, T80s|u0|Pre_XY_F_M~0, trs80_mist, 1
instance = comp, \T80s|u0|Pre_XY_F_M[1]\, T80s|u0|Pre_XY_F_M[1], trs80_mist, 1
instance = comp, \T80s|u0|Pre_XY_F_M~3\, T80s|u0|Pre_XY_F_M~3, trs80_mist, 1
instance = comp, \T80s|u0|Pre_XY_F_M[2]\, T80s|u0|Pre_XY_F_M[2], trs80_mist, 1
instance = comp, \T80s|u0|Add10~1\, T80s|u0|Add10~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~8\, T80s|u0|mcode|Mux147~8, trs80_mist, 1
instance = comp, \T80s|u0|MCycle[2]~2\, T80s|u0|MCycle[2]~2, trs80_mist, 1
instance = comp, \T80s|u0|MCycle[2]~3\, T80s|u0|MCycle[2]~3, trs80_mist, 1
instance = comp, \T80s|u0|MCycle[2]\, T80s|u0|MCycle[2], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~1\, T80s|u0|mcode|Mux147~1, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~42\, T80s|u0|TmpAddr~42, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~56\, T80s|u0|TmpAddr~56, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[1]\, T80s|u0|TmpAddr[1], trs80_mist, 1
instance = comp, \T80s|u0|A~34\, T80s|u0|A~34, trs80_mist, 1
instance = comp, \T80s|u0|A~35\, T80s|u0|A~35, trs80_mist, 1
instance = comp, \T80s|u0|A~36\, T80s|u0|A~36, trs80_mist, 1
instance = comp, \T80s|u0|A~37\, T80s|u0|A~37, trs80_mist, 1
instance = comp, \T80s|u0|A[1]\, T80s|u0|A[1], trs80_mist, 1
instance = comp, \trs_ps2|Mux14~1\, trs_ps2|Mux14~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~67\, trs_ps2|Matrix~67, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][3]\, trs_ps2|Matrix[4][3], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~69\, trs_ps2|Matrix~69, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][3]\, trs_ps2|Matrix[6][3], trs80_mist, 1
instance = comp, \trs_ps2|Mux19~0\, trs_ps2|Mux19~0, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~66\, trs_ps2|Matrix~66, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][3]\, trs_ps2|Matrix[5][3], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~68\, trs_ps2|Matrix~68, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][3]\, trs_ps2|Matrix[7][3], trs80_mist, 1
instance = comp, \trs_ps2|Mux19~1\, trs_ps2|Mux19~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~61\, trs_ps2|Matrix~61, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~62\, trs_ps2|Matrix~62, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][3]\, trs_ps2|Matrix[1][3], trs80_mist, 1
instance = comp, \trs_ps2|Mux19~2\, trs_ps2|Mux19~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~64\, trs_ps2|Matrix~64, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][3]\, trs_ps2|Matrix[3][3], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~65\, trs_ps2|Matrix~65, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][3]\, trs_ps2|Matrix[2][3], trs80_mist, 1
instance = comp, \trs_ps2|Mux19~3\, trs_ps2|Mux19~3, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~63\, trs_ps2|Matrix~63, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][3]\, trs_ps2|Matrix[0][3], trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[3]~5\, trs_ps2|Key_Data[3]~5, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[3]~6\, trs_ps2|Key_Data[3]~6, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[3]~7\, trs_ps2|Key_Data[3]~7, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[3]~8\, trs_ps2|Key_Data[3]~8, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[3]~9\, trs_ps2|Key_Data[3]~9, trs80_mist, 1
instance = comp, \T80s|u0|IR~3\, T80s|u0|IR~3, trs80_mist, 1
instance = comp, \T80s|u0|IR~4\, T80s|u0|IR~4, trs80_mist, 1
instance = comp, \T80s|u0|IR[3]\, T80s|u0|IR[3], trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~88\, T80s|u0|alu|Q_t~88, trs80_mist, 1
instance = comp, \T80s|u0|ISet[1]~0\, T80s|u0|ISet[1]~0, trs80_mist, 1
instance = comp, \T80s|u0|ISet[0]~1\, T80s|u0|ISet[0]~1, trs80_mist, 1
instance = comp, \T80s|u0|ISet[0]~2\, T80s|u0|ISet[0]~2, trs80_mist, 1
instance = comp, \T80s|u0|ISet[0]~3\, T80s|u0|ISet[0]~3, trs80_mist, 1
instance = comp, \T80s|u0|ISet[1]~4\, T80s|u0|ISet[1]~4, trs80_mist, 1
instance = comp, \T80s|u0|ISet[1]\, T80s|u0|ISet[1], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux275~0\, T80s|u0|mcode|Mux275~0, trs80_mist, 1
instance = comp, \T80s|MREQ_n~28\, T80s|MREQ_n~28, trs80_mist, 1
instance = comp, \T80s|u0|Alternate~0\, T80s|u0|Alternate~0, trs80_mist, 1
instance = comp, \T80s|u0|Alternate~1\, T80s|u0|Alternate~1, trs80_mist, 1
instance = comp, \T80s|u0|Alternate\, T80s|u0|Alternate, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrC~2\, T80s|u0|RegAddrC~2, trs80_mist, 1
instance = comp, \T80s|u0|RegAddrC[2]\, T80s|u0|RegAddrC[2], trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux41~0\, T80s|u0|Regs|Mux41~0, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux41~1\, T80s|u0|Regs|Mux41~1, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux41~2\, T80s|u0|Regs|Mux41~2, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux41~3\, T80s|u0|Regs|Mux41~3, trs80_mist, 1
instance = comp, \T80s|u0|Regs|Mux41~4\, T80s|u0|Regs|Mux41~4, trs80_mist, 1
instance = comp, \T80s|u0|A~59\, T80s|u0|A~59, trs80_mist, 1
instance = comp, \T80s|u0|A~60\, T80s|u0|A~60, trs80_mist, 1
instance = comp, \T80s|u0|A~61\, T80s|u0|A~61, trs80_mist, 1
instance = comp, \T80s|u0|A~62\, T80s|u0|A~62, trs80_mist, 1
instance = comp, \T80s|u0|A[6]\, T80s|u0|A[6], trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[7]~23\, trs_ps2|Key_Data[7]~23, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[7]~22\, trs_ps2|Key_Data[7]~22, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[7]~20\, trs_ps2|Key_Data[7]~20, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[7]~21\, trs_ps2|Key_Data[7]~21, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[7]~24\, trs_ps2|Key_Data[7]~24, trs80_mist, 1
instance = comp, \T80s|u0|IR~9\, T80s|u0|IR~9, trs80_mist, 1
instance = comp, \T80s|u0|IR~10\, T80s|u0|IR~10, trs80_mist, 1
instance = comp, \T80s|u0|IR[7]\, T80s|u0|IR[7], trs80_mist, 1
instance = comp, \T80s|u0|process_0~5\, T80s|u0|process_0~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux253~1\, T80s|u0|mcode|Mux253~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux253~0\, T80s|u0|mcode|Mux253~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux253~2\, T80s|u0|mcode|Mux253~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux253~3\, T80s|u0|mcode|Mux253~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux253~4\, T80s|u0|mcode|Mux253~4, trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r~4\, T80s|u0|Read_To_Reg_r~4, trs80_mist, 1
instance = comp, \T80s|u0|Read_To_Reg_r[3]\, T80s|u0|Read_To_Reg_r[3], trs80_mist, 1
instance = comp, \T80s|u0|DO[0]~12\, T80s|u0|DO[0]~12, trs80_mist, 1
instance = comp, \T80s|u0|ACC[4]~18\, T80s|u0|ACC[4]~18, trs80_mist, 1
instance = comp, \T80s|u0|ACC~21\, T80s|u0|ACC~21, trs80_mist, 1
instance = comp, \T80s|u0|ACC~22\, T80s|u0|ACC~22, trs80_mist, 1
instance = comp, \T80s|u0|Ap[0]~feeder\, T80s|u0|Ap[0]~feeder, trs80_mist, 1
instance = comp, \T80s|u0|Ap[0]\, T80s|u0|Ap[0], trs80_mist, 1
instance = comp, \T80s|u0|ACC~39\, T80s|u0|ACC~39, trs80_mist, 1
instance = comp, \T80s|u0|ACC[0]\, T80s|u0|ACC[0], trs80_mist, 1
instance = comp, \T80s|u0|ACC[0]~_wirecell\, T80s|u0|ACC[0]~_wirecell, trs80_mist, 1
instance = comp, \T80s|u0|R[0]\, T80s|u0|R[0], trs80_mist, 1
instance = comp, \T80s|u0|A~25\, T80s|u0|A~25, trs80_mist, 1
instance = comp, \T80s|u0|A~26\, T80s|u0|A~26, trs80_mist, 1
instance = comp, \T80s|u0|A~27\, T80s|u0|A~27, trs80_mist, 1
instance = comp, \T80s|u0|A~28\, T80s|u0|A~28, trs80_mist, 1
instance = comp, \T80s|u0|A[0]\, T80s|u0|A[0], trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[5]~10\, trs_glue|DI_CPU[5]~10, trs80_mist, 1
instance = comp, \trs_ps2|Mux14~7\, trs_ps2|Mux14~7, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~111\, trs_ps2|Matrix~111, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[5][5]\, trs_ps2|Matrix[5][5], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~113\, trs_ps2|Matrix~113, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[7][5]\, trs_ps2|Matrix[7][5], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~112\, trs_ps2|Matrix~112, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[4][5]\, trs_ps2|Matrix[4][5], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~114\, trs_ps2|Matrix~114, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[6][5]\, trs_ps2|Matrix[6][5], trs80_mist, 1
instance = comp, \trs_ps2|Mux17~0\, trs_ps2|Mux17~0, trs80_mist, 1
instance = comp, \trs_ps2|Mux17~1\, trs_ps2|Mux17~1, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~108\, trs_ps2|Matrix~108, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[0][5]\, trs_ps2|Matrix[0][5], trs80_mist, 1
instance = comp, \trs_ps2|Matrix~107\, trs_ps2|Matrix~107, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[1][5]\, trs_ps2|Matrix[1][5], trs80_mist, 1
instance = comp, \trs_ps2|Mux17~2\, trs_ps2|Mux17~2, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~110\, trs_ps2|Matrix~110, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[2][5]\, trs_ps2|Matrix[2][5], trs80_mist, 1
instance = comp, \trs_ps2|Mux17~3\, trs_ps2|Mux17~3, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~106\, trs_ps2|Matrix~106, trs80_mist, 1
instance = comp, \trs_ps2|Matrix~109\, trs_ps2|Matrix~109, trs80_mist, 1
instance = comp, \trs_ps2|Matrix[3][5]\, trs_ps2|Matrix[3][5], trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[5]~31\, trs_ps2|Key_Data[5]~31, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[5]~33\, trs_ps2|Key_Data[5]~33, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[5]~30\, trs_ps2|Key_Data[5]~30, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[5]~32\, trs_ps2|Key_Data[5]~32, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[5]~34\, trs_ps2|Key_Data[5]~34, trs80_mist, 1
instance = comp, \trs_glue|DI_CPU[5]\, trs_glue|DI_CPU[5], trs80_mist, 1
instance = comp, \T80s|DI_Reg[5]\, T80s|DI_Reg[5], trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~35\, T80s|u0|TmpAddr~35, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr~36\, T80s|u0|TmpAddr~36, trs80_mist, 1
instance = comp, \T80s|u0|TmpAddr[5]\, T80s|u0|TmpAddr[5], trs80_mist, 1
instance = comp, \T80s|u0|A~55\, T80s|u0|A~55, trs80_mist, 1
instance = comp, \T80s|u0|A~56\, T80s|u0|A~56, trs80_mist, 1
instance = comp, \T80s|u0|A~57\, T80s|u0|A~57, trs80_mist, 1
instance = comp, \T80s|u0|A~58\, T80s|u0|A~58, trs80_mist, 1
instance = comp, \T80s|u0|A[5]\, T80s|u0|A[5], trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[2]~17\, trs_ps2|Key_Data[2]~17, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[2]~16\, trs_ps2|Key_Data[2]~16, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[2]~18\, trs_ps2|Key_Data[2]~18, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[2]~15\, trs_ps2|Key_Data[2]~15, trs80_mist, 1
instance = comp, \trs_ps2|Key_Data[2]~19\, trs_ps2|Key_Data[2]~19, trs80_mist, 1
instance = comp, \T80s|u0|IR~7\, T80s|u0|IR~7, trs80_mist, 1
instance = comp, \T80s|u0|IR~8\, T80s|u0|IR~8, trs80_mist, 1
instance = comp, \T80s|u0|IR[2]\, T80s|u0|IR[2], trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~78\, T80s|u0|alu|Q_t~78, trs80_mist, 1
instance = comp, \T80s|u0|process_0~0\, T80s|u0|process_0~0, trs80_mist, 1
instance = comp, \T80s|u0|A[8]~7\, T80s|u0|A[8]~7, trs80_mist, 1
instance = comp, \T80s|u0|A[8]~8\, T80s|u0|A[8]~8, trs80_mist, 1
instance = comp, \T80s|u0|A[8]~12\, T80s|u0|A[8]~12, trs80_mist, 1
instance = comp, \T80s|u0|A~87\, T80s|u0|A~87, trs80_mist, 1
instance = comp, \T80s|u0|A~88\, T80s|u0|A~88, trs80_mist, 1
instance = comp, \T80s|u0|A~89\, T80s|u0|A~89, trs80_mist, 1
instance = comp, \T80s|u0|A~90\, T80s|u0|A~90, trs80_mist, 1
instance = comp, \T80s|u0|A~91\, T80s|u0|A~91, trs80_mist, 1
instance = comp, \T80s|u0|A[11]\, T80s|u0|A[11], trs80_mist, 1
instance = comp, \trs_glue|Equal4~5\, trs_glue|Equal4~5, trs80_mist, 1
instance = comp, \T80s|u0|IR~15\, T80s|u0|IR~15, trs80_mist, 1
instance = comp, \T80s|u0|IR~16\, T80s|u0|IR~16, trs80_mist, 1
instance = comp, \T80s|u0|IR[4]\, T80s|u0|IR[4], trs80_mist, 1
instance = comp, \T80s|u0|Equal4~1\, T80s|u0|Equal4~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux291~0\, T80s|u0|mcode|Mux291~0, trs80_mist, 1
instance = comp, \T80s|u0|Halt_FF~0\, T80s|u0|Halt_FF~0, trs80_mist, 1
instance = comp, \T80s|u0|Halt_FF\, T80s|u0|Halt_FF, trs80_mist, 1
instance = comp, \T80s|u0|IR~13\, T80s|u0|IR~13, trs80_mist, 1
instance = comp, \T80s|u0|IR~14\, T80s|u0|IR~14, trs80_mist, 1
instance = comp, \T80s|u0|IR[5]\, T80s|u0|IR[5], trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~85\, T80s|u0|alu|Q_t~85, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~121\, T80s|u0|alu|Q_t~121, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux204~0\, T80s|u0|mcode|Mux204~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~119\, T80s|u0|alu|Q_t~119, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~120\, T80s|u0|alu|Q_t~120, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux205~2\, T80s|u0|mcode|Mux205~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux205~1\, T80s|u0|mcode|Mux205~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux205~3\, T80s|u0|mcode|Mux205~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux204~1\, T80s|u0|mcode|Mux204~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux270~1\, T80s|u0|mcode|Mux270~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux281~11\, T80s|u0|mcode|Mux281~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~8\, T80s|u0|mcode|Mux83~8, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~7\, T80s|u0|mcode|Mux83~7, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~9\, T80s|u0|mcode|Mux83~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~10\, T80s|u0|mcode|Mux83~10, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~11\, T80s|u0|mcode|Mux83~11, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~12\, T80s|u0|mcode|Mux83~12, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~18\, T80s|u0|mcode|Mux83~18, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~13\, T80s|u0|mcode|Mux83~13, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~14\, T80s|u0|mcode|Mux83~14, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~15\, T80s|u0|mcode|Mux83~15, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~16\, T80s|u0|mcode|Mux83~16, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux147~9\, T80s|u0|mcode|Mux147~9, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~5\, T80s|u0|mcode|Mux83~5, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~4\, T80s|u0|mcode|Mux83~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~2\, T80s|u0|mcode|Mux83~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~3\, T80s|u0|mcode|Mux83~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~6\, T80s|u0|mcode|Mux83~6, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux83~17\, T80s|u0|mcode|Mux83~17, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux270~0\, T80s|u0|mcode|Mux270~0, trs80_mist, 1
instance = comp, \T80s|u0|Equal0~1\, T80s|u0|Equal0~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~109\, T80s|u0|alu|Q_t~109, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~112\, T80s|u0|alu|Q_t~112, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~139\, T80s|u0|alu|Q_t~139, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~141\, T80s|u0|alu|Q_t~141, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~142\, T80s|u0|alu|Q_t~142, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~143\, T80s|u0|alu|Q_t~143, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux84~2\, T80s|u0|mcode|Mux84~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~134\, T80s|u0|alu|Q_t~134, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~133\, T80s|u0|alu|Q_t~133, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~135\, T80s|u0|alu|Q_t~135, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~137\, T80s|u0|alu|Q_t~137, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~136\, T80s|u0|alu|Q_t~136, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~138\, T80s|u0|alu|Q_t~138, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~144\, T80s|u0|alu|Q_t~144, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~145\, T80s|u0|alu|Q_t~145, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~146\, T80s|u0|alu|Q_t~146, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~147\, T80s|u0|alu|Q_t~147, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~148\, T80s|u0|alu|Q_t~148, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux84~3\, T80s|u0|mcode|Mux84~3, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~122\, T80s|u0|alu|Q_t~122, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~311\, T80s|u0|alu|Q_t~311, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~123\, T80s|u0|alu|Q_t~123, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~130\, T80s|u0|alu|Q_t~130, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~131\, T80s|u0|alu|Q_t~131, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~132\, T80s|u0|alu|Q_t~132, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~124\, T80s|u0|alu|Q_t~124, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~125\, T80s|u0|alu|Q_t~125, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~126\, T80s|u0|alu|Q_t~126, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~127\, T80s|u0|alu|Q_t~127, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~128\, T80s|u0|alu|Q_t~128, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~129\, T80s|u0|alu|Q_t~129, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux84~0\, T80s|u0|mcode|Mux84~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux84~1\, T80s|u0|mcode|Mux84~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux271~0\, T80s|u0|mcode|Mux271~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux272~1\, T80s|u0|mcode|Mux272~1, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux271~1\, T80s|u0|mcode|Mux271~1, trs80_mist, 1
instance = comp, \T80s|u0|Equal0~0\, T80s|u0|Equal0~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~87\, T80s|u0|alu|Q_t~87, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux205~0\, T80s|u0|mcode|Mux205~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~83\, T80s|u0|alu|Q_t~83, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~82\, T80s|u0|alu|Q_t~82, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~84\, T80s|u0|alu|Q_t~84, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux205~4\, T80s|u0|mcode|Mux205~4, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux272~0\, T80s|u0|mcode|Mux272~0, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~92\, T80s|u0|alu|Q_t~92, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~93\, T80s|u0|alu|Q_t~93, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~106\, T80s|u0|alu|Q_t~106, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~103\, T80s|u0|alu|Q_t~103, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~309\, T80s|u0|alu|Q_t~309, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~107\, T80s|u0|alu|Q_t~107, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~90\, T80s|u0|alu|Q_t~90, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~91\, T80s|u0|alu|Q_t~91, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~95\, T80s|u0|alu|Q_t~95, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~96\, T80s|u0|alu|Q_t~96, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~101\, T80s|u0|alu|Q_t~101, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~102\, T80s|u0|alu|Q_t~102, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~104\, T80s|u0|alu|Q_t~104, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~98\, T80s|u0|alu|Q_t~98, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~97\, T80s|u0|alu|Q_t~97, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~99\, T80s|u0|alu|Q_t~99, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~100\, T80s|u0|alu|Q_t~100, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux85~0\, T80s|u0|mcode|Mux85~0, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux85~1\, T80s|u0|mcode|Mux85~1, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~110\, T80s|u0|alu|Q_t~110, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~310\, T80s|u0|alu|Q_t~310, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~111\, T80s|u0|alu|Q_t~111, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~113\, T80s|u0|alu|Q_t~113, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~115\, T80s|u0|alu|Q_t~115, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux85~2\, T80s|u0|mcode|Mux85~2, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~116\, T80s|u0|alu|Q_t~116, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~117\, T80s|u0|alu|Q_t~117, trs80_mist, 1
instance = comp, \T80s|u0|alu|Q_t~118\, T80s|u0|alu|Q_t~118, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux85~3\, T80s|u0|mcode|Mux85~3, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux272~2\, T80s|u0|mcode|Mux272~2, trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux272~3\, T80s|u0|mcode|Mux272~3, trs80_mist, 1
instance = comp, \T80s|u0|TState~1\, T80s|u0|TState~1, trs80_mist, 1
instance = comp, \T80s|u0|TState[0]\, T80s|u0|TState[0], trs80_mist, 1
instance = comp, \T80s|u0|Equal0~2\, T80s|u0|Equal0~2, trs80_mist, 1
instance = comp, \T80s|u0|MCycle[0]~4\, T80s|u0|MCycle[0]~4, trs80_mist, 1
instance = comp, \T80s|u0|MCycle[0]~5\, T80s|u0|MCycle[0]~5, trs80_mist, 1
instance = comp, \T80s|u0|MCycle[0]\, T80s|u0|MCycle[0], trs80_mist, 1
instance = comp, \T80s|u0|process_0~1\, T80s|u0|process_0~1, trs80_mist, 1
instance = comp, \T80s|u0|ISet[0]~5\, T80s|u0|ISet[0]~5, trs80_mist, 1
instance = comp, \T80s|u0|ISet[0]~6\, T80s|u0|ISet[0]~6, trs80_mist, 1
instance = comp, \T80s|u0|ISet[0]\, T80s|u0|ISet[0], trs80_mist, 1
instance = comp, \T80s|u0|mcode|Mux304~4\, T80s|u0|mcode|Mux304~4, trs80_mist, 1
instance = comp, \T80s|u0|DO[0]~0\, T80s|u0|DO[0]~0, trs80_mist, 1
instance = comp, \T80s|u0|DO~15\, T80s|u0|DO~15, trs80_mist, 1
instance = comp, \T80s|u0|DO~16\, T80s|u0|DO~16, trs80_mist, 1
instance = comp, \T80s|u0|DO[0]\, T80s|u0|DO[0], trs80_mist, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, trs80_mist, 1
instance = comp, \sdram|reset[0]~5\, sdram|reset[0]~5, trs80_mist, 1
instance = comp, \sdram|reset[1]~9\, sdram|reset[1]~9, trs80_mist, 1
instance = comp, \sdram|reset[2]~11\, sdram|reset[2]~11, trs80_mist, 1
instance = comp, \sdram|reset[2]\, sdram|reset[2], trs80_mist, 1
instance = comp, \sdram|reset[3]~13\, sdram|reset[3]~13, trs80_mist, 1
instance = comp, \sdram|reset[3]\, sdram|reset[3], trs80_mist, 1
instance = comp, \sdram|reset[4]~15\, sdram|reset[4]~15, trs80_mist, 1
instance = comp, \sdram|reset[4]\, sdram|reset[4], trs80_mist, 1
instance = comp, \sdram|Equal3~0\, sdram|Equal3~0, trs80_mist, 1
instance = comp, \sdram|q[1]~1\, sdram|q[1]~1, trs80_mist, 1
instance = comp, \sdram|q[1]\, sdram|q[1], trs80_mist, 1
instance = comp, \sdram|q[2]~2\, sdram|q[2]~2, trs80_mist, 1
instance = comp, \sdram|q[2]\, sdram|q[2], trs80_mist, 1
instance = comp, \sdram|q[0]~0\, sdram|q[0]~0, trs80_mist, 1
instance = comp, \sdram|q[0]\, sdram|q[0], trs80_mist, 1
instance = comp, \sdram|reset[1]~7\, sdram|reset[1]~7, trs80_mist, 1
instance = comp, \sdram|reset[1]~8\, sdram|reset[1]~8, trs80_mist, 1
instance = comp, \sdram|reset[0]\, sdram|reset[0], trs80_mist, 1
instance = comp, \sdram|reset[1]\, sdram|reset[1], trs80_mist, 1
instance = comp, \sdram|Equal8~0\, sdram|Equal8~0, trs80_mist, 1
instance = comp, \sdram|Equal4~0\, sdram|Equal4~0, trs80_mist, 1
instance = comp, \sdram|sd_addr[0]~0\, sdram|sd_addr[0]~0, trs80_mist, 1
instance = comp, \sdram|sd_addr[1]~1\, sdram|sd_addr[1]~1, trs80_mist, 1
instance = comp, \sdram|sd_addr[2]~2\, sdram|sd_addr[2]~2, trs80_mist, 1
instance = comp, \sdram|sd_addr[3]~3\, sdram|sd_addr[3]~3, trs80_mist, 1
instance = comp, \sdram|sd_addr[4]~4\, sdram|sd_addr[4]~4, trs80_mist, 1
instance = comp, \sdram|Equal6~0\, sdram|Equal6~0, trs80_mist, 1
instance = comp, \sdram|sd_addr[9]~5\, sdram|sd_addr[9]~5, trs80_mist, 1
instance = comp, \sdram|sd_addr[5]~6\, sdram|sd_addr[5]~6, trs80_mist, 1
instance = comp, \sdram|sd_addr[6]~7\, sdram|sd_addr[6]~7, trs80_mist, 1
instance = comp, \sdram|sd_addr[7]~8\, sdram|sd_addr[7]~8, trs80_mist, 1
instance = comp, \sdram|sd_addr[10]~9\, sdram|sd_addr[10]~9, trs80_mist, 1
instance = comp, \sdram|sd_cmd~5\, sdram|sd_cmd~5, trs80_mist, 1
instance = comp, \sdram|sd_cmd~4\, sdram|sd_cmd~4, trs80_mist, 1
instance = comp, \sdram|sd_cmd~10\, sdram|sd_cmd~10, trs80_mist, 1
instance = comp, \sdram|Equal4~1\, sdram|Equal4~1, trs80_mist, 1
instance = comp, \sdram|sd_cmd~6\, sdram|sd_cmd~6, trs80_mist, 1
instance = comp, \sdram|sd_cmd[0]\, sdram|sd_cmd[0], trs80_mist, 1
instance = comp, \sdram|sd_cmd~7\, sdram|sd_cmd~7, trs80_mist, 1
instance = comp, \sdram|sd_cmd[1]\, sdram|sd_cmd[1], trs80_mist, 1
instance = comp, \sdram|sd_cmd~11\, sdram|sd_cmd~11, trs80_mist, 1
instance = comp, \sdram|sd_cmd[2]\, sdram|sd_cmd[2], trs80_mist, 1
instance = comp, \sdram|sd_cmd~8\, sdram|sd_cmd~8, trs80_mist, 1
instance = comp, \sdram|sd_cmd~9\, sdram|sd_cmd~9, trs80_mist, 1
instance = comp, \sdram|sd_cmd[3]\, sdram|sd_cmd[3], trs80_mist, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\, pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, trs80_mist, 1
instance = comp, \vga|Add2~0\, vga|Add2~0, trs80_mist, 1
instance = comp, \vga|h_cnt[0]\, vga|h_cnt[0], trs80_mist, 1
instance = comp, \vga|Add2~2\, vga|Add2~2, trs80_mist, 1
instance = comp, \vga|h_cnt[1]\, vga|h_cnt[1], trs80_mist, 1
instance = comp, \vga|Add2~4\, vga|Add2~4, trs80_mist, 1
instance = comp, \vga|h_cnt[2]\, vga|h_cnt[2], trs80_mist, 1
instance = comp, \vga|Add2~6\, vga|Add2~6, trs80_mist, 1
instance = comp, \vga|h_cnt[3]\, vga|h_cnt[3], trs80_mist, 1
instance = comp, \vga|Add2~8\, vga|Add2~8, trs80_mist, 1
instance = comp, \vga|h_cnt[4]\, vga|h_cnt[4], trs80_mist, 1
instance = comp, \vga|Add2~10\, vga|Add2~10, trs80_mist, 1
instance = comp, \vga|Equal0~1\, vga|Equal0~1, trs80_mist, 1
instance = comp, \vga|Add2~16\, vga|Add2~16, trs80_mist, 1
instance = comp, \vga|Add2~18\, vga|Add2~18, trs80_mist, 1
instance = comp, \vga|h_cnt~1\, vga|h_cnt~1, trs80_mist, 1
instance = comp, \vga|h_cnt[9]\, vga|h_cnt[9], trs80_mist, 1
instance = comp, \vga|Equal0~0\, vga|Equal0~0, trs80_mist, 1
instance = comp, \vga|Equal0~2\, vga|Equal0~2, trs80_mist, 1
instance = comp, \vga|h_cnt~3\, vga|h_cnt~3, trs80_mist, 1
instance = comp, \vga|h_cnt[5]\, vga|h_cnt[5], trs80_mist, 1
instance = comp, \vga|Add2~12\, vga|Add2~12, trs80_mist, 1
instance = comp, \vga|h_cnt~0\, vga|h_cnt~0, trs80_mist, 1
instance = comp, \vga|h_cnt[6]\, vga|h_cnt[6], trs80_mist, 1
instance = comp, \vga|Add2~14\, vga|Add2~14, trs80_mist, 1
instance = comp, \vga|h_cnt[7]\, vga|h_cnt[7], trs80_mist, 1
instance = comp, \vga|h_cnt~2\, vga|h_cnt~2, trs80_mist, 1
instance = comp, \vga|h_cnt[8]\, vga|h_cnt[8], trs80_mist, 1
instance = comp, \vga|Equal1~0\, vga|Equal1~0, trs80_mist, 1
instance = comp, \vga|Equal1~1\, vga|Equal1~1, trs80_mist, 1
instance = comp, \vga|Equal1~2\, vga|Equal1~2, trs80_mist, 1
instance = comp, \vga|hs~0\, vga|hs~0, trs80_mist, 1
instance = comp, \vga|hs\, vga|hs, trs80_mist, 1
instance = comp, \user_io|Decoder0~2\, user_io|Decoder0~2, trs80_mist, 1
instance = comp, \user_io|but_sw[4]~0\, user_io|but_sw[4]~0, trs80_mist, 1
instance = comp, \user_io|but_sw[4]\, user_io|but_sw[4], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[0]~10\, scandoubler|sd_hcnt[0]~10, trs80_mist, 1
instance = comp, \scandoubler|hcnt[0]~10\, scandoubler|hcnt[0]~10, trs80_mist, 1
instance = comp, \scandoubler|hsD\, scandoubler|hsD, trs80_mist, 1
instance = comp, \scandoubler|always4~0\, scandoubler|always4~0, trs80_mist, 1
instance = comp, \scandoubler|hcnt[0]\, scandoubler|hcnt[0], trs80_mist, 1
instance = comp, \scandoubler|hs_max[0]~feeder\, scandoubler|hs_max[0]~feeder, trs80_mist, 1
instance = comp, \scandoubler|hs_max[0]\, scandoubler|hs_max[0], trs80_mist, 1
instance = comp, \scandoubler|hcnt[1]~12\, scandoubler|hcnt[1]~12, trs80_mist, 1
instance = comp, \scandoubler|hcnt[1]\, scandoubler|hcnt[1], trs80_mist, 1
instance = comp, \scandoubler|hcnt[2]~14\, scandoubler|hcnt[2]~14, trs80_mist, 1
instance = comp, \scandoubler|hcnt[2]\, scandoubler|hcnt[2], trs80_mist, 1
instance = comp, \scandoubler|hcnt[3]~16\, scandoubler|hcnt[3]~16, trs80_mist, 1
instance = comp, \scandoubler|hcnt[3]\, scandoubler|hcnt[3], trs80_mist, 1
instance = comp, \scandoubler|hcnt[4]~18\, scandoubler|hcnt[4]~18, trs80_mist, 1
instance = comp, \scandoubler|hcnt[4]\, scandoubler|hcnt[4], trs80_mist, 1
instance = comp, \scandoubler|hcnt[5]~20\, scandoubler|hcnt[5]~20, trs80_mist, 1
instance = comp, \scandoubler|hcnt[5]\, scandoubler|hcnt[5], trs80_mist, 1
instance = comp, \scandoubler|hcnt[6]~22\, scandoubler|hcnt[6]~22, trs80_mist, 1
instance = comp, \scandoubler|hcnt[6]\, scandoubler|hcnt[6], trs80_mist, 1
instance = comp, \scandoubler|hs_max[6]\, scandoubler|hs_max[6], trs80_mist, 1
instance = comp, \scandoubler|hcnt[7]~24\, scandoubler|hcnt[7]~24, trs80_mist, 1
instance = comp, \scandoubler|hcnt[7]\, scandoubler|hcnt[7], trs80_mist, 1
instance = comp, \scandoubler|hs_max[7]~feeder\, scandoubler|hs_max[7]~feeder, trs80_mist, 1
instance = comp, \scandoubler|hs_max[7]\, scandoubler|hs_max[7], trs80_mist, 1
instance = comp, \scandoubler|Equal0~5\, scandoubler|Equal0~5, trs80_mist, 1
instance = comp, \scandoubler|hs_max[4]\, scandoubler|hs_max[4], trs80_mist, 1
instance = comp, \scandoubler|hs_max[5]~feeder\, scandoubler|hs_max[5]~feeder, trs80_mist, 1
instance = comp, \scandoubler|hs_max[5]\, scandoubler|hs_max[5], trs80_mist, 1
instance = comp, \scandoubler|Equal0~4\, scandoubler|Equal0~4, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[8]~26\, scandoubler|sd_hcnt[8]~26, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[9]~28\, scandoubler|sd_hcnt[9]~28, trs80_mist, 1
instance = comp, \scandoubler|hcnt[8]~26\, scandoubler|hcnt[8]~26, trs80_mist, 1
instance = comp, \scandoubler|hcnt[8]\, scandoubler|hcnt[8], trs80_mist, 1
instance = comp, \scandoubler|hcnt[9]~28\, scandoubler|hcnt[9]~28, trs80_mist, 1
instance = comp, \scandoubler|hcnt[9]\, scandoubler|hcnt[9], trs80_mist, 1
instance = comp, \scandoubler|hs_max[9]~feeder\, scandoubler|hs_max[9]~feeder, trs80_mist, 1
instance = comp, \scandoubler|hs_max[9]\, scandoubler|hs_max[9], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[9]\, scandoubler|sd_hcnt[9], trs80_mist, 1
instance = comp, \scandoubler|hs_max[8]\, scandoubler|hs_max[8], trs80_mist, 1
instance = comp, \scandoubler|Equal0~0\, scandoubler|Equal0~0, trs80_mist, 1
instance = comp, \scandoubler|hs_max[2]\, scandoubler|hs_max[2], trs80_mist, 1
instance = comp, \scandoubler|hs_max[3]~feeder\, scandoubler|hs_max[3]~feeder, trs80_mist, 1
instance = comp, \scandoubler|hs_max[3]\, scandoubler|hs_max[3], trs80_mist, 1
instance = comp, \scandoubler|Equal0~1\, scandoubler|Equal0~1, trs80_mist, 1
instance = comp, \scandoubler|hs_max[1]\, scandoubler|hs_max[1], trs80_mist, 1
instance = comp, \scandoubler|Equal0~2\, scandoubler|Equal0~2, trs80_mist, 1
instance = comp, \scandoubler|Equal0~3\, scandoubler|Equal0~3, trs80_mist, 1
instance = comp, \scandoubler|Equal0~6\, scandoubler|Equal0~6, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[0]\, scandoubler|sd_hcnt[0], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[1]~12\, scandoubler|sd_hcnt[1]~12, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[1]\, scandoubler|sd_hcnt[1], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[2]~14\, scandoubler|sd_hcnt[2]~14, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[2]\, scandoubler|sd_hcnt[2], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[3]~16\, scandoubler|sd_hcnt[3]~16, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[3]\, scandoubler|sd_hcnt[3], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[4]~18\, scandoubler|sd_hcnt[4]~18, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[4]\, scandoubler|sd_hcnt[4], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[5]~20\, scandoubler|sd_hcnt[5]~20, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[5]\, scandoubler|sd_hcnt[5], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[6]~22\, scandoubler|sd_hcnt[6]~22, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[6]\, scandoubler|sd_hcnt[6], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[7]~24\, scandoubler|sd_hcnt[7]~24, trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[7]\, scandoubler|sd_hcnt[7], trs80_mist, 1
instance = comp, \scandoubler|sd_hcnt[8]\, scandoubler|sd_hcnt[8], trs80_mist, 1
instance = comp, \scandoubler|hs_rise[8]~feeder\, scandoubler|hs_rise[8]~feeder, trs80_mist, 1
instance = comp, \scandoubler|always3~0\, scandoubler|always3~0, trs80_mist, 1
instance = comp, \scandoubler|hs_rise[8]\, scandoubler|hs_rise[8], trs80_mist, 1
instance = comp, \scandoubler|hs_rise[9]~feeder\, scandoubler|hs_rise[9]~feeder, trs80_mist, 1
instance = comp, \scandoubler|hs_rise[9]\, scandoubler|hs_rise[9], trs80_mist, 1
instance = comp, \scandoubler|Equal1~0\, scandoubler|Equal1~0, trs80_mist, 1
instance = comp, \scandoubler|hs_rise[5]\, scandoubler|hs_rise[5], trs80_mist, 1
instance = comp, \scandoubler|hs_rise[4]~feeder\, scandoubler|hs_rise[4]~feeder, trs80_mist, 1
instance = comp, \scandoubler|hs_rise[4]\, scandoubler|hs_rise[4], trs80_mist, 1
instance = comp, \scandoubler|Equal1~3\, scandoubler|Equal1~3, trs80_mist, 1
instance = comp, \scandoubler|hs_rise[3]\, scandoubler|hs_rise[3], trs80_mist, 1
instance = comp, \scandoubler|hs_rise[2]~feeder\, scandoubler|hs_rise[2]~feeder, trs80_mist, 1
instance = comp, \scandoubler|hs_rise[2]\, scandoubler|hs_rise[2], trs80_mist, 1
instance = comp, \scandoubler|Equal1~2\, scandoubler|Equal1~2, trs80_mist, 1
instance = comp, \scandoubler|hs_rise[6]\, scandoubler|hs_rise[6], trs80_mist, 1
instance = comp, \scandoubler|hs_rise[7]~feeder\, scandoubler|hs_rise[7]~feeder, trs80_mist, 1
instance = comp, \scandoubler|hs_rise[7]\, scandoubler|hs_rise[7], trs80_mist, 1
instance = comp, \scandoubler|Equal1~4\, scandoubler|Equal1~4, trs80_mist, 1
instance = comp, \scandoubler|hs_rise[1]\, scandoubler|hs_rise[1], trs80_mist, 1
instance = comp, \scandoubler|hs_rise[0]\, scandoubler|hs_rise[0], trs80_mist, 1
instance = comp, \scandoubler|Equal1~1\, scandoubler|Equal1~1, trs80_mist, 1
instance = comp, \scandoubler|Equal1~5\, scandoubler|Equal1~5, trs80_mist, 1
instance = comp, \scandoubler|hs_sd~0\, scandoubler|hs_sd~0, trs80_mist, 1
instance = comp, \scandoubler|hs_sd\, scandoubler|hs_sd, trs80_mist, 1
instance = comp, \scandoubler|hs_out\, scandoubler|hs_out, trs80_mist, 1
instance = comp, \vga|Add9~0\, vga|Add9~0, trs80_mist, 1
instance = comp, \vga|Equal1~3\, vga|Equal1~3, trs80_mist, 1
instance = comp, \vga|v_cnt[0]\, vga|v_cnt[0], trs80_mist, 1
instance = comp, \vga|Add9~2\, vga|Add9~2, trs80_mist, 1
instance = comp, \vga|v_cnt[1]\, vga|v_cnt[1], trs80_mist, 1
instance = comp, \vga|Add9~12\, vga|Add9~12, trs80_mist, 1
instance = comp, \vga|Add9~14\, vga|Add9~14, trs80_mist, 1
instance = comp, \vga|v_cnt[7]\, vga|v_cnt[7], trs80_mist, 1
instance = comp, \vga|Add9~16\, vga|Add9~16, trs80_mist, 1
instance = comp, \vga|v_cnt~2\, vga|v_cnt~2, trs80_mist, 1
instance = comp, \vga|v_cnt[8]\, vga|v_cnt[8], trs80_mist, 1
instance = comp, \vga|Add9~18\, vga|Add9~18, trs80_mist, 1
instance = comp, \vga|v_cnt[9]\, vga|v_cnt[9], trs80_mist, 1
instance = comp, \vga|Add9~4\, vga|Add9~4, trs80_mist, 1
instance = comp, \vga|v_cnt[2]\, vga|v_cnt[2], trs80_mist, 1
instance = comp, \vga|Add9~6\, vga|Add9~6, trs80_mist, 1
instance = comp, \vga|v_cnt~3\, vga|v_cnt~3, trs80_mist, 1
instance = comp, \vga|v_cnt[3]\, vga|v_cnt[3], trs80_mist, 1
instance = comp, \vga|Add9~8\, vga|Add9~8, trs80_mist, 1
instance = comp, \vga|v_cnt~1\, vga|v_cnt~1, trs80_mist, 1
instance = comp, \vga|v_cnt[4]\, vga|v_cnt[4], trs80_mist, 1
instance = comp, \vga|Equal3~0\, vga|Equal3~0, trs80_mist, 1
instance = comp, \vga|Equal3~1\, vga|Equal3~1, trs80_mist, 1
instance = comp, \vga|Equal3~2\, vga|Equal3~2, trs80_mist, 1
instance = comp, \vga|Add9~10\, vga|Add9~10, trs80_mist, 1
instance = comp, \vga|v_cnt~0\, vga|v_cnt~0, trs80_mist, 1
instance = comp, \vga|v_cnt[5]\, vga|v_cnt[5], trs80_mist, 1
instance = comp, \vga|v_cnt[6]\, vga|v_cnt[6], trs80_mist, 1
instance = comp, \vga|Equal5~0\, vga|Equal5~0, trs80_mist, 1
instance = comp, \vga|vs~4\, vga|vs~4, trs80_mist, 1
instance = comp, \vga|vs~2\, vga|vs~2, trs80_mist, 1
instance = comp, \vga|vs~3\, vga|vs~3, trs80_mist, 1
instance = comp, \vga|vs\, vga|vs, trs80_mist, 1
instance = comp, \VGA_HS~0\, VGA_HS~0, trs80_mist, 1
instance = comp, \scandoubler|vs_out\, scandoubler|vs_out, trs80_mist, 1
instance = comp, \VGA_VS~0\, VGA_VS~0, trs80_mist, 1
instance = comp, \scandoubler|scanline~0\, scandoubler|scanline~0, trs80_mist, 1
instance = comp, \scandoubler|scanline~1\, scandoubler|scanline~1, trs80_mist, 1
instance = comp, \scandoubler|scanline\, scandoubler|scanline, trs80_mist, 1
instance = comp, \trs_vid|Shift~0\, trs_vid|Shift~0, trs80_mist, 1
instance = comp, \trs_vid|Shift~1\, trs_vid|Shift~1, trs80_mist, 1
instance = comp, \trs_vid|Blank\, trs_vid|Blank, trs80_mist, 1
instance = comp, \trs_vid|Equal5~0\, trs_vid|Equal5~0, trs80_mist, 1
instance = comp, \trs_vid|Shift~2\, trs_vid|Shift~2, trs80_mist, 1
instance = comp, \trs_vid|Shift~28\, trs_vid|Shift~28, trs80_mist, 1
instance = comp, \trs_vid|Shift~29\, trs_vid|Shift~29, trs80_mist, 1
instance = comp, \trs_vid|Shift~4\, trs_vid|Shift~4, trs80_mist, 1
instance = comp, \trs_vid|Shift~5\, trs_vid|Shift~5, trs80_mist, 1
instance = comp, \trs_vid|Shift~6\, trs_vid|Shift~6, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~69\, trs_vid|z25|Mux4~69, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~65\, trs_vid|z25|Mux4~65, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~66\, trs_vid|z25|Mux4~66, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~67\, trs_vid|z25|Mux4~67, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~68\, trs_vid|z25|Mux4~68, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~70\, trs_vid|z25|Mux4~70, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~82\, trs_vid|z25|Mux4~82, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~79\, trs_vid|z25|Mux4~79, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~80\, trs_vid|z25|Mux4~80, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~81\, trs_vid|z25|Mux4~81, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~83\, trs_vid|z25|Mux4~83, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~71\, trs_vid|z25|Mux4~71, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~72\, trs_vid|z25|Mux4~72, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~76\, trs_vid|z25|Mux4~76, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~73\, trs_vid|z25|Mux4~73, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~74\, trs_vid|z25|Mux4~74, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~75\, trs_vid|z25|Mux4~75, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~77\, trs_vid|z25|Mux4~77, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~78\, trs_vid|z25|Mux4~78, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~84\, trs_vid|z25|Mux4~84, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~4\, trs_vid|z25|Mux4~4, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~0\, trs_vid|z25|Mux4~0, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~1\, trs_vid|z25|Mux4~1, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~2\, trs_vid|z25|Mux4~2, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~3\, trs_vid|z25|Mux4~3, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~5\, trs_vid|z25|Mux4~5, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~10\, trs_vid|z25|Mux4~10, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~6\, trs_vid|z25|Mux4~6, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~7\, trs_vid|z25|Mux4~7, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~8\, trs_vid|z25|Mux4~8, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~9\, trs_vid|z25|Mux4~9, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~11\, trs_vid|z25|Mux4~11, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~12\, trs_vid|z25|Mux4~12, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~17\, trs_vid|z25|Mux4~17, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~13\, trs_vid|z25|Mux4~13, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~15\, trs_vid|z25|Mux4~15, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~14\, trs_vid|z25|Mux4~14, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~16\, trs_vid|z25|Mux4~16, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~18\, trs_vid|z25|Mux4~18, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~19\, trs_vid|z25|Mux4~19, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~40\, trs_vid|z25|Mux4~40, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~44\, trs_vid|z25|Mux4~44, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~41\, trs_vid|z25|Mux4~41, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~42\, trs_vid|z25|Mux4~42, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~43\, trs_vid|z25|Mux4~43, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~45\, trs_vid|z25|Mux4~45, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~58\, trs_vid|z25|Mux4~58, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~59\, trs_vid|z25|Mux4~59, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~60\, trs_vid|z25|Mux4~60, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~61\, trs_vid|z25|Mux4~61, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~62\, trs_vid|z25|Mux4~62, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~46\, trs_vid|z25|Mux4~46, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~47\, trs_vid|z25|Mux4~47, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~48\, trs_vid|z25|Mux4~48, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~49\, trs_vid|z25|Mux4~49, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~50\, trs_vid|z25|Mux4~50, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~55\, trs_vid|z25|Mux4~55, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~51\, trs_vid|z25|Mux4~51, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~53\, trs_vid|z25|Mux4~53, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~52\, trs_vid|z25|Mux4~52, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~54\, trs_vid|z25|Mux4~54, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~56\, trs_vid|z25|Mux4~56, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~57\, trs_vid|z25|Mux4~57, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~63\, trs_vid|z25|Mux4~63, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~20\, trs_vid|z25|Mux4~20, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~21\, trs_vid|z25|Mux4~21, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~22\, trs_vid|z25|Mux4~22, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~23\, trs_vid|z25|Mux4~23, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~24\, trs_vid|z25|Mux4~24, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~30\, trs_vid|z25|Mux4~30, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~31\, trs_vid|z25|Mux4~31, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~32\, trs_vid|z25|Mux4~32, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~25\, trs_vid|z25|Mux4~25, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~27\, trs_vid|z25|Mux4~27, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~26\, trs_vid|z25|Mux4~26, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~28\, trs_vid|z25|Mux4~28, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~29\, trs_vid|z25|Mux4~29, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~33\, trs_vid|z25|Mux4~33, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~34\, trs_vid|z25|Mux4~34, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~37\, trs_vid|z25|Mux4~37, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~35\, trs_vid|z25|Mux4~35, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~36\, trs_vid|z25|Mux4~36, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~38\, trs_vid|z25|Mux4~38, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~39\, trs_vid|z25|Mux4~39, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~64\, trs_vid|z25|Mux4~64, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux4~85\, trs_vid|z25|Mux4~85, trs80_mist, 1
instance = comp, \trs_vid|Shift~37\, trs_vid|Shift~37, trs80_mist, 1
instance = comp, \trs_vid|Shift~38\, trs_vid|Shift~38, trs80_mist, 1
instance = comp, \trs_vid|Shift[0]\, trs_vid|Shift[0], trs80_mist, 1
instance = comp, \trs_vid|Shift~33\, trs_vid|Shift~33, trs80_mist, 1
instance = comp, \trs_vid|Shift~23\, trs_vid|Shift~23, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~0\, trs_vid|z25|Mux3~0, trs80_mist, 1
instance = comp, \trs_vid|Shift~34\, trs_vid|Shift~34, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~78\, trs_vid|z25|Mux0~78, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~2\, trs_vid|z25|Mux3~2, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~3\, trs_vid|z25|Mux3~3, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~1\, trs_vid|z25|Mux3~1, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~4\, trs_vid|z25|Mux3~4, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~5\, trs_vid|z25|Mux3~5, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~9\, trs_vid|z25|Mux3~9, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~7\, trs_vid|z25|Mux3~7, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~6\, trs_vid|z25|Mux3~6, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~8\, trs_vid|z25|Mux3~8, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~10\, trs_vid|z25|Mux3~10, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~15\, trs_vid|z25|Mux3~15, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~11\, trs_vid|z25|Mux3~11, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~13\, trs_vid|z25|Mux3~13, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~12\, trs_vid|z25|Mux3~12, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~14\, trs_vid|z25|Mux3~14, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~16\, trs_vid|z25|Mux3~16, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~17\, trs_vid|z25|Mux3~17, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~19\, trs_vid|z25|Mux3~19, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~18\, trs_vid|z25|Mux3~18, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~21\, trs_vid|z25|Mux3~21, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~20\, trs_vid|z25|Mux3~20, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~22\, trs_vid|z25|Mux3~22, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~23\, trs_vid|z25|Mux3~23, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~40\, trs_vid|z25|Mux3~40, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~39\, trs_vid|z25|Mux3~39, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~75\, trs_vid|z25|Mux3~75, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~76\, trs_vid|z25|Mux3~76, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~54\, trs_vid|z25|Mux3~54, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~55\, trs_vid|z25|Mux3~55, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~56\, trs_vid|z25|Mux3~56, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~57\, trs_vid|z25|Mux3~57, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~45\, trs_vid|z25|Mux3~45, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~41\, trs_vid|z25|Mux3~41, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~42\, trs_vid|z25|Mux3~42, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~43\, trs_vid|z25|Mux3~43, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~44\, trs_vid|z25|Mux3~44, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~46\, trs_vid|z25|Mux3~46, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~47\, trs_vid|z25|Mux3~47, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~51\, trs_vid|z25|Mux3~51, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~48\, trs_vid|z25|Mux3~48, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~49\, trs_vid|z25|Mux3~49, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~50\, trs_vid|z25|Mux3~50, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~52\, trs_vid|z25|Mux3~52, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~53\, trs_vid|z25|Mux3~53, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~58\, trs_vid|z25|Mux3~58, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~35\, trs_vid|z25|Mux3~35, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~36\, trs_vid|z25|Mux3~36, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~37\, trs_vid|z25|Mux3~37, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~27\, trs_vid|z25|Mux3~27, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~24\, trs_vid|z25|Mux3~24, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~25\, trs_vid|z25|Mux3~25, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~26\, trs_vid|z25|Mux3~26, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~28\, trs_vid|z25|Mux3~28, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~29\, trs_vid|z25|Mux3~29, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~30\, trs_vid|z25|Mux3~30, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~31\, trs_vid|z25|Mux3~31, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~32\, trs_vid|z25|Mux3~32, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~33\, trs_vid|z25|Mux3~33, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~34\, trs_vid|z25|Mux3~34, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~38\, trs_vid|z25|Mux3~38, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~59\, trs_vid|z25|Mux3~59, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~0\, trs_vid|z25|Mux2~0, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~72\, trs_vid|z25|Mux3~72, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~60\, trs_vid|z25|Mux3~60, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~61\, trs_vid|z25|Mux3~61, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~62\, trs_vid|z25|Mux3~62, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~63\, trs_vid|z25|Mux3~63, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~64\, trs_vid|z25|Mux3~64, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~65\, trs_vid|z25|Mux3~65, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~69\, trs_vid|z25|Mux3~69, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~66\, trs_vid|z25|Mux3~66, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~67\, trs_vid|z25|Mux3~67, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~68\, trs_vid|z25|Mux3~68, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~70\, trs_vid|z25|Mux3~70, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~71\, trs_vid|z25|Mux3~71, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~73\, trs_vid|z25|Mux3~73, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux3~74\, trs_vid|z25|Mux3~74, trs80_mist, 1
instance = comp, \trs_vid|Shift~35\, trs_vid|Shift~35, trs80_mist, 1
instance = comp, \trs_vid|Shift~36\, trs_vid|Shift~36, trs80_mist, 1
instance = comp, \trs_vid|Shift[1]\, trs_vid|Shift[1], trs80_mist, 1
instance = comp, \trs_vid|Shift~27\, trs_vid|Shift~27, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~1\, trs_vid|z25|Mux2~1, trs80_mist, 1
instance = comp, \trs_vid|Shift~30\, trs_vid|Shift~30, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~18\, trs_vid|z25|Mux2~18, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~19\, trs_vid|z25|Mux2~19, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~20\, trs_vid|z25|Mux2~20, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~6\, trs_vid|z25|Mux2~6, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~2\, trs_vid|z25|Mux2~2, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~3\, trs_vid|z25|Mux2~3, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~4\, trs_vid|z25|Mux2~4, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~5\, trs_vid|z25|Mux2~5, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~7\, trs_vid|z25|Mux2~7, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~8\, trs_vid|z25|Mux2~8, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~9\, trs_vid|z25|Mux2~9, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~10\, trs_vid|z25|Mux2~10, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~11\, trs_vid|z25|Mux2~11, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~15\, trs_vid|z25|Mux2~15, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~12\, trs_vid|z25|Mux2~12, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~13\, trs_vid|z25|Mux2~13, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~14\, trs_vid|z25|Mux2~14, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~16\, trs_vid|z25|Mux2~16, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~17\, trs_vid|z25|Mux2~17, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~21\, trs_vid|z25|Mux2~21, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~71\, trs_vid|z25|Mux2~71, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~72\, trs_vid|z25|Mux2~72, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~81\, trs_vid|z25|Mux2~81, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~82\, trs_vid|z25|Mux2~82, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~83\, trs_vid|z25|Mux2~83, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~73\, trs_vid|z25|Mux2~73, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~74\, trs_vid|z25|Mux2~74, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~86\, trs_vid|z25|Mux2~86, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~87\, trs_vid|z25|Mux2~87, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~75\, trs_vid|z25|Mux2~75, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~78\, trs_vid|z25|Mux2~78, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~76\, trs_vid|z25|Mux2~76, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~77\, trs_vid|z25|Mux2~77, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~79\, trs_vid|z25|Mux2~79, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~80\, trs_vid|z25|Mux2~80, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~84\, trs_vid|z25|Mux2~84, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~43\, trs_vid|z25|Mux2~43, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~40\, trs_vid|z25|Mux2~40, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~41\, trs_vid|z25|Mux2~41, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~42\, trs_vid|z25|Mux2~42, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~44\, trs_vid|z25|Mux2~44, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~22\, trs_vid|z25|Mux2~22, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~26\, trs_vid|z25|Mux2~26, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~24\, trs_vid|z25|Mux2~24, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~23\, trs_vid|z25|Mux2~23, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~25\, trs_vid|z25|Mux2~25, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~27\, trs_vid|z25|Mux2~27, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~37\, trs_vid|z25|Mux2~37, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~33\, trs_vid|z25|Mux2~33, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~34\, trs_vid|z25|Mux2~34, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~35\, trs_vid|z25|Mux2~35, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~36\, trs_vid|z25|Mux2~36, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~38\, trs_vid|z25|Mux2~38, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~29\, trs_vid|z25|Mux2~29, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~28\, trs_vid|z25|Mux2~28, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~31\, trs_vid|z25|Mux2~31, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~30\, trs_vid|z25|Mux2~30, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~32\, trs_vid|z25|Mux2~32, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~39\, trs_vid|z25|Mux2~39, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~45\, trs_vid|z25|Mux2~45, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~63\, trs_vid|z25|Mux2~63, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~67\, trs_vid|z25|Mux2~67, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~65\, trs_vid|z25|Mux2~65, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~64\, trs_vid|z25|Mux2~64, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~66\, trs_vid|z25|Mux2~66, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~68\, trs_vid|z25|Mux2~68, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~47\, trs_vid|z25|Mux2~47, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~46\, trs_vid|z25|Mux2~46, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~49\, trs_vid|z25|Mux2~49, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~48\, trs_vid|z25|Mux2~48, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~50\, trs_vid|z25|Mux2~50, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~51\, trs_vid|z25|Mux2~51, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~52\, trs_vid|z25|Mux2~52, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~54\, trs_vid|z25|Mux2~54, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~53\, trs_vid|z25|Mux2~53, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~55\, trs_vid|z25|Mux2~55, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~56\, trs_vid|z25|Mux2~56, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~60\, trs_vid|z25|Mux2~60, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~57\, trs_vid|z25|Mux2~57, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~58\, trs_vid|z25|Mux2~58, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~59\, trs_vid|z25|Mux2~59, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~61\, trs_vid|z25|Mux2~61, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~62\, trs_vid|z25|Mux2~62, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~69\, trs_vid|z25|Mux2~69, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~70\, trs_vid|z25|Mux2~70, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux2~85\, trs_vid|z25|Mux2~85, trs80_mist, 1
instance = comp, \trs_vid|Shift~31\, trs_vid|Shift~31, trs80_mist, 1
instance = comp, \trs_vid|Shift~32\, trs_vid|Shift~32, trs80_mist, 1
instance = comp, \trs_vid|Shift[2]\, trs_vid|Shift[2], trs80_mist, 1
instance = comp, \trs_vid|Shift~22\, trs_vid|Shift~22, trs80_mist, 1
instance = comp, \trs_vid|Shift~24\, trs_vid|Shift~24, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~65\, trs_vid|z25|Mux1~65, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~67\, trs_vid|z25|Mux1~67, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~66\, trs_vid|z25|Mux1~66, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~68\, trs_vid|z25|Mux1~68, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~69\, trs_vid|z25|Mux1~69, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~70\, trs_vid|z25|Mux1~70, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~61\, trs_vid|z25|Mux1~61, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~60\, trs_vid|z25|Mux1~60, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~63\, trs_vid|z25|Mux1~63, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~62\, trs_vid|z25|Mux1~62, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~64\, trs_vid|z25|Mux1~64, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~71\, trs_vid|z25|Mux1~71, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~23\, trs_vid|z25|Mux1~23, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~24\, trs_vid|z25|Mux1~24, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~25\, trs_vid|z25|Mux1~25, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~32\, trs_vid|z25|Mux1~32, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~33\, trs_vid|z25|Mux1~33, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~34\, trs_vid|z25|Mux1~34, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~28\, trs_vid|z25|Mux1~28, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~29\, trs_vid|z25|Mux1~29, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~30\, trs_vid|z25|Mux1~30, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~26\, trs_vid|z25|Mux1~26, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~27\, trs_vid|z25|Mux1~27, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~31\, trs_vid|z25|Mux1~31, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~35\, trs_vid|z25|Mux1~35, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~56\, trs_vid|z25|Mux1~56, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~53\, trs_vid|z25|Mux1~53, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~54\, trs_vid|z25|Mux1~54, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~55\, trs_vid|z25|Mux1~55, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~52\, trs_vid|z25|Mux1~52, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~57\, trs_vid|z25|Mux1~57, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~49\, trs_vid|z25|Mux1~49, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~45\, trs_vid|z25|Mux1~45, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~46\, trs_vid|z25|Mux1~46, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~47\, trs_vid|z25|Mux1~47, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~48\, trs_vid|z25|Mux1~48, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~50\, trs_vid|z25|Mux1~50, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~43\, trs_vid|z25|Mux1~43, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~42\, trs_vid|z25|Mux1~42, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~41\, trs_vid|z25|Mux1~41, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~44\, trs_vid|z25|Mux1~44, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~51\, trs_vid|z25|Mux1~51, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~36\, trs_vid|z25|Mux1~36, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~37\, trs_vid|z25|Mux1~37, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~38\, trs_vid|z25|Mux1~38, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~39\, trs_vid|z25|Mux1~39, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~40\, trs_vid|z25|Mux1~40, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~58\, trs_vid|z25|Mux1~58, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~59\, trs_vid|z25|Mux1~59, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~3\, trs_vid|z25|Mux1~3, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~1\, trs_vid|z25|Mux1~1, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~0\, trs_vid|z25|Mux1~0, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~2\, trs_vid|z25|Mux1~2, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~4\, trs_vid|z25|Mux1~4, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~18\, trs_vid|z25|Mux1~18, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~17\, trs_vid|z25|Mux1~17, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~20\, trs_vid|z25|Mux1~20, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~19\, trs_vid|z25|Mux1~19, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~21\, trs_vid|z25|Mux1~21, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~11\, trs_vid|z25|Mux1~11, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~12\, trs_vid|z25|Mux1~12, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~13\, trs_vid|z25|Mux1~13, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~14\, trs_vid|z25|Mux1~14, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~15\, trs_vid|z25|Mux1~15, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~9\, trs_vid|z25|Mux1~9, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~5\, trs_vid|z25|Mux1~5, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~7\, trs_vid|z25|Mux1~7, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~6\, trs_vid|z25|Mux1~6, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~8\, trs_vid|z25|Mux1~8, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~10\, trs_vid|z25|Mux1~10, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~16\, trs_vid|z25|Mux1~16, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~22\, trs_vid|z25|Mux1~22, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux1~72\, trs_vid|z25|Mux1~72, trs80_mist, 1
instance = comp, \trs_vid|Shift~25\, trs_vid|Shift~25, trs80_mist, 1
instance = comp, \trs_vid|Shift~26\, trs_vid|Shift~26, trs80_mist, 1
instance = comp, \trs_vid|Shift[3]\, trs_vid|Shift[3], trs80_mist, 1
instance = comp, \trs_vid|Shift~7\, trs_vid|Shift~7, trs80_mist, 1
instance = comp, \trs_vid|Shift~11\, trs_vid|Shift~11, trs80_mist, 1
instance = comp, \trs_vid|Shift~10\, trs_vid|Shift~10, trs80_mist, 1
instance = comp, \trs_vid|Shift~12\, trs_vid|Shift~12, trs80_mist, 1
instance = comp, \trs_vid|Shift~14\, trs_vid|Shift~14, trs80_mist, 1
instance = comp, \trs_vid|Shift~9\, trs_vid|Shift~9, trs80_mist, 1
instance = comp, \trs_vid|Shift~13\, trs_vid|Shift~13, trs80_mist, 1
instance = comp, \trs_vid|Shift~15\, trs_vid|Shift~15, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~32\, trs_vid|z25|Mux0~32, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~28\, trs_vid|z25|Mux0~28, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~29\, trs_vid|z25|Mux0~29, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~30\, trs_vid|z25|Mux0~30, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~31\, trs_vid|z25|Mux0~31, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~33\, trs_vid|z25|Mux0~33, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~22\, trs_vid|z25|Mux0~22, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~24\, trs_vid|z25|Mux0~24, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~23\, trs_vid|z25|Mux0~23, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~25\, trs_vid|z25|Mux0~25, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~26\, trs_vid|z25|Mux0~26, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~27\, trs_vid|z25|Mux0~27, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~34\, trs_vid|z25|Mux0~34, trs80_mist, 1
instance = comp, \trs_vid|Shift~16\, trs_vid|Shift~16, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~4\, trs_vid|z25|Mux0~4, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~2\, trs_vid|z25|Mux0~2, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~1\, trs_vid|z25|Mux0~1, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~3\, trs_vid|z25|Mux0~3, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~0\, trs_vid|z25|Mux0~0, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~5\, trs_vid|z25|Mux0~5, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~19\, trs_vid|z25|Mux0~19, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~15\, trs_vid|z25|Mux0~15, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~16\, trs_vid|z25|Mux0~16, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~17\, trs_vid|z25|Mux0~17, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~18\, trs_vid|z25|Mux0~18, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~20\, trs_vid|z25|Mux0~20, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~12\, trs_vid|z25|Mux0~12, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~11\, trs_vid|z25|Mux0~11, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~13\, trs_vid|z25|Mux0~13, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~9\, trs_vid|z25|Mux0~9, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~6\, trs_vid|z25|Mux0~6, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~7\, trs_vid|z25|Mux0~7, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~8\, trs_vid|z25|Mux0~8, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~10\, trs_vid|z25|Mux0~10, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~14\, trs_vid|z25|Mux0~14, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~21\, trs_vid|z25|Mux0~21, trs80_mist, 1
instance = comp, \trs_vid|Shift~8\, trs_vid|Shift~8, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~72\, trs_vid|z25|Mux0~72, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~71\, trs_vid|z25|Mux0~71, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~73\, trs_vid|z25|Mux0~73, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~74\, trs_vid|z25|Mux0~74, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~75\, trs_vid|z25|Mux0~75, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~76\, trs_vid|z25|Mux0~76, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~77\, trs_vid|z25|Mux0~77, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~68\, trs_vid|z25|Mux0~68, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~64\, trs_vid|z25|Mux0~64, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~65\, trs_vid|z25|Mux0~65, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~66\, trs_vid|z25|Mux0~66, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~67\, trs_vid|z25|Mux0~67, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~69\, trs_vid|z25|Mux0~69, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~58\, trs_vid|z25|Mux0~58, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~62\, trs_vid|z25|Mux0~62, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~60\, trs_vid|z25|Mux0~60, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~59\, trs_vid|z25|Mux0~59, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~61\, trs_vid|z25|Mux0~61, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~63\, trs_vid|z25|Mux0~63, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~70\, trs_vid|z25|Mux0~70, trs80_mist, 1
instance = comp, \trs_vid|Shift~17\, trs_vid|Shift~17, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~51\, trs_vid|z25|Mux0~51, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~52\, trs_vid|z25|Mux0~52, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~53\, trs_vid|z25|Mux0~53, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~54\, trs_vid|z25|Mux0~54, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~55\, trs_vid|z25|Mux0~55, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~56\, trs_vid|z25|Mux0~56, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~47\, trs_vid|z25|Mux0~47, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~45\, trs_vid|z25|Mux0~45, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~48\, trs_vid|z25|Mux0~48, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~46\, trs_vid|z25|Mux0~46, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~49\, trs_vid|z25|Mux0~49, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~40\, trs_vid|z25|Mux0~40, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~41\, trs_vid|z25|Mux0~41, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~42\, trs_vid|z25|Mux0~42, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~43\, trs_vid|z25|Mux0~43, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~44\, trs_vid|z25|Mux0~44, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~50\, trs_vid|z25|Mux0~50, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~35\, trs_vid|z25|Mux0~35, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~36\, trs_vid|z25|Mux0~36, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~37\, trs_vid|z25|Mux0~37, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~38\, trs_vid|z25|Mux0~38, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~39\, trs_vid|z25|Mux0~39, trs80_mist, 1
instance = comp, \trs_vid|z25|Mux0~57\, trs_vid|z25|Mux0~57, trs80_mist, 1
instance = comp, \trs_vid|Shift~18\, trs_vid|Shift~18, trs80_mist, 1
instance = comp, \trs_vid|Shift~19\, trs_vid|Shift~19, trs80_mist, 1
instance = comp, \trs_vid|Shift~20\, trs_vid|Shift~20, trs80_mist, 1
instance = comp, \trs_vid|Shift~21\, trs_vid|Shift~21, trs80_mist, 1
instance = comp, \trs_vid|Shift[4]\, trs_vid|Shift[4], trs80_mist, 1
instance = comp, \trs_vid|Shift~3\, trs_vid|Shift~3, trs80_mist, 1
instance = comp, \trs_vid|Shift[5]\, trs_vid|Shift[5], trs80_mist, 1
instance = comp, \trs_vid|Video~feeder\, trs_vid|Video~feeder, trs80_mist, 1
instance = comp, \trs_vid|Video\, trs_vid|Video, trs80_mist, 1
instance = comp, \vga|always2~0\, vga|always2~0, trs80_mist, 1
instance = comp, \vga|always2~1\, vga|always2~1, trs80_mist, 1
instance = comp, \vga|always2~2\, vga|always2~2, trs80_mist, 1
instance = comp, \vga|always2~3\, vga|always2~3, trs80_mist, 1
instance = comp, \vga|pixel~0\, vga|pixel~0, trs80_mist, 1
instance = comp, \vga|pixel[5]\, vga|pixel[5], trs80_mist, 1
instance = comp, \scandoubler|vsD~feeder\, scandoubler|vsD~feeder, trs80_mist, 1
instance = comp, \scandoubler|vsD\, scandoubler|vsD, trs80_mist, 1
instance = comp, \scandoubler|line_toggle~0\, scandoubler|line_toggle~0, trs80_mist, 1
instance = comp, \scandoubler|line_toggle\, scandoubler|line_toggle, trs80_mist, 1
instance = comp, \scandoubler|line_toggle~_wirecell\, scandoubler|line_toggle~_wirecell, trs80_mist, 1
instance = comp, \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2\, scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2, trs80_mist, 1
instance = comp, \user_io|status[1]\, user_io|status[1], trs80_mist, 1
instance = comp, \scandoubler|r_out~0\, scandoubler|r_out~0, trs80_mist, 1
instance = comp, \scandoubler|r_out[3]\, scandoubler|r_out[3], trs80_mist, 1
instance = comp, \osd|sbuf[0]~feeder\, osd|sbuf[0]~feeder, trs80_mist, 1
instance = comp, \SPI_SS3~input\, SPI_SS3~input, trs80_mist, 1
instance = comp, \osd|sbuf[0]\, osd|sbuf[0], trs80_mist, 1
instance = comp, \osd|sbuf[1]~feeder\, osd|sbuf[1]~feeder, trs80_mist, 1
instance = comp, \osd|sbuf[1]\, osd|sbuf[1], trs80_mist, 1
instance = comp, \osd|sbuf[2]~feeder\, osd|sbuf[2]~feeder, trs80_mist, 1
instance = comp, \osd|sbuf[2]\, osd|sbuf[2], trs80_mist, 1
instance = comp, \osd|sbuf[3]~feeder\, osd|sbuf[3]~feeder, trs80_mist, 1
instance = comp, \osd|sbuf[3]\, osd|sbuf[3], trs80_mist, 1
instance = comp, \osd|sbuf[4]~feeder\, osd|sbuf[4]~feeder, trs80_mist, 1
instance = comp, \osd|sbuf[4]\, osd|sbuf[4], trs80_mist, 1
instance = comp, \osd|sbuf[5]\, osd|sbuf[5], trs80_mist, 1
instance = comp, \osd|sbuf[6]\, osd|sbuf[6], trs80_mist, 1
instance = comp, \osd|osd_enable~0\, osd|osd_enable~0, trs80_mist, 1
instance = comp, \osd|cnt[0]~5\, osd|cnt[0]~5, trs80_mist, 1
instance = comp, \~GND\, ~GND, trs80_mist, 1
instance = comp, \SPI_SS3~inputclkctrl\, SPI_SS3~inputclkctrl, trs80_mist, 1
instance = comp, \osd|cnt[3]~11\, osd|cnt[3]~11, trs80_mist, 1
instance = comp, \osd|cnt[4]~13\, osd|cnt[4]~13, trs80_mist, 1
instance = comp, \osd|cnt[4]\, osd|cnt[4], trs80_mist, 1
instance = comp, \osd|LessThan0~0\, osd|LessThan0~0, trs80_mist, 1
instance = comp, \osd|LessThan0~1\, osd|LessThan0~1, trs80_mist, 1
instance = comp, \osd|cnt[0]\, osd|cnt[0], trs80_mist, 1
instance = comp, \osd|cnt[1]~7\, osd|cnt[1]~7, trs80_mist, 1
instance = comp, \osd|cnt[1]\, osd|cnt[1], trs80_mist, 1
instance = comp, \osd|cnt[2]~9\, osd|cnt[2]~9, trs80_mist, 1
instance = comp, \osd|cnt[2]\, osd|cnt[2], trs80_mist, 1
instance = comp, \osd|cnt[3]\, osd|cnt[3], trs80_mist, 1
instance = comp, \osd|Equal0~0\, osd|Equal0~0, trs80_mist, 1
instance = comp, \osd|cmd[7]~0\, osd|cmd[7]~0, trs80_mist, 1
instance = comp, \osd|osd_enable~1\, osd|osd_enable~1, trs80_mist, 1
instance = comp, \osd|osd_enable\, osd|osd_enable, trs80_mist, 1
instance = comp, \osd_clk~clkctrl\, osd_clk~clkctrl, trs80_mist, 1
instance = comp, \osd_vs~0\, osd_vs~0, trs80_mist, 1
instance = comp, \osd_hs~clkctrl\, osd_hs~clkctrl, trs80_mist, 1
instance = comp, \osd|vsD\, osd|vsD, trs80_mist, 1
instance = comp, \osd|vsD2\, osd|vsD2, trs80_mist, 1
instance = comp, \osd|Add3~0\, osd|Add3~0, trs80_mist, 1
instance = comp, \osd|v_cnt~81\, osd|v_cnt~81, trs80_mist, 1
instance = comp, \osd|v_cnt[0]\, osd|v_cnt[0], trs80_mist, 1
instance = comp, \osd|Add3~2\, osd|Add3~2, trs80_mist, 1
instance = comp, \osd|v_cnt~80\, osd|v_cnt~80, trs80_mist, 1
instance = comp, \osd|v_cnt[1]\, osd|v_cnt[1], trs80_mist, 1
instance = comp, \osd|Add3~4\, osd|Add3~4, trs80_mist, 1
instance = comp, \osd|v_cnt~82\, osd|v_cnt~82, trs80_mist, 1
instance = comp, \osd|v_cnt[2]\, osd|v_cnt[2], trs80_mist, 1
instance = comp, \osd|Add3~6\, osd|Add3~6, trs80_mist, 1
instance = comp, \osd|v_cnt~83\, osd|v_cnt~83, trs80_mist, 1
instance = comp, \osd|v_cnt[3]\, osd|v_cnt[3], trs80_mist, 1
instance = comp, \osd|Add3~8\, osd|Add3~8, trs80_mist, 1
instance = comp, \osd|v_cnt~87\, osd|v_cnt~87, trs80_mist, 1
instance = comp, \osd|v_cnt[4]\, osd|v_cnt[4], trs80_mist, 1
instance = comp, \osd|Add3~10\, osd|Add3~10, trs80_mist, 1
instance = comp, \osd|v_cnt~88\, osd|v_cnt~88, trs80_mist, 1
instance = comp, \osd|v_cnt[5]\, osd|v_cnt[5], trs80_mist, 1
instance = comp, \osd|Add3~12\, osd|Add3~12, trs80_mist, 1
instance = comp, \osd|v_cnt~89\, osd|v_cnt~89, trs80_mist, 1
instance = comp, \osd|v_cnt[6]\, osd|v_cnt[6], trs80_mist, 1
instance = comp, \osd|Add3~14\, osd|Add3~14, trs80_mist, 1
instance = comp, \osd|v_cnt~86\, osd|v_cnt~86, trs80_mist, 1
instance = comp, \osd|v_cnt[7]\, osd|v_cnt[7], trs80_mist, 1
instance = comp, \osd|Add3~16\, osd|Add3~16, trs80_mist, 1
instance = comp, \osd|v_cnt~85\, osd|v_cnt~85, trs80_mist, 1
instance = comp, \osd|v_cnt[8]\, osd|v_cnt[8], trs80_mist, 1
instance = comp, \osd|Add3~18\, osd|Add3~18, trs80_mist, 1
instance = comp, \osd|v_cnt~84\, osd|v_cnt~84, trs80_mist, 1
instance = comp, \osd|v_cnt[9]\, osd|v_cnt[9], trs80_mist, 1
instance = comp, \osd|always2~0\, osd|always2~0, trs80_mist, 1
instance = comp, \osd|vs_low[9]\, osd|vs_low[9], trs80_mist, 1
instance = comp, \osd|always2~1\, osd|always2~1, trs80_mist, 1
instance = comp, \osd|vs_high[9]\, osd|vs_high[9], trs80_mist, 1
instance = comp, \osd|vs_low[8]\, osd|vs_low[8], trs80_mist, 1
instance = comp, \osd|vs_high[8]\, osd|vs_high[8], trs80_mist, 1
instance = comp, \osd|vs_low[7]\, osd|vs_low[7], trs80_mist, 1
instance = comp, \osd|vs_high[7]\, osd|vs_high[7], trs80_mist, 1
instance = comp, \osd|vs_low[6]\, osd|vs_low[6], trs80_mist, 1
instance = comp, \osd|vs_high[6]\, osd|vs_high[6], trs80_mist, 1
instance = comp, \osd|vs_high[5]~feeder\, osd|vs_high[5]~feeder, trs80_mist, 1
instance = comp, \osd|vs_high[5]\, osd|vs_high[5], trs80_mist, 1
instance = comp, \osd|vs_low[5]\, osd|vs_low[5], trs80_mist, 1
instance = comp, \osd|vs_low[4]\, osd|vs_low[4], trs80_mist, 1
instance = comp, \osd|vs_high[4]\, osd|vs_high[4], trs80_mist, 1
instance = comp, \osd|vs_low[3]\, osd|vs_low[3], trs80_mist, 1
instance = comp, \osd|vs_high[3]\, osd|vs_high[3], trs80_mist, 1
instance = comp, \osd|vs_high[2]\, osd|vs_high[2], trs80_mist, 1
instance = comp, \osd|vs_low[2]\, osd|vs_low[2], trs80_mist, 1
instance = comp, \osd|vs_low[1]\, osd|vs_low[1], trs80_mist, 1
instance = comp, \osd|vs_high[1]\, osd|vs_high[1], trs80_mist, 1
instance = comp, \osd|vs_high[0]\, osd|vs_high[0], trs80_mist, 1
instance = comp, \osd|vs_low[0]\, osd|vs_low[0], trs80_mist, 1
instance = comp, \osd|LessThan2~1\, osd|LessThan2~1, trs80_mist, 1
instance = comp, \osd|LessThan2~3\, osd|LessThan2~3, trs80_mist, 1
instance = comp, \osd|LessThan2~5\, osd|LessThan2~5, trs80_mist, 1
instance = comp, \osd|LessThan2~7\, osd|LessThan2~7, trs80_mist, 1
instance = comp, \osd|LessThan2~9\, osd|LessThan2~9, trs80_mist, 1
instance = comp, \osd|LessThan2~11\, osd|LessThan2~11, trs80_mist, 1
instance = comp, \osd|LessThan2~13\, osd|LessThan2~13, trs80_mist, 1
instance = comp, \osd|LessThan2~15\, osd|LessThan2~15, trs80_mist, 1
instance = comp, \osd|LessThan2~17\, osd|LessThan2~17, trs80_mist, 1
instance = comp, \osd|LessThan2~18\, osd|LessThan2~18, trs80_mist, 1
instance = comp, \osd|v_osd_active~0\, osd|v_osd_active~0, trs80_mist, 1
instance = comp, \osd|v_dsp_width[8]~5\, osd|v_dsp_width[8]~5, trs80_mist, 1
instance = comp, \osd|v_dsp_width[9]~6\, osd|v_dsp_width[9]~6, trs80_mist, 1
instance = comp, \osd|v_dsp_width[7]~4\, osd|v_dsp_width[7]~4, trs80_mist, 1
instance = comp, \osd|Equal6~0\, osd|Equal6~0, trs80_mist, 1
instance = comp, \osd|Equal6~1\, osd|Equal6~1, trs80_mist, 1
instance = comp, \osd|v_osd_active~1\, osd|v_osd_active~1, trs80_mist, 1
instance = comp, \osd|v_dsp_width[2]~0\, osd|v_dsp_width[2]~0, trs80_mist, 1
instance = comp, \osd|v_dsp_width[3]~2\, osd|v_dsp_width[3]~2, trs80_mist, 1
instance = comp, \osd|v_osd_active~2\, osd|v_osd_active~2, trs80_mist, 1
instance = comp, \osd|v_dsp_width[1]~1\, osd|v_dsp_width[1]~1, trs80_mist, 1
instance = comp, \osd|v_dsp_width[6]~8\, osd|v_dsp_width[6]~8, trs80_mist, 1
instance = comp, \osd|v_osd_active~4\, osd|v_osd_active~4, trs80_mist, 1
instance = comp, \osd|v_dsp_width[5]~7\, osd|v_dsp_width[5]~7, trs80_mist, 1
instance = comp, \osd|v_dsp_width[4]~3\, osd|v_dsp_width[4]~3, trs80_mist, 1
instance = comp, \osd|v_osd_active~3\, osd|v_osd_active~3, trs80_mist, 1
instance = comp, \osd|v_osd_active~5\, osd|v_osd_active~5, trs80_mist, 1
instance = comp, \osd|v_osd_active~6\, osd|v_osd_active~6, trs80_mist, 1
instance = comp, \osd|v_osd_active~7\, osd|v_osd_active~7, trs80_mist, 1
instance = comp, \osd|Add8~0\, osd|Add8~0, trs80_mist, 1
instance = comp, \osd|Add8~1\, osd|Add8~1, trs80_mist, 1
instance = comp, \osd|Add10~0\, osd|Add10~0, trs80_mist, 1
instance = comp, \osd|Add10~2\, osd|Add10~2, trs80_mist, 1
instance = comp, \osd|Add10~4\, osd|Add10~4, trs80_mist, 1
instance = comp, \osd|Add10~6\, osd|Add10~6, trs80_mist, 1
instance = comp, \osd|Add10~8\, osd|Add10~8, trs80_mist, 1
instance = comp, \osd|Add10~10\, osd|Add10~10, trs80_mist, 1
instance = comp, \osd|Add10~12\, osd|Add10~12, trs80_mist, 1
instance = comp, \osd|Add10~14\, osd|Add10~14, trs80_mist, 1
instance = comp, \osd|Add10~16\, osd|Add10~16, trs80_mist, 1
instance = comp, \osd|Add10~18\, osd|Add10~18, trs80_mist, 1
instance = comp, \osd|Equal7~0\, osd|Equal7~0, trs80_mist, 1
instance = comp, \osd|Equal7~1\, osd|Equal7~1, trs80_mist, 1
instance = comp, \osd|Equal7~3\, osd|Equal7~3, trs80_mist, 1
instance = comp, \osd|Equal7~2\, osd|Equal7~2, trs80_mist, 1
instance = comp, \osd|Equal7~4\, osd|Equal7~4, trs80_mist, 1
instance = comp, \osd|Equal7~5\, osd|Equal7~5, trs80_mist, 1
instance = comp, \osd|v_osd_active~8\, osd|v_osd_active~8, trs80_mist, 1
instance = comp, \osd|v_osd_active\, osd|v_osd_active, trs80_mist, 1
instance = comp, \osd|hsD~feeder\, osd|hsD~feeder, trs80_mist, 1
instance = comp, \osd|hsD\, osd|hsD, trs80_mist, 1
instance = comp, \osd|hsD2~feeder\, osd|hsD2~feeder, trs80_mist, 1
instance = comp, \osd|hsD2\, osd|hsD2, trs80_mist, 1
instance = comp, \osd|Add2~0\, osd|Add2~0, trs80_mist, 1
instance = comp, \osd|h_cnt~84\, osd|h_cnt~84, trs80_mist, 1
instance = comp, \osd|h_cnt[0]\, osd|h_cnt[0], trs80_mist, 1
instance = comp, \osd|Add2~2\, osd|Add2~2, trs80_mist, 1
instance = comp, \osd|h_cnt~81\, osd|h_cnt~81, trs80_mist, 1
instance = comp, \osd|h_cnt[1]\, osd|h_cnt[1], trs80_mist, 1
instance = comp, \osd|Add2~4\, osd|Add2~4, trs80_mist, 1
instance = comp, \osd|h_cnt~83\, osd|h_cnt~83, trs80_mist, 1
instance = comp, \osd|h_cnt[2]\, osd|h_cnt[2], trs80_mist, 1
instance = comp, \osd|Add2~6\, osd|Add2~6, trs80_mist, 1
instance = comp, \osd|h_cnt~82\, osd|h_cnt~82, trs80_mist, 1
instance = comp, \osd|h_cnt[3]\, osd|h_cnt[3], trs80_mist, 1
instance = comp, \osd|Add2~8\, osd|Add2~8, trs80_mist, 1
instance = comp, \osd|h_cnt~86\, osd|h_cnt~86, trs80_mist, 1
instance = comp, \osd|h_cnt[4]\, osd|h_cnt[4], trs80_mist, 1
instance = comp, \osd|Add2~10\, osd|Add2~10, trs80_mist, 1
instance = comp, \osd|h_cnt~85\, osd|h_cnt~85, trs80_mist, 1
instance = comp, \osd|h_cnt[5]\, osd|h_cnt[5], trs80_mist, 1
instance = comp, \osd|Add2~12\, osd|Add2~12, trs80_mist, 1
instance = comp, \osd|h_cnt~87\, osd|h_cnt~87, trs80_mist, 1
instance = comp, \osd|h_cnt[6]\, osd|h_cnt[6], trs80_mist, 1
instance = comp, \osd|Add2~14\, osd|Add2~14, trs80_mist, 1
instance = comp, \osd|h_cnt~88\, osd|h_cnt~88, trs80_mist, 1
instance = comp, \osd|h_cnt[7]\, osd|h_cnt[7], trs80_mist, 1
instance = comp, \osd|Add2~16\, osd|Add2~16, trs80_mist, 1
instance = comp, \osd|h_cnt~89\, osd|h_cnt~89, trs80_mist, 1
instance = comp, \osd|h_cnt[8]\, osd|h_cnt[8], trs80_mist, 1
instance = comp, \osd|Add2~18\, osd|Add2~18, trs80_mist, 1
instance = comp, \osd|h_cnt~80\, osd|h_cnt~80, trs80_mist, 1
instance = comp, \osd|h_cnt[9]\, osd|h_cnt[9], trs80_mist, 1
instance = comp, \osd|always1~0\, osd|always1~0, trs80_mist, 1
instance = comp, \osd|hs_high[9]\, osd|hs_high[9], trs80_mist, 1
instance = comp, \osd|always1~1\, osd|always1~1, trs80_mist, 1
instance = comp, \osd|hs_low[9]\, osd|hs_low[9], trs80_mist, 1
instance = comp, \osd|hs_low[8]\, osd|hs_low[8], trs80_mist, 1
instance = comp, \osd|hs_high[8]\, osd|hs_high[8], trs80_mist, 1
instance = comp, \osd|hs_low[7]\, osd|hs_low[7], trs80_mist, 1
instance = comp, \osd|hs_high[7]\, osd|hs_high[7], trs80_mist, 1
instance = comp, \osd|hs_low[6]\, osd|hs_low[6], trs80_mist, 1
instance = comp, \osd|hs_high[6]\, osd|hs_high[6], trs80_mist, 1
instance = comp, \osd|hs_low[5]\, osd|hs_low[5], trs80_mist, 1
instance = comp, \osd|hs_high[5]\, osd|hs_high[5], trs80_mist, 1
instance = comp, \osd|hs_low[4]\, osd|hs_low[4], trs80_mist, 1
instance = comp, \osd|hs_high[4]\, osd|hs_high[4], trs80_mist, 1
instance = comp, \osd|hs_high[3]\, osd|hs_high[3], trs80_mist, 1
instance = comp, \osd|hs_low[3]\, osd|hs_low[3], trs80_mist, 1
instance = comp, \osd|hs_low[2]\, osd|hs_low[2], trs80_mist, 1
instance = comp, \osd|hs_high[2]\, osd|hs_high[2], trs80_mist, 1
instance = comp, \osd|hs_low[1]\, osd|hs_low[1], trs80_mist, 1
instance = comp, \osd|hs_high[1]\, osd|hs_high[1], trs80_mist, 1
instance = comp, \osd|hs_high[0]\, osd|hs_high[0], trs80_mist, 1
instance = comp, \osd|hs_low[0]\, osd|hs_low[0], trs80_mist, 1
instance = comp, \osd|LessThan1~1\, osd|LessThan1~1, trs80_mist, 1
instance = comp, \osd|LessThan1~3\, osd|LessThan1~3, trs80_mist, 1
instance = comp, \osd|LessThan1~5\, osd|LessThan1~5, trs80_mist, 1
instance = comp, \osd|LessThan1~7\, osd|LessThan1~7, trs80_mist, 1
instance = comp, \osd|LessThan1~9\, osd|LessThan1~9, trs80_mist, 1
instance = comp, \osd|LessThan1~11\, osd|LessThan1~11, trs80_mist, 1
instance = comp, \osd|LessThan1~13\, osd|LessThan1~13, trs80_mist, 1
instance = comp, \osd|LessThan1~15\, osd|LessThan1~15, trs80_mist, 1
instance = comp, \osd|LessThan1~17\, osd|LessThan1~17, trs80_mist, 1
instance = comp, \osd|LessThan1~18\, osd|LessThan1~18, trs80_mist, 1
instance = comp, \osd|h_dsp_width[9]~0\, osd|h_dsp_width[9]~0, trs80_mist, 1
instance = comp, \osd|h_dsp_width[8]~1\, osd|h_dsp_width[8]~1, trs80_mist, 1
instance = comp, \osd|h_dsp_width[7]~2\, osd|h_dsp_width[7]~2, trs80_mist, 1
instance = comp, \osd|h_dsp_width[6]~3\, osd|h_dsp_width[6]~3, trs80_mist, 1
instance = comp, \osd|h_dsp_width[5]~4\, osd|h_dsp_width[5]~4, trs80_mist, 1
instance = comp, \osd|h_dsp_width[4]~5\, osd|h_dsp_width[4]~5, trs80_mist, 1
instance = comp, \osd|h_dsp_width[3]~6\, osd|h_dsp_width[3]~6, trs80_mist, 1
instance = comp, \osd|h_dsp_width[2]~7\, osd|h_dsp_width[2]~7, trs80_mist, 1
instance = comp, \osd|Add4~0\, osd|Add4~0, trs80_mist, 1
instance = comp, \osd|Add4~2\, osd|Add4~2, trs80_mist, 1
instance = comp, \osd|Add4~4\, osd|Add4~4, trs80_mist, 1
instance = comp, \osd|Add4~6\, osd|Add4~6, trs80_mist, 1
instance = comp, \osd|Add4~8\, osd|Add4~8, trs80_mist, 1
instance = comp, \osd|Add4~10\, osd|Add4~10, trs80_mist, 1
instance = comp, \osd|Add4~12\, osd|Add4~12, trs80_mist, 1
instance = comp, \osd|Add4~14\, osd|Add4~14, trs80_mist, 1
instance = comp, \osd|h_dsp_width[1]~8\, osd|h_dsp_width[1]~8, trs80_mist, 1
instance = comp, \osd|Add7~0\, osd|Add7~0, trs80_mist, 1
instance = comp, \osd|Add7~2\, osd|Add7~2, trs80_mist, 1
instance = comp, \osd|Add7~4\, osd|Add7~4, trs80_mist, 1
instance = comp, \osd|Add7~6\, osd|Add7~6, trs80_mist, 1
instance = comp, \osd|Add7~8\, osd|Add7~8, trs80_mist, 1
instance = comp, \osd|Add7~10\, osd|Add7~10, trs80_mist, 1
instance = comp, \osd|Add7~12\, osd|Add7~12, trs80_mist, 1
instance = comp, \osd|Add7~14\, osd|Add7~14, trs80_mist, 1
instance = comp, \osd|Add7~16\, osd|Add7~16, trs80_mist, 1
instance = comp, \osd|Add4~16\, osd|Add4~16, trs80_mist, 1
instance = comp, \osd|Add5~0\, osd|Add5~0, trs80_mist, 1
instance = comp, \osd|Add7~18\, osd|Add7~18, trs80_mist, 1
instance = comp, \osd|Equal5~0\, osd|Equal5~0, trs80_mist, 1
instance = comp, \osd|h_osd_active~0\, osd|h_osd_active~0, trs80_mist, 1
instance = comp, \osd|Equal5~1\, osd|Equal5~1, trs80_mist, 1
instance = comp, \osd|Equal5~2\, osd|Equal5~2, trs80_mist, 1
instance = comp, \osd|Equal5~3\, osd|Equal5~3, trs80_mist, 1
instance = comp, \osd|Equal5~4\, osd|Equal5~4, trs80_mist, 1
instance = comp, \osd|Equal5~5\, osd|Equal5~5, trs80_mist, 1
instance = comp, \osd|h_osd_active~5\, osd|h_osd_active~5, trs80_mist, 1
instance = comp, \osd|h_osd_active~6\, osd|h_osd_active~6, trs80_mist, 1
instance = comp, \osd|h_osd_active~4\, osd|h_osd_active~4, trs80_mist, 1
instance = comp, \osd|Equal4~0\, osd|Equal4~0, trs80_mist, 1
instance = comp, \osd|Equal4~1\, osd|Equal4~1, trs80_mist, 1
instance = comp, \osd|h_osd_active~2\, osd|h_osd_active~2, trs80_mist, 1
instance = comp, \osd|h_osd_active~1\, osd|h_osd_active~1, trs80_mist, 1
instance = comp, \osd|h_osd_active~3\, osd|h_osd_active~3, trs80_mist, 1
instance = comp, \osd|h_osd_active~7\, osd|h_osd_active~7, trs80_mist, 1
instance = comp, \osd|h_osd_active~8\, osd|h_osd_active~8, trs80_mist, 1
instance = comp, \osd|h_osd_active\, osd|h_osd_active, trs80_mist, 1
instance = comp, \osd|osd_de~0\, osd|osd_de~0, trs80_mist, 1
instance = comp, \osd|red_out[0]~8\, osd|red_out[0]~8, trs80_mist, 1
instance = comp, \scandoubler|r_out~1\, scandoubler|r_out~1, trs80_mist, 1
instance = comp, \scandoubler|r_out[4]\, scandoubler|r_out[4], trs80_mist, 1
instance = comp, \osd|red_out[4]~9\, osd|red_out[4]~9, trs80_mist, 1
instance = comp, \osd|red_out[1]~15\, osd|red_out[1]~15, trs80_mist, 1
instance = comp, \scandoubler|r_out~2\, scandoubler|r_out~2, trs80_mist, 1
instance = comp, \scandoubler|r_out[5]\, scandoubler|r_out[5], trs80_mist, 1
instance = comp, \osd|red_out[5]~10\, osd|red_out[5]~10, trs80_mist, 1
instance = comp, \osd|red_out[2]~16\, osd|red_out[2]~16, trs80_mist, 1
instance = comp, \osd|red_out[3]~11\, osd|red_out[3]~11, trs80_mist, 1
instance = comp, \osd|Add13~1\, osd|Add13~1, trs80_mist, 1
instance = comp, \osd|Add13~2\, osd|Add13~2, trs80_mist, 1
instance = comp, \osd|cmd[3]~feeder\, osd|cmd[3]~feeder, trs80_mist, 1
instance = comp, \osd|cmd[3]\, osd|cmd[3], trs80_mist, 1
instance = comp, \osd|cmd[6]~feeder\, osd|cmd[6]~feeder, trs80_mist, 1
instance = comp, \osd|cmd[6]\, osd|cmd[6], trs80_mist, 1
instance = comp, \osd|cmd[5]~feeder\, osd|cmd[5]~feeder, trs80_mist, 1
instance = comp, \osd|cmd[5]\, osd|cmd[5], trs80_mist, 1
instance = comp, \osd|cmd[7]\, osd|cmd[7], trs80_mist, 1
instance = comp, \osd|cmd[4]~feeder\, osd|cmd[4]~feeder, trs80_mist, 1
instance = comp, \osd|cmd[4]\, osd|cmd[4], trs80_mist, 1
instance = comp, \osd|always0~0\, osd|always0~0, trs80_mist, 1
instance = comp, \osd|always0~1\, osd|always0~1, trs80_mist, 1
instance = comp, \osd|comb~0\, osd|comb~0, trs80_mist, 1
instance = comp, \osd|bcnt[0]~11\, osd|bcnt[0]~11, trs80_mist, 1
instance = comp, \osd|bcnt[4]~13\, osd|bcnt[4]~13, trs80_mist, 1
instance = comp, \osd|bcnt[0]\, osd|bcnt[0], trs80_mist, 1
instance = comp, \osd|bcnt[1]~14\, osd|bcnt[1]~14, trs80_mist, 1
instance = comp, \osd|bcnt[1]\, osd|bcnt[1], trs80_mist, 1
instance = comp, \osd|bcnt[2]~16\, osd|bcnt[2]~16, trs80_mist, 1
instance = comp, \osd|bcnt[2]\, osd|bcnt[2], trs80_mist, 1
instance = comp, \osd|bcnt[3]~18\, osd|bcnt[3]~18, trs80_mist, 1
instance = comp, \osd|bcnt[3]\, osd|bcnt[3], trs80_mist, 1
instance = comp, \osd|bcnt[4]~20\, osd|bcnt[4]~20, trs80_mist, 1
instance = comp, \osd|bcnt[4]\, osd|bcnt[4], trs80_mist, 1
instance = comp, \osd|bcnt[5]~22\, osd|bcnt[5]~22, trs80_mist, 1
instance = comp, \osd|bcnt[5]\, osd|bcnt[5], trs80_mist, 1
instance = comp, \osd|bcnt[6]~24\, osd|bcnt[6]~24, trs80_mist, 1
instance = comp, \osd|bcnt[6]\, osd|bcnt[6], trs80_mist, 1
instance = comp, \osd|bcnt[7]~26\, osd|bcnt[7]~26, trs80_mist, 1
instance = comp, \osd|bcnt[7]\, osd|bcnt[7], trs80_mist, 1
instance = comp, \osd|bcnt[8]~28\, osd|bcnt[8]~28, trs80_mist, 1
instance = comp, \osd|bcnt[8]\, osd|bcnt[8], trs80_mist, 1
instance = comp, \osd|bcnt[9]~30\, osd|bcnt[9]~30, trs80_mist, 1
instance = comp, \osd|bcnt[9]\, osd|bcnt[9], trs80_mist, 1
instance = comp, \osd|bcnt[10]~32\, osd|bcnt[10]~32, trs80_mist, 1
instance = comp, \osd|bcnt[10]\, osd|bcnt[10], trs80_mist, 1
instance = comp, \osd|Add11~0\, osd|Add11~0, trs80_mist, 1
instance = comp, \osd|Add11~2\, osd|Add11~2, trs80_mist, 1
instance = comp, \osd|Add12~0\, osd|Add12~0, trs80_mist, 1
instance = comp, \osd|Add11~4\, osd|Add11~4, trs80_mist, 1
instance = comp, \osd|Add12~2\, osd|Add12~2, trs80_mist, 1
instance = comp, \osd|Add11~6\, osd|Add11~6, trs80_mist, 1
instance = comp, \osd|Add12~4\, osd|Add12~4, trs80_mist, 1
instance = comp, \osd|Add11~8\, osd|Add11~8, trs80_mist, 1
instance = comp, \osd|Add12~6\, osd|Add12~6, trs80_mist, 1
instance = comp, \osd|Add11~10\, osd|Add11~10, trs80_mist, 1
instance = comp, \osd|Add12~8\, osd|Add12~8, trs80_mist, 1
instance = comp, \osd|Add11~12\, osd|Add11~12, trs80_mist, 1
instance = comp, \osd|Add12~10\, osd|Add12~10, trs80_mist, 1
instance = comp, \osd|Add11~14\, osd|Add11~14, trs80_mist, 1
instance = comp, \osd|Add12~12\, osd|Add12~12, trs80_mist, 1
instance = comp, \osd|Add13~4\, osd|Add13~4, trs80_mist, 1
instance = comp, \osd|Add13~6\, osd|Add13~6, trs80_mist, 1
instance = comp, \osd|Add13~8\, osd|Add13~8, trs80_mist, 1
instance = comp, \osd|Add13~10\, osd|Add13~10, trs80_mist, 1
instance = comp, \osd|Add13~12\, osd|Add13~12, trs80_mist, 1
instance = comp, \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4\, osd|osd_buffer_rtl_0|auto_generated|ram_block1a4, trs80_mist, 1
instance = comp, \osd|Mux0~0\, osd|Mux0~0, trs80_mist, 1
instance = comp, \osd|Mux0~1\, osd|Mux0~1, trs80_mist, 1
instance = comp, \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0\, osd|osd_buffer_rtl_0|auto_generated|ram_block1a0, trs80_mist, 1
instance = comp, \osd|Mux0~2\, osd|Mux0~2, trs80_mist, 1
instance = comp, \osd|Mux0~3\, osd|Mux0~3, trs80_mist, 1
instance = comp, \osd|red_out[4]~12\, osd|red_out[4]~12, trs80_mist, 1
instance = comp, \osd|red_out[4]~13\, osd|red_out[4]~13, trs80_mist, 1
instance = comp, \osd|red_out[5]~14\, osd|red_out[5]~14, trs80_mist, 1
instance = comp, \scandoubler|g_out~0\, scandoubler|g_out~0, trs80_mist, 1
instance = comp, \scandoubler|g_out[3]\, scandoubler|g_out[3], trs80_mist, 1
instance = comp, \osd|green_out[0]~8\, osd|green_out[0]~8, trs80_mist, 1
instance = comp, \scandoubler|g_out~1\, scandoubler|g_out~1, trs80_mist, 1
instance = comp, \scandoubler|g_out[4]\, scandoubler|g_out[4], trs80_mist, 1
instance = comp, \osd|green_out[4]~9\, osd|green_out[4]~9, trs80_mist, 1
instance = comp, \osd|green_out[1]~14\, osd|green_out[1]~14, trs80_mist, 1
instance = comp, \scandoubler|g_out~2\, scandoubler|g_out~2, trs80_mist, 1
instance = comp, \scandoubler|g_out[5]\, scandoubler|g_out[5], trs80_mist, 1
instance = comp, \osd|green_out[5]~10\, osd|green_out[5]~10, trs80_mist, 1
instance = comp, \osd|green_out[2]~15\, osd|green_out[2]~15, trs80_mist, 1
instance = comp, \osd|green_out[3]~11\, osd|green_out[3]~11, trs80_mist, 1
instance = comp, \osd|green_out[4]~12\, osd|green_out[4]~12, trs80_mist, 1
instance = comp, \osd|green_out[5]~13\, osd|green_out[5]~13, trs80_mist, 1
instance = comp, \vga|pixel~1\, vga|pixel~1, trs80_mist, 1
instance = comp, \vga|pixel[1]\, vga|pixel[1], trs80_mist, 1
instance = comp, \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0\, scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0, trs80_mist, 1
instance = comp, \scandoubler|b_out~0\, scandoubler|b_out~0, trs80_mist, 1
instance = comp, \scandoubler|b_out[3]\, scandoubler|b_out[3], trs80_mist, 1
instance = comp, \osd|blue_out[0]~8\, osd|blue_out[0]~8, trs80_mist, 1
instance = comp, \scandoubler|b_out~1\, scandoubler|b_out~1, trs80_mist, 1
instance = comp, \scandoubler|b_out[4]\, scandoubler|b_out[4], trs80_mist, 1
instance = comp, \osd|blue_out[4]~9\, osd|blue_out[4]~9, trs80_mist, 1
instance = comp, \osd|blue_out[1]~14\, osd|blue_out[1]~14, trs80_mist, 1
instance = comp, \scandoubler|b_out~2\, scandoubler|b_out~2, trs80_mist, 1
instance = comp, \scandoubler|b_out[5]\, scandoubler|b_out[5], trs80_mist, 1
instance = comp, \osd|blue_out[5]~10\, osd|blue_out[5]~10, trs80_mist, 1
instance = comp, \osd|blue_out[2]~15\, osd|blue_out[2]~15, trs80_mist, 1
instance = comp, \osd|blue_out[3]~11\, osd|blue_out[3]~11, trs80_mist, 1
instance = comp, \osd|blue_out[4]~12\, osd|blue_out[4]~12, trs80_mist, 1
instance = comp, \osd|blue_out[5]~13\, osd|blue_out[5]~13, trs80_mist, 1
instance = comp, \CLOCK_27[1]~input\, CLOCK_27[1]~input, trs80_mist, 1
instance = comp, \SPI_SS2~input\, SPI_SS2~input, trs80_mist, 1
instance = comp, \SPI_SS4~input\, SPI_SS4~input, trs80_mist, 1
instance = comp, \SDRAM_DQ[8]~input\, SDRAM_DQ[8]~input, trs80_mist, 1
instance = comp, \SDRAM_DQ[9]~input\, SDRAM_DQ[9]~input, trs80_mist, 1
instance = comp, \SDRAM_DQ[10]~input\, SDRAM_DQ[10]~input, trs80_mist, 1
instance = comp, \SDRAM_DQ[11]~input\, SDRAM_DQ[11]~input, trs80_mist, 1
instance = comp, \SDRAM_DQ[12]~input\, SDRAM_DQ[12]~input, trs80_mist, 1
instance = comp, \SDRAM_DQ[13]~input\, SDRAM_DQ[13]~input, trs80_mist, 1
instance = comp, \SDRAM_DQ[14]~input\, SDRAM_DQ[14]~input, trs80_mist, 1
instance = comp, \SDRAM_DQ[15]~input\, SDRAM_DQ[15]~input, trs80_mist, 1
