// Seed: 3544294746
macromodule module_0;
  assign id_1 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_2;
  wire id_3;
  assign module_1.type_14 = 0;
  genvar id_4;
  wire id_5 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri0 id_9
);
  integer id_11;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = 1;
endmodule
module module_3 (
    output tri1  id_0,
    input  uwire id_1
);
  wire id_3;
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
