
bp_I2C_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049c4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001548  08004ad4  08004ad4  00014ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800601c  0800601c  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  0800601c  0800601c  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800601c  0800601c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800601c  0800601c  0001601c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006020  08006020  00016020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08006024  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  20000084  080060a8  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  080060a8  00020110  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a01e  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019a1  00000000  00000000  0002a0cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000780  00000000  00000000  0002ba70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006c8  00000000  00000000  0002c1f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001431b  00000000  00000000  0002c8b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000076f0  00000000  00000000  00040bd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006b744  00000000  00000000  000482c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b3a07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002484  00000000  00000000  000b3a84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000084 	.word	0x20000084
 800012c:	00000000 	.word	0x00000000
 8000130:	08004abc 	.word	0x08004abc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000088 	.word	0x20000088
 800014c:	08004abc 	.word	0x08004abc

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_frsub>:
 8000a68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a6c:	e002      	b.n	8000a74 <__addsf3>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_fsub>:
 8000a70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a74 <__addsf3>:
 8000a74:	0042      	lsls	r2, r0, #1
 8000a76:	bf1f      	itttt	ne
 8000a78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a7c:	ea92 0f03 	teqne	r2, r3
 8000a80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a88:	d06a      	beq.n	8000b60 <__addsf3+0xec>
 8000a8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a92:	bfc1      	itttt	gt
 8000a94:	18d2      	addgt	r2, r2, r3
 8000a96:	4041      	eorgt	r1, r0
 8000a98:	4048      	eorgt	r0, r1
 8000a9a:	4041      	eorgt	r1, r0
 8000a9c:	bfb8      	it	lt
 8000a9e:	425b      	neglt	r3, r3
 8000aa0:	2b19      	cmp	r3, #25
 8000aa2:	bf88      	it	hi
 8000aa4:	4770      	bxhi	lr
 8000aa6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aaa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ab2:	bf18      	it	ne
 8000ab4:	4240      	negne	r0, r0
 8000ab6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000abe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ac2:	bf18      	it	ne
 8000ac4:	4249      	negne	r1, r1
 8000ac6:	ea92 0f03 	teq	r2, r3
 8000aca:	d03f      	beq.n	8000b4c <__addsf3+0xd8>
 8000acc:	f1a2 0201 	sub.w	r2, r2, #1
 8000ad0:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad4:	eb10 000c 	adds.w	r0, r0, ip
 8000ad8:	f1c3 0320 	rsb	r3, r3, #32
 8000adc:	fa01 f103 	lsl.w	r1, r1, r3
 8000ae0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae4:	d502      	bpl.n	8000aec <__addsf3+0x78>
 8000ae6:	4249      	negs	r1, r1
 8000ae8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000af0:	d313      	bcc.n	8000b1a <__addsf3+0xa6>
 8000af2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000af6:	d306      	bcc.n	8000b06 <__addsf3+0x92>
 8000af8:	0840      	lsrs	r0, r0, #1
 8000afa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000afe:	f102 0201 	add.w	r2, r2, #1
 8000b02:	2afe      	cmp	r2, #254	; 0xfe
 8000b04:	d251      	bcs.n	8000baa <__addsf3+0x136>
 8000b06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b0e:	bf08      	it	eq
 8000b10:	f020 0001 	biceq.w	r0, r0, #1
 8000b14:	ea40 0003 	orr.w	r0, r0, r3
 8000b18:	4770      	bx	lr
 8000b1a:	0049      	lsls	r1, r1, #1
 8000b1c:	eb40 0000 	adc.w	r0, r0, r0
 8000b20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b24:	f1a2 0201 	sub.w	r2, r2, #1
 8000b28:	d1ed      	bne.n	8000b06 <__addsf3+0x92>
 8000b2a:	fab0 fc80 	clz	ip, r0
 8000b2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b32:	ebb2 020c 	subs.w	r2, r2, ip
 8000b36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b3a:	bfaa      	itet	ge
 8000b3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b40:	4252      	neglt	r2, r2
 8000b42:	4318      	orrge	r0, r3
 8000b44:	bfbc      	itt	lt
 8000b46:	40d0      	lsrlt	r0, r2
 8000b48:	4318      	orrlt	r0, r3
 8000b4a:	4770      	bx	lr
 8000b4c:	f092 0f00 	teq	r2, #0
 8000b50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b54:	bf06      	itte	eq
 8000b56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b5a:	3201      	addeq	r2, #1
 8000b5c:	3b01      	subne	r3, #1
 8000b5e:	e7b5      	b.n	8000acc <__addsf3+0x58>
 8000b60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b68:	bf18      	it	ne
 8000b6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b6e:	d021      	beq.n	8000bb4 <__addsf3+0x140>
 8000b70:	ea92 0f03 	teq	r2, r3
 8000b74:	d004      	beq.n	8000b80 <__addsf3+0x10c>
 8000b76:	f092 0f00 	teq	r2, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	4608      	moveq	r0, r1
 8000b7e:	4770      	bx	lr
 8000b80:	ea90 0f01 	teq	r0, r1
 8000b84:	bf1c      	itt	ne
 8000b86:	2000      	movne	r0, #0
 8000b88:	4770      	bxne	lr
 8000b8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b8e:	d104      	bne.n	8000b9a <__addsf3+0x126>
 8000b90:	0040      	lsls	r0, r0, #1
 8000b92:	bf28      	it	cs
 8000b94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b98:	4770      	bx	lr
 8000b9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b9e:	bf3c      	itt	cc
 8000ba0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ba4:	4770      	bxcc	lr
 8000ba6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000baa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb2:	4770      	bx	lr
 8000bb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bb8:	bf16      	itet	ne
 8000bba:	4608      	movne	r0, r1
 8000bbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bc0:	4601      	movne	r1, r0
 8000bc2:	0242      	lsls	r2, r0, #9
 8000bc4:	bf06      	itte	eq
 8000bc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bca:	ea90 0f01 	teqeq	r0, r1
 8000bce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bd2:	4770      	bx	lr

08000bd4 <__aeabi_ui2f>:
 8000bd4:	f04f 0300 	mov.w	r3, #0
 8000bd8:	e004      	b.n	8000be4 <__aeabi_i2f+0x8>
 8000bda:	bf00      	nop

08000bdc <__aeabi_i2f>:
 8000bdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000be0:	bf48      	it	mi
 8000be2:	4240      	negmi	r0, r0
 8000be4:	ea5f 0c00 	movs.w	ip, r0
 8000be8:	bf08      	it	eq
 8000bea:	4770      	bxeq	lr
 8000bec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bf0:	4601      	mov	r1, r0
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	e01c      	b.n	8000c32 <__aeabi_l2f+0x2a>

08000bf8 <__aeabi_ul2f>:
 8000bf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000bfc:	bf08      	it	eq
 8000bfe:	4770      	bxeq	lr
 8000c00:	f04f 0300 	mov.w	r3, #0
 8000c04:	e00a      	b.n	8000c1c <__aeabi_l2f+0x14>
 8000c06:	bf00      	nop

08000c08 <__aeabi_l2f>:
 8000c08:	ea50 0201 	orrs.w	r2, r0, r1
 8000c0c:	bf08      	it	eq
 8000c0e:	4770      	bxeq	lr
 8000c10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c14:	d502      	bpl.n	8000c1c <__aeabi_l2f+0x14>
 8000c16:	4240      	negs	r0, r0
 8000c18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c1c:	ea5f 0c01 	movs.w	ip, r1
 8000c20:	bf02      	ittt	eq
 8000c22:	4684      	moveq	ip, r0
 8000c24:	4601      	moveq	r1, r0
 8000c26:	2000      	moveq	r0, #0
 8000c28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c2c:	bf08      	it	eq
 8000c2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c36:	fabc f28c 	clz	r2, ip
 8000c3a:	3a08      	subs	r2, #8
 8000c3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c40:	db10      	blt.n	8000c64 <__aeabi_l2f+0x5c>
 8000c42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c46:	4463      	add	r3, ip
 8000c48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c4c:	f1c2 0220 	rsb	r2, r2, #32
 8000c50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c54:	fa20 f202 	lsr.w	r2, r0, r2
 8000c58:	eb43 0002 	adc.w	r0, r3, r2
 8000c5c:	bf08      	it	eq
 8000c5e:	f020 0001 	biceq.w	r0, r0, #1
 8000c62:	4770      	bx	lr
 8000c64:	f102 0220 	add.w	r2, r2, #32
 8000c68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c74:	fa21 f202 	lsr.w	r2, r1, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_fmul>:
 8000c84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c92:	ea92 0f0c 	teqne	r2, ip
 8000c96:	ea93 0f0c 	teqne	r3, ip
 8000c9a:	d06f      	beq.n	8000d7c <__aeabi_fmul+0xf8>
 8000c9c:	441a      	add	r2, r3
 8000c9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000ca2:	0240      	lsls	r0, r0, #9
 8000ca4:	bf18      	it	ne
 8000ca6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000caa:	d01e      	beq.n	8000cea <__aeabi_fmul+0x66>
 8000cac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cb0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cb4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cb8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cc4:	bf3e      	ittt	cc
 8000cc6:	0049      	lslcc	r1, r1, #1
 8000cc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ccc:	005b      	lslcc	r3, r3, #1
 8000cce:	ea40 0001 	orr.w	r0, r0, r1
 8000cd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cd6:	2afd      	cmp	r2, #253	; 0xfd
 8000cd8:	d81d      	bhi.n	8000d16 <__aeabi_fmul+0x92>
 8000cda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce2:	bf08      	it	eq
 8000ce4:	f020 0001 	biceq.w	r0, r0, #1
 8000ce8:	4770      	bx	lr
 8000cea:	f090 0f00 	teq	r0, #0
 8000cee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cf2:	bf08      	it	eq
 8000cf4:	0249      	lsleq	r1, r1, #9
 8000cf6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cfe:	3a7f      	subs	r2, #127	; 0x7f
 8000d00:	bfc2      	ittt	gt
 8000d02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d0a:	4770      	bxgt	lr
 8000d0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	3a01      	subs	r2, #1
 8000d16:	dc5d      	bgt.n	8000dd4 <__aeabi_fmul+0x150>
 8000d18:	f112 0f19 	cmn.w	r2, #25
 8000d1c:	bfdc      	itt	le
 8000d1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d22:	4770      	bxle	lr
 8000d24:	f1c2 0200 	rsb	r2, r2, #0
 8000d28:	0041      	lsls	r1, r0, #1
 8000d2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d2e:	f1c2 0220 	rsb	r2, r2, #32
 8000d32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d3a:	f140 0000 	adc.w	r0, r0, #0
 8000d3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d42:	bf08      	it	eq
 8000d44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d48:	4770      	bx	lr
 8000d4a:	f092 0f00 	teq	r2, #0
 8000d4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d52:	bf02      	ittt	eq
 8000d54:	0040      	lsleq	r0, r0, #1
 8000d56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d5a:	3a01      	subeq	r2, #1
 8000d5c:	d0f9      	beq.n	8000d52 <__aeabi_fmul+0xce>
 8000d5e:	ea40 000c 	orr.w	r0, r0, ip
 8000d62:	f093 0f00 	teq	r3, #0
 8000d66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d6a:	bf02      	ittt	eq
 8000d6c:	0049      	lsleq	r1, r1, #1
 8000d6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d72:	3b01      	subeq	r3, #1
 8000d74:	d0f9      	beq.n	8000d6a <__aeabi_fmul+0xe6>
 8000d76:	ea41 010c 	orr.w	r1, r1, ip
 8000d7a:	e78f      	b.n	8000c9c <__aeabi_fmul+0x18>
 8000d7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d80:	ea92 0f0c 	teq	r2, ip
 8000d84:	bf18      	it	ne
 8000d86:	ea93 0f0c 	teqne	r3, ip
 8000d8a:	d00a      	beq.n	8000da2 <__aeabi_fmul+0x11e>
 8000d8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d90:	bf18      	it	ne
 8000d92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d96:	d1d8      	bne.n	8000d4a <__aeabi_fmul+0xc6>
 8000d98:	ea80 0001 	eor.w	r0, r0, r1
 8000d9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000da0:	4770      	bx	lr
 8000da2:	f090 0f00 	teq	r0, #0
 8000da6:	bf17      	itett	ne
 8000da8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dac:	4608      	moveq	r0, r1
 8000dae:	f091 0f00 	teqne	r1, #0
 8000db2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000db6:	d014      	beq.n	8000de2 <__aeabi_fmul+0x15e>
 8000db8:	ea92 0f0c 	teq	r2, ip
 8000dbc:	d101      	bne.n	8000dc2 <__aeabi_fmul+0x13e>
 8000dbe:	0242      	lsls	r2, r0, #9
 8000dc0:	d10f      	bne.n	8000de2 <__aeabi_fmul+0x15e>
 8000dc2:	ea93 0f0c 	teq	r3, ip
 8000dc6:	d103      	bne.n	8000dd0 <__aeabi_fmul+0x14c>
 8000dc8:	024b      	lsls	r3, r1, #9
 8000dca:	bf18      	it	ne
 8000dcc:	4608      	movne	r0, r1
 8000dce:	d108      	bne.n	8000de2 <__aeabi_fmul+0x15e>
 8000dd0:	ea80 0001 	eor.w	r0, r0, r1
 8000dd4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ddc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de0:	4770      	bx	lr
 8000de2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000de6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dea:	4770      	bx	lr

08000dec <__aeabi_fdiv>:
 8000dec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df4:	bf1e      	ittt	ne
 8000df6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dfa:	ea92 0f0c 	teqne	r2, ip
 8000dfe:	ea93 0f0c 	teqne	r3, ip
 8000e02:	d069      	beq.n	8000ed8 <__aeabi_fdiv+0xec>
 8000e04:	eba2 0203 	sub.w	r2, r2, r3
 8000e08:	ea80 0c01 	eor.w	ip, r0, r1
 8000e0c:	0249      	lsls	r1, r1, #9
 8000e0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e12:	d037      	beq.n	8000e84 <__aeabi_fdiv+0x98>
 8000e14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e24:	428b      	cmp	r3, r1
 8000e26:	bf38      	it	cc
 8000e28:	005b      	lslcc	r3, r3, #1
 8000e2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e32:	428b      	cmp	r3, r1
 8000e34:	bf24      	itt	cs
 8000e36:	1a5b      	subcs	r3, r3, r1
 8000e38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e40:	bf24      	itt	cs
 8000e42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e4e:	bf24      	itt	cs
 8000e50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e5c:	bf24      	itt	cs
 8000e5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e66:	011b      	lsls	r3, r3, #4
 8000e68:	bf18      	it	ne
 8000e6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e6e:	d1e0      	bne.n	8000e32 <__aeabi_fdiv+0x46>
 8000e70:	2afd      	cmp	r2, #253	; 0xfd
 8000e72:	f63f af50 	bhi.w	8000d16 <__aeabi_fmul+0x92>
 8000e76:	428b      	cmp	r3, r1
 8000e78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e7c:	bf08      	it	eq
 8000e7e:	f020 0001 	biceq.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e8c:	327f      	adds	r2, #127	; 0x7f
 8000e8e:	bfc2      	ittt	gt
 8000e90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e98:	4770      	bxgt	lr
 8000e9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e9e:	f04f 0300 	mov.w	r3, #0
 8000ea2:	3a01      	subs	r2, #1
 8000ea4:	e737      	b.n	8000d16 <__aeabi_fmul+0x92>
 8000ea6:	f092 0f00 	teq	r2, #0
 8000eaa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eae:	bf02      	ittt	eq
 8000eb0:	0040      	lsleq	r0, r0, #1
 8000eb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eb6:	3a01      	subeq	r2, #1
 8000eb8:	d0f9      	beq.n	8000eae <__aeabi_fdiv+0xc2>
 8000eba:	ea40 000c 	orr.w	r0, r0, ip
 8000ebe:	f093 0f00 	teq	r3, #0
 8000ec2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ec6:	bf02      	ittt	eq
 8000ec8:	0049      	lsleq	r1, r1, #1
 8000eca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ece:	3b01      	subeq	r3, #1
 8000ed0:	d0f9      	beq.n	8000ec6 <__aeabi_fdiv+0xda>
 8000ed2:	ea41 010c 	orr.w	r1, r1, ip
 8000ed6:	e795      	b.n	8000e04 <__aeabi_fdiv+0x18>
 8000ed8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000edc:	ea92 0f0c 	teq	r2, ip
 8000ee0:	d108      	bne.n	8000ef4 <__aeabi_fdiv+0x108>
 8000ee2:	0242      	lsls	r2, r0, #9
 8000ee4:	f47f af7d 	bne.w	8000de2 <__aeabi_fmul+0x15e>
 8000ee8:	ea93 0f0c 	teq	r3, ip
 8000eec:	f47f af70 	bne.w	8000dd0 <__aeabi_fmul+0x14c>
 8000ef0:	4608      	mov	r0, r1
 8000ef2:	e776      	b.n	8000de2 <__aeabi_fmul+0x15e>
 8000ef4:	ea93 0f0c 	teq	r3, ip
 8000ef8:	d104      	bne.n	8000f04 <__aeabi_fdiv+0x118>
 8000efa:	024b      	lsls	r3, r1, #9
 8000efc:	f43f af4c 	beq.w	8000d98 <__aeabi_fmul+0x114>
 8000f00:	4608      	mov	r0, r1
 8000f02:	e76e      	b.n	8000de2 <__aeabi_fmul+0x15e>
 8000f04:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f08:	bf18      	it	ne
 8000f0a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f0e:	d1ca      	bne.n	8000ea6 <__aeabi_fdiv+0xba>
 8000f10:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f14:	f47f af5c 	bne.w	8000dd0 <__aeabi_fmul+0x14c>
 8000f18:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f1c:	f47f af3c 	bne.w	8000d98 <__aeabi_fmul+0x114>
 8000f20:	e75f      	b.n	8000de2 <__aeabi_fmul+0x15e>
 8000f22:	bf00      	nop

08000f24 <__aeabi_f2uiz>:
 8000f24:	0042      	lsls	r2, r0, #1
 8000f26:	d20e      	bcs.n	8000f46 <__aeabi_f2uiz+0x22>
 8000f28:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f2c:	d30b      	bcc.n	8000f46 <__aeabi_f2uiz+0x22>
 8000f2e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f32:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f36:	d409      	bmi.n	8000f4c <__aeabi_f2uiz+0x28>
 8000f38:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f40:	fa23 f002 	lsr.w	r0, r3, r2
 8000f44:	4770      	bx	lr
 8000f46:	f04f 0000 	mov.w	r0, #0
 8000f4a:	4770      	bx	lr
 8000f4c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f50:	d101      	bne.n	8000f56 <__aeabi_f2uiz+0x32>
 8000f52:	0242      	lsls	r2, r0, #9
 8000f54:	d102      	bne.n	8000f5c <__aeabi_f2uiz+0x38>
 8000f56:	f04f 30ff 	mov.w	r0, #4294967295
 8000f5a:	4770      	bx	lr
 8000f5c:	f04f 0000 	mov.w	r0, #0
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <ads_new>:
 * @brief  Creates new ads_t variable corresponding to a ads module
 * @param  *hi2c: I2C peripheral from the mcu
 * @param  addr: I2C address used by the module
 * @retval ads_t variable corresponding to the ads module
 */
ads_t* ads_new(I2C_HandleTypeDef *hi2c, uint8_t addr){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	70fb      	strb	r3, [r7, #3]
	ads_t* ads = malloc(sizeof(*ads));
 8000f70:	200c      	movs	r0, #12
 8000f72:	f002 fe41 	bl	8003bf8 <malloc>
 8000f76:	4603      	mov	r3, r0
 8000f78:	60fb      	str	r3, [r7, #12]
	ads_init(ads, hi2c, addr);
 8000f7a:	78fb      	ldrb	r3, [r7, #3]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	6879      	ldr	r1, [r7, #4]
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f000 f805 	bl	8000f90 <ads_init>
	return ads;
 8000f86:	68fb      	ldr	r3, [r7, #12]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <ads_init>:
 * @param  *ads: ads variable corresponding to the module targeted
 * @param  *hi2c: I2C peripheral from the mcu
 * @param  addr: I2C address used by the module
 * @retval None
 */
void ads_init(ads_t *ads, I2C_HandleTypeDef *hi2c, uint8_t addr){
 8000f90:	b480      	push	{r7}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	71fb      	strb	r3, [r7, #7]
	ads->hi2c = hi2c;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	68ba      	ldr	r2, [r7, #8]
 8000fa2:	605a      	str	r2, [r3, #4]
	ads->addr = addr;
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	79fa      	ldrb	r2, [r7, #7]
 8000fa8:	701a      	strb	r2, [r3, #0]
}
 8000faa:	bf00      	nop
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr

08000fb4 <ads_write>:
 * @brief  Configures the ads module register before reading (mux and gain)
 * 		   sending 3 bytes using I2C
 * @param  *ads: variable corresponding to the module targeted
 * @retval None
 */
void ads_write(ads_t *ads){
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	6078      	str	r0, [r7, #4]
	uint8_t adsWrite[3];
	adsWrite[0] = 0x01;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	733b      	strb	r3, [r7, #12]
	adsWrite[1] = 0x80 + (ads->mux<<4) + (ads->gain<<1);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	7a5b      	ldrb	r3, [r3, #9]
 8000fc4:	011b      	lsls	r3, r3, #4
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	7a1b      	ldrb	r3, [r3, #8]
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	4413      	add	r3, r2
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	3b80      	subs	r3, #128	; 0x80
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	737b      	strb	r3, [r7, #13]
	adsWrite[2] = 0x83;
 8000fda:	2383      	movs	r3, #131	; 0x83
 8000fdc:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(ads->hi2c, ads->addr<<1, adsWrite, 3, 100);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6858      	ldr	r0, [r3, #4]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	b299      	uxth	r1, r3
 8000fec:	f107 020c 	add.w	r2, r7, #12
 8000ff0:	2364      	movs	r3, #100	; 0x64
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	f001 fa77 	bl	80024e8 <HAL_I2C_Master_Transmit>
}
 8000ffa:	bf00      	nop
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <ads_voltageConv>:
 * @brief  Auxiliary function. Converts a raw ADC reading to a voltage reading in mV
 * @param  reading: raw ADC reading
 * @param  gain: gain of the internal amplifier chosen
 * @retval Voltage reading in mV
 */
uint16_t ads_voltageConv(uint16_t reading, uint8_t gain){
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	460a      	mov	r2, r1
 800100e:	80fb      	strh	r3, [r7, #6]
 8001010:	4613      	mov	r3, r2
 8001012:	717b      	strb	r3, [r7, #5]
	float factor;
	switch (gain){
 8001014:	797b      	ldrb	r3, [r7, #5]
 8001016:	2b04      	cmp	r3, #4
 8001018:	d81f      	bhi.n	800105a <ads_voltageConv+0x56>
 800101a:	a201      	add	r2, pc, #4	; (adr r2, 8001020 <ads_voltageConv+0x1c>)
 800101c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001020:	08001035 	.word	0x08001035
 8001024:	0800103b 	.word	0x0800103b
 8001028:	08001043 	.word	0x08001043
 800102c:	0800104b 	.word	0x0800104b
 8001030:	08001053 	.word	0x08001053
		case 0: factor = 6144; break;
 8001034:	4b18      	ldr	r3, [pc, #96]	; (8001098 <ads_voltageConv+0x94>)
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	e013      	b.n	8001062 <ads_voltageConv+0x5e>
		case 1: factor = 4096; break;
 800103a:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	e00f      	b.n	8001062 <ads_voltageConv+0x5e>
		case 2: factor = 2048; break;
 8001042:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	e00b      	b.n	8001062 <ads_voltageConv+0x5e>
		case 3: factor = 1024; break;
 800104a:	f04f 4389 	mov.w	r3, #1149239296	; 0x44800000
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	e007      	b.n	8001062 <ads_voltageConv+0x5e>
		case 4: factor = 512; break;
 8001052:	f04f 4388 	mov.w	r3, #1140850688	; 0x44000000
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	e003      	b.n	8001062 <ads_voltageConv+0x5e>
		default: factor = 256; break;
 800105a:	f04f 4387 	mov.w	r3, #1132462080	; 0x43800000
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	bf00      	nop
	}
	factor = factor*reading/32768;
 8001062:	88fb      	ldrh	r3, [r7, #6]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fdb9 	bl	8000bdc <__aeabi_i2f>
 800106a:	4603      	mov	r3, r0
 800106c:	68f9      	ldr	r1, [r7, #12]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fe08 	bl	8000c84 <__aeabi_fmul>
 8001074:	4603      	mov	r3, r0
 8001076:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff feb6 	bl	8000dec <__aeabi_fdiv>
 8001080:	4603      	mov	r3, r0
 8001082:	60fb      	str	r3, [r7, #12]
	return (uint16_t) factor;
 8001084:	68f8      	ldr	r0, [r7, #12]
 8001086:	f7ff ff4d 	bl	8000f24 <__aeabi_f2uiz>
 800108a:	4603      	mov	r3, r0
 800108c:	b29b      	uxth	r3, r3
}
 800108e:	4618      	mov	r0, r3
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	45c00000 	.word	0x45c00000

0800109c <ads_read>:
 * 			0: +-6144 mV	1: +-4096 mV
 * 			2: +-2048 mV	3: +-1024 mV
 * 			4: +-512 mV		5, 6, 7: +-256 mV
 * @retval Voltage read by the module (mV)
 */
uint16_t ads_read(ads_t *ads, uint8_t mux, uint8_t gain){
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af02      	add	r7, sp, #8
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	460b      	mov	r3, r1
 80010a6:	70fb      	strb	r3, [r7, #3]
 80010a8:	4613      	mov	r3, r2
 80010aa:	70bb      	strb	r3, [r7, #2]
	if ((ads->mux != mux) | (ads->gain != gain)){
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	7a5b      	ldrb	r3, [r3, #9]
 80010b0:	78fa      	ldrb	r2, [r7, #3]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	bf14      	ite	ne
 80010b6:	2301      	movne	r3, #1
 80010b8:	2300      	moveq	r3, #0
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	7a1b      	ldrb	r3, [r3, #8]
 80010c0:	78b9      	ldrb	r1, [r7, #2]
 80010c2:	4299      	cmp	r1, r3
 80010c4:	bf14      	ite	ne
 80010c6:	2301      	movne	r3, #1
 80010c8:	2300      	moveq	r3, #0
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	4313      	orrs	r3, r2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d008      	beq.n	80010e6 <ads_read+0x4a>
		ads->mux = mux;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	78fa      	ldrb	r2, [r7, #3]
 80010d8:	725a      	strb	r2, [r3, #9]
		ads->gain = gain;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	78ba      	ldrb	r2, [r7, #2]
 80010de:	721a      	strb	r2, [r3, #8]
		ads_write(ads);
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ff67 	bl	8000fb4 <ads_write>
	}

	uint8_t adsRead[2];
	HAL_I2C_Master_Transmit(ads->hi2c, ads->addr<<1, 0x00, 1, 100);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6858      	ldr	r0, [r3, #4]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	b299      	uxth	r1, r3
 80010f4:	2364      	movs	r3, #100	; 0x64
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2301      	movs	r3, #1
 80010fa:	2200      	movs	r2, #0
 80010fc:	f001 f9f4 	bl	80024e8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(ads->hi2c, ads->addr<<1, adsRead, 2, 100);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6858      	ldr	r0, [r3, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	b29b      	uxth	r3, r3
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	b299      	uxth	r1, r3
 800110e:	f107 020c 	add.w	r2, r7, #12
 8001112:	2364      	movs	r3, #100	; 0x64
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2302      	movs	r3, #2
 8001118:	f001 fae4 	bl	80026e4 <HAL_I2C_Master_Receive>
	int16_t reading = (adsRead[0] << 8 | adsRead[1]);
 800111c:	7b3b      	ldrb	r3, [r7, #12]
 800111e:	021b      	lsls	r3, r3, #8
 8001120:	b21a      	sxth	r2, r3
 8001122:	7b7b      	ldrb	r3, [r7, #13]
 8001124:	b21b      	sxth	r3, r3
 8001126:	4313      	orrs	r3, r2
 8001128:	81fb      	strh	r3, [r7, #14]
	if (reading < 0){
 800112a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800112e:	2b00      	cmp	r3, #0
 8001130:	da01      	bge.n	8001136 <ads_read+0x9a>
	  reading = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	81fb      	strh	r3, [r7, #14]
	}
	return ads_voltageConv(reading, gain);
 8001136:	89fb      	ldrh	r3, [r7, #14]
 8001138:	78ba      	ldrb	r2, [r7, #2]
 800113a:	4611      	mov	r1, r2
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ff61 	bl	8001004 <ads_voltageConv>
 8001142:	4603      	mov	r3, r0
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001152:	f000 fddf 	bl	8001d14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001156:	f000 f847 	bl	80011e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800115a:	f000 f8b9 	bl	80012d0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800115e:	f000 f889 	bl	8001274 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
 ads_1 = ads_new(&hi2c1, 0x48);
 8001162:	2148      	movs	r1, #72	; 0x48
 8001164:	481d      	ldr	r0, [pc, #116]	; (80011dc <main+0x90>)
 8001166:	f7ff fefd 	bl	8000f64 <ads_new>
 800116a:	4602      	mov	r2, r0
 800116c:	4b1c      	ldr	r3, [pc, #112]	; (80011e0 <main+0x94>)
 800116e:	601a      	str	r2, [r3, #0]
 ssd1306_1 = ssd1306_new(&hi2c1, 0x79);
 8001170:	2179      	movs	r1, #121	; 0x79
 8001172:	481a      	ldr	r0, [pc, #104]	; (80011dc <main+0x90>)
 8001174:	f000 f8e0 	bl	8001338 <ssd1306_new>
 8001178:	4602      	mov	r2, r0
 800117a:	4b1a      	ldr	r3, [pc, #104]	; (80011e4 <main+0x98>)
 800117c:	601a      	str	r2, [r3, #0]

 uint16_t voltage = ads_read(ads_1, 0, 0);
 800117e:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <main+0x94>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2200      	movs	r2, #0
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff ff88 	bl	800109c <ads_read>
 800118c:	4603      	mov	r3, r0
 800118e:	80fb      	strh	r3, [r7, #6]

 SSD1306_Putint(ssd1306_1, voltage, 1);
 8001190:	4b14      	ldr	r3, [pc, #80]	; (80011e4 <main+0x98>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	88f9      	ldrh	r1, [r7, #6]
 8001196:	2201      	movs	r2, #1
 8001198:	4618      	mov	r0, r3
 800119a:	f000 faf5 	bl	8001788 <SSD1306_Putint>
 SSD1306_UpdateScreen(ssd1306_1);
 800119e:	4b11      	ldr	r3, [pc, #68]	; (80011e4 <main+0x98>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 f9a4 	bl	80014f0 <SSD1306_UpdateScreen>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(300);
 80011a8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80011ac:	f000 fe14 	bl	8001dd8 <HAL_Delay>
	  voltage = ads_read(ads_1, 0, 0);
 80011b0:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <main+0x94>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2200      	movs	r2, #0
 80011b6:	2100      	movs	r1, #0
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff ff6f 	bl	800109c <ads_read>
 80011be:	4603      	mov	r3, r0
 80011c0:	80fb      	strh	r3, [r7, #6]

	  SSD1306_Putint(ssd1306_1, voltage, 1);
 80011c2:	4b08      	ldr	r3, [pc, #32]	; (80011e4 <main+0x98>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	88f9      	ldrh	r1, [r7, #6]
 80011c8:	2201      	movs	r2, #1
 80011ca:	4618      	mov	r0, r3
 80011cc:	f000 fadc 	bl	8001788 <SSD1306_Putint>
	  SSD1306_UpdateScreen(ssd1306_1);
 80011d0:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <main+0x98>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f000 f98b 	bl	80014f0 <SSD1306_UpdateScreen>
	  HAL_Delay(300);
 80011da:	e7e5      	b.n	80011a8 <main+0x5c>
 80011dc:	200000b0 	.word	0x200000b0
 80011e0:	20000104 	.word	0x20000104
 80011e4:	200000ac 	.word	0x200000ac

080011e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b090      	sub	sp, #64	; 0x40
 80011ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ee:	f107 0318 	add.w	r3, r7, #24
 80011f2:	2228      	movs	r2, #40	; 0x28
 80011f4:	2100      	movs	r1, #0
 80011f6:	4618      	mov	r0, r3
 80011f8:	f002 fd06 	bl	8003c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]
 8001208:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800120a:	2301      	movs	r3, #1
 800120c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800120e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001212:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001214:	2300      	movs	r3, #0
 8001216:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001218:	2301      	movs	r3, #1
 800121a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121c:	2302      	movs	r3, #2
 800121e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001220:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001224:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001226:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800122a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122c:	f107 0318 	add.w	r3, r7, #24
 8001230:	4618      	mov	r0, r3
 8001232:	f002 f8af 	bl	8003394 <HAL_RCC_OscConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800123c:	f000 f876 	bl	800132c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001240:	230f      	movs	r3, #15
 8001242:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001244:	2302      	movs	r3, #2
 8001246:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800124c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001250:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	2102      	movs	r1, #2
 800125a:	4618      	mov	r0, r3
 800125c:	f002 fb1a 	bl	8003894 <HAL_RCC_ClockConfig>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001266:	f000 f861 	bl	800132c <Error_Handler>
  }
}
 800126a:	bf00      	nop
 800126c:	3740      	adds	r7, #64	; 0x40
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001278:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <MX_I2C1_Init+0x50>)
 800127a:	4a13      	ldr	r2, [pc, #76]	; (80012c8 <MX_I2C1_Init+0x54>)
 800127c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800127e:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <MX_I2C1_Init+0x50>)
 8001280:	4a12      	ldr	r2, [pc, #72]	; (80012cc <MX_I2C1_Init+0x58>)
 8001282:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <MX_I2C1_Init+0x50>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800128a:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <MX_I2C1_Init+0x50>)
 800128c:	2200      	movs	r2, #0
 800128e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <MX_I2C1_Init+0x50>)
 8001292:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001296:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001298:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <MX_I2C1_Init+0x50>)
 800129a:	2200      	movs	r2, #0
 800129c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800129e:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <MX_I2C1_Init+0x50>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012a4:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <MX_I2C1_Init+0x50>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012aa:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <MX_I2C1_Init+0x50>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012b0:	4804      	ldr	r0, [pc, #16]	; (80012c4 <MX_I2C1_Init+0x50>)
 80012b2:	f000 fff1 	bl	8002298 <HAL_I2C_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012bc:	f000 f836 	bl	800132c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	200000b0 	.word	0x200000b0
 80012c8:	40005400 	.word	0x40005400
 80012cc:	00061a80 	.word	0x00061a80

080012d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012d6:	4b14      	ldr	r3, [pc, #80]	; (8001328 <MX_GPIO_Init+0x58>)
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	4a13      	ldr	r2, [pc, #76]	; (8001328 <MX_GPIO_Init+0x58>)
 80012dc:	f043 0320 	orr.w	r3, r3, #32
 80012e0:	6193      	str	r3, [r2, #24]
 80012e2:	4b11      	ldr	r3, [pc, #68]	; (8001328 <MX_GPIO_Init+0x58>)
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	f003 0320 	and.w	r3, r3, #32
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	4b0e      	ldr	r3, [pc, #56]	; (8001328 <MX_GPIO_Init+0x58>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	4a0d      	ldr	r2, [pc, #52]	; (8001328 <MX_GPIO_Init+0x58>)
 80012f4:	f043 0304 	orr.w	r3, r3, #4
 80012f8:	6193      	str	r3, [r2, #24]
 80012fa:	4b0b      	ldr	r3, [pc, #44]	; (8001328 <MX_GPIO_Init+0x58>)
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	f003 0304 	and.w	r3, r3, #4
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001306:	4b08      	ldr	r3, [pc, #32]	; (8001328 <MX_GPIO_Init+0x58>)
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	4a07      	ldr	r2, [pc, #28]	; (8001328 <MX_GPIO_Init+0x58>)
 800130c:	f043 0308 	orr.w	r3, r3, #8
 8001310:	6193      	str	r3, [r2, #24]
 8001312:	4b05      	ldr	r3, [pc, #20]	; (8001328 <MX_GPIO_Init+0x58>)
 8001314:	699b      	ldr	r3, [r3, #24]
 8001316:	f003 0308 	and.w	r3, r3, #8
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]

}
 800131e:	bf00      	nop
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	40021000 	.word	0x40021000

0800132c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <ssd1306_new>:
#include "math.h"

/* SSD1306 data buffer */
//static uint8_t SSD1306_Buffer[SSD1306_WIDTH * SSD1306_HEIGHT / 8];

ssd1306_t* ssd1306_new(I2C_HandleTypeDef *hi2c, uint8_t addr){
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	460b      	mov	r3, r1
 8001342:	70fb      	strb	r3, [r7, #3]
	ssd1306_t* ssd1306 = malloc(sizeof(*ssd1306));
 8001344:	f44f 6086 	mov.w	r0, #1072	; 0x430
 8001348:	f002 fc56 	bl	8003bf8 <malloc>
 800134c:	4603      	mov	r3, r0
 800134e:	60fb      	str	r3, [r7, #12]
	SSD1306_Init(ssd1306, hi2c, addr);
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	461a      	mov	r2, r3
 8001354:	6879      	ldr	r1, [r7, #4]
 8001356:	68f8      	ldr	r0, [r7, #12]
 8001358:	f000 f805 	bl	8001366 <SSD1306_Init>
	return ssd1306;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <SSD1306_Init>:

uint8_t SSD1306_Init(ssd1306_t* ssd1306, I2C_HandleTypeDef *hi2c, uint8_t addr) {
 8001366:	b580      	push	{r7, lr}
 8001368:	b084      	sub	sp, #16
 800136a:	af00      	add	r7, sp, #0
 800136c:	60f8      	str	r0, [r7, #12]
 800136e:	60b9      	str	r1, [r7, #8]
 8001370:	4613      	mov	r3, r2
 8001372:	71fb      	strb	r3, [r7, #7]

	ssd1306->hi2c = hi2c;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	605a      	str	r2, [r3, #4]
	ssd1306->addr = addr;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	79fa      	ldrb	r2, [r7, #7]
 800137e:	701a      	strb	r2, [r3, #0]
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(ssd1306->hi2c, ssd1306->addr, 1, 20000) != HAL_OK) {
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	6858      	ldr	r0, [r3, #4]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	b299      	uxth	r1, r3
 800138a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800138e:	2201      	movs	r2, #1
 8001390:	f001 fbd6 	bl	8002b40 <HAL_I2C_IsDeviceReady>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SSD1306_Init+0x38>
		/* Return false */
		return 0;
 800139a:	2300      	movs	r3, #0
 800139c:	e0a4      	b.n	80014e8 <SSD1306_Init+0x182>
//	uint32_t p = 2500;
//	while(p>0)
//		p--;
	
	/* Init LCD */
	ssd1306_I2C_Write(ssd1306, 0x00, 0xAE);
 800139e:	22ae      	movs	r2, #174	; 0xae
 80013a0:	2100      	movs	r1, #0
 80013a2:	68f8      	ldr	r0, [r7, #12]
 80013a4:	f000 fb79 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xAE); //display off
 80013a8:	22ae      	movs	r2, #174	; 0xae
 80013aa:	2100      	movs	r1, #0
 80013ac:	68f8      	ldr	r0, [r7, #12]
 80013ae:	f000 fb74 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x20); //Set Memory Addressing Mode
 80013b2:	2220      	movs	r2, #32
 80013b4:	2100      	movs	r1, #0
 80013b6:	68f8      	ldr	r0, [r7, #12]
 80013b8:	f000 fb6f 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80013bc:	2210      	movs	r2, #16
 80013be:	2100      	movs	r1, #0
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f000 fb6a 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80013c6:	22b0      	movs	r2, #176	; 0xb0
 80013c8:	2100      	movs	r1, #0
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f000 fb65 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xC8); //Set COM Output Scan Direction
 80013d0:	22c8      	movs	r2, #200	; 0xc8
 80013d2:	2100      	movs	r1, #0
 80013d4:	68f8      	ldr	r0, [r7, #12]
 80013d6:	f000 fb60 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x00); //---set low column address
 80013da:	2200      	movs	r2, #0
 80013dc:	2100      	movs	r1, #0
 80013de:	68f8      	ldr	r0, [r7, #12]
 80013e0:	f000 fb5b 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x10); //---set high column address
 80013e4:	2210      	movs	r2, #16
 80013e6:	2100      	movs	r1, #0
 80013e8:	68f8      	ldr	r0, [r7, #12]
 80013ea:	f000 fb56 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x40); //--set start line address
 80013ee:	2240      	movs	r2, #64	; 0x40
 80013f0:	2100      	movs	r1, #0
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f000 fb51 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x81); //--set contrast control register
 80013f8:	2281      	movs	r2, #129	; 0x81
 80013fa:	2100      	movs	r1, #0
 80013fc:	68f8      	ldr	r0, [r7, #12]
 80013fe:	f000 fb4c 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xFF);
 8001402:	22ff      	movs	r2, #255	; 0xff
 8001404:	2100      	movs	r1, #0
 8001406:	68f8      	ldr	r0, [r7, #12]
 8001408:	f000 fb47 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xA1); //--set segment re-map 0 to 127
 800140c:	22a1      	movs	r2, #161	; 0xa1
 800140e:	2100      	movs	r1, #0
 8001410:	68f8      	ldr	r0, [r7, #12]
 8001412:	f000 fb42 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xA6); //--set normal display
 8001416:	22a6      	movs	r2, #166	; 0xa6
 8001418:	2100      	movs	r1, #0
 800141a:	68f8      	ldr	r0, [r7, #12]
 800141c:	f000 fb3d 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xA8); //--set multiplex ratio(1 to 64)
 8001420:	22a8      	movs	r2, #168	; 0xa8
 8001422:	2100      	movs	r1, #0
 8001424:	68f8      	ldr	r0, [r7, #12]
 8001426:	f000 fb38 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x3F); //
 800142a:	223f      	movs	r2, #63	; 0x3f
 800142c:	2100      	movs	r1, #0
 800142e:	68f8      	ldr	r0, [r7, #12]
 8001430:	f000 fb33 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001434:	22a4      	movs	r2, #164	; 0xa4
 8001436:	2100      	movs	r1, #0
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	f000 fb2e 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xD3); //-set display offset
 800143e:	22d3      	movs	r2, #211	; 0xd3
 8001440:	2100      	movs	r1, #0
 8001442:	68f8      	ldr	r0, [r7, #12]
 8001444:	f000 fb29 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x00); //-not offset
 8001448:	2200      	movs	r2, #0
 800144a:	2100      	movs	r1, #0
 800144c:	68f8      	ldr	r0, [r7, #12]
 800144e:	f000 fb24 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xD5); //--set display clock divide ratio/oscillator frequency
 8001452:	22d5      	movs	r2, #213	; 0xd5
 8001454:	2100      	movs	r1, #0
 8001456:	68f8      	ldr	r0, [r7, #12]
 8001458:	f000 fb1f 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xF0); //--set divide ratio
 800145c:	22f0      	movs	r2, #240	; 0xf0
 800145e:	2100      	movs	r1, #0
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	f000 fb1a 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xD9); //--set pre-charge period
 8001466:	22d9      	movs	r2, #217	; 0xd9
 8001468:	2100      	movs	r1, #0
 800146a:	68f8      	ldr	r0, [r7, #12]
 800146c:	f000 fb15 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x22); //
 8001470:	2222      	movs	r2, #34	; 0x22
 8001472:	2100      	movs	r1, #0
 8001474:	68f8      	ldr	r0, [r7, #12]
 8001476:	f000 fb10 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xDA); //--set com pins hardware configuration
 800147a:	22da      	movs	r2, #218	; 0xda
 800147c:	2100      	movs	r1, #0
 800147e:	68f8      	ldr	r0, [r7, #12]
 8001480:	f000 fb0b 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x12);
 8001484:	2212      	movs	r2, #18
 8001486:	2100      	movs	r1, #0
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f000 fb06 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xDB); //--set vcomh
 800148e:	22db      	movs	r2, #219	; 0xdb
 8001490:	2100      	movs	r1, #0
 8001492:	68f8      	ldr	r0, [r7, #12]
 8001494:	f000 fb01 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x20); //0x20,0.77xVcc
 8001498:	2220      	movs	r2, #32
 800149a:	2100      	movs	r1, #0
 800149c:	68f8      	ldr	r0, [r7, #12]
 800149e:	f000 fafc 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x8D); //--set DC-DC enable
 80014a2:	228d      	movs	r2, #141	; 0x8d
 80014a4:	2100      	movs	r1, #0
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	f000 faf7 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x14); //
 80014ac:	2214      	movs	r2, #20
 80014ae:	2100      	movs	r1, #0
 80014b0:	68f8      	ldr	r0, [r7, #12]
 80014b2:	f000 faf2 	bl	8001a9a <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xAF); //--turn on SSD1306 panel
 80014b6:	22af      	movs	r2, #175	; 0xaf
 80014b8:	2100      	movs	r1, #0
 80014ba:	68f8      	ldr	r0, [r7, #12]
 80014bc:	f000 faed 	bl	8001a9a <ssd1306_I2C_Write>
	
	/* Clear screen */
	SSD1306_Fill(ssd1306, SSD1306_COLOR_BLACK);
 80014c0:	2100      	movs	r1, #0
 80014c2:	68f8      	ldr	r0, [r7, #12]
 80014c4:	f000 f845 	bl	8001552 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen(ssd1306);
 80014c8:	68f8      	ldr	r0, [r7, #12]
 80014ca:	f000 f811 	bl	80014f0 <SSD1306_UpdateScreen>
	
	/* Set default values */
	ssd1306->CurrentX = 0;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	2200      	movs	r2, #0
 80014d2:	811a      	strh	r2, [r3, #8]
	ssd1306->CurrentY = 0;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2200      	movs	r2, #0
 80014d8:	815a      	strh	r2, [r3, #10]
	
	/* Initialized OK */
	ssd1306->Initialized = 1;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	2201      	movs	r2, #1
 80014de:	735a      	strb	r2, [r3, #13]
	ssd1306->Inverted= 0;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2200      	movs	r2, #0
 80014e4:	731a      	strb	r2, [r3, #12]
	
	/* Return OK */
	return 1;
 80014e6:	2301      	movs	r3, #1
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(ssd1306_t* ssd1306) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80014f8:	2300      	movs	r3, #0
 80014fa:	73fb      	strb	r3, [r7, #15]
 80014fc:	e022      	b.n	8001544 <SSD1306_UpdateScreen+0x54>
		ssd1306_I2C_Write(ssd1306, 0x00, 0xB0 + m);
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
 8001500:	3b50      	subs	r3, #80	; 0x50
 8001502:	b2db      	uxtb	r3, r3
 8001504:	461a      	mov	r2, r3
 8001506:	2100      	movs	r1, #0
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f000 fac6 	bl	8001a9a <ssd1306_I2C_Write>
		ssd1306_I2C_Write(ssd1306, 0x00, 0x00);
 800150e:	2200      	movs	r2, #0
 8001510:	2100      	movs	r1, #0
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f000 fac1 	bl	8001a9a <ssd1306_I2C_Write>
		ssd1306_I2C_Write(ssd1306, 0x00, 0x10);
 8001518:	2210      	movs	r2, #16
 800151a:	2100      	movs	r1, #0
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 fabc 	bl	8001a9a <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(ssd1306, 0x40, &ssd1306->SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001522:	7bfa      	ldrb	r2, [r7, #15]
 8001524:	4613      	mov	r3, r2
 8001526:	015b      	lsls	r3, r3, #5
 8001528:	4413      	add	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	3308      	adds	r3, #8
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	4413      	add	r3, r2
 8001532:	1d9a      	adds	r2, r3, #6
 8001534:	2384      	movs	r3, #132	; 0x84
 8001536:	2140      	movs	r1, #64	; 0x40
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f000 fa56 	bl	80019ea <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	3301      	adds	r3, #1
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	2b07      	cmp	r3, #7
 8001548:	d9d9      	bls.n	80014fe <SSD1306_UpdateScreen+0xe>
	}
}
 800154a:	bf00      	nop
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <SSD1306_Fill>:

void SSD1306_Fill(ssd1306_t* ssd1306, SSD1306_COLOR_t color) {
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	460b      	mov	r3, r1
 800155c:	70fb      	strb	r3, [r7, #3]
	/* Set memory */
	memset(ssd1306->SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(ssd1306->SSD1306_Buffer));
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f103 000e 	add.w	r0, r3, #14
 8001564:	78fb      	ldrb	r3, [r7, #3]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d101      	bne.n	800156e <SSD1306_Fill+0x1c>
 800156a:	2300      	movs	r3, #0
 800156c:	e000      	b.n	8001570 <SSD1306_Fill+0x1e>
 800156e:	23ff      	movs	r3, #255	; 0xff
 8001570:	f44f 6284 	mov.w	r2, #1056	; 0x420
 8001574:	4619      	mov	r1, r3
 8001576:	f002 fb47 	bl	8003c08 <memset>
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(ssd1306_t* ssd1306, uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001582:	b490      	push	{r4, r7}
 8001584:	b084      	sub	sp, #16
 8001586:	af00      	add	r7, sp, #0
 8001588:	60f8      	str	r0, [r7, #12]
 800158a:	4608      	mov	r0, r1
 800158c:	4611      	mov	r1, r2
 800158e:	461a      	mov	r2, r3
 8001590:	4603      	mov	r3, r0
 8001592:	817b      	strh	r3, [r7, #10]
 8001594:	460b      	mov	r3, r1
 8001596:	813b      	strh	r3, [r7, #8]
 8001598:	4613      	mov	r3, r2
 800159a:	71fb      	strb	r3, [r7, #7]
	if (
 800159c:	897b      	ldrh	r3, [r7, #10]
 800159e:	2b83      	cmp	r3, #131	; 0x83
 80015a0:	d85a      	bhi.n	8001658 <SSD1306_DrawPixel+0xd6>
		x >= SSD1306_WIDTH ||
 80015a2:	893b      	ldrh	r3, [r7, #8]
 80015a4:	2b3f      	cmp	r3, #63	; 0x3f
 80015a6:	d857      	bhi.n	8001658 <SSD1306_DrawPixel+0xd6>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (ssd1306->Inverted) {
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	7b1b      	ldrb	r3, [r3, #12]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d006      	beq.n	80015be <SSD1306_DrawPixel+0x3c>
		color = (SSD1306_COLOR_t)!color;
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	bf0c      	ite	eq
 80015b6:	2301      	moveq	r3, #1
 80015b8:	2300      	movne	r3, #0
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	71fb      	strb	r3, [r7, #7]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d123      	bne.n	800160c <SSD1306_DrawPixel+0x8a>
		ssd1306->SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80015c4:	897a      	ldrh	r2, [r7, #10]
 80015c6:	893b      	ldrh	r3, [r7, #8]
 80015c8:	08db      	lsrs	r3, r3, #3
 80015ca:	b298      	uxth	r0, r3
 80015cc:	4601      	mov	r1, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	015b      	lsls	r3, r3, #5
 80015d2:	440b      	add	r3, r1
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	4413      	add	r3, r2
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	4413      	add	r3, r2
 80015dc:	7b9b      	ldrb	r3, [r3, #14]
 80015de:	b25a      	sxtb	r2, r3
 80015e0:	893b      	ldrh	r3, [r7, #8]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	2101      	movs	r1, #1
 80015e8:	fa01 f303 	lsl.w	r3, r1, r3
 80015ec:	b25b      	sxtb	r3, r3
 80015ee:	4313      	orrs	r3, r2
 80015f0:	b25c      	sxtb	r4, r3
 80015f2:	897a      	ldrh	r2, [r7, #10]
 80015f4:	4601      	mov	r1, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	015b      	lsls	r3, r3, #5
 80015fa:	440b      	add	r3, r1
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	b2e1      	uxtb	r1, r4
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	4413      	add	r3, r2
 8001606:	460a      	mov	r2, r1
 8001608:	739a      	strb	r2, [r3, #14]
 800160a:	e026      	b.n	800165a <SSD1306_DrawPixel+0xd8>
	} else {
		ssd1306->SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800160c:	897a      	ldrh	r2, [r7, #10]
 800160e:	893b      	ldrh	r3, [r7, #8]
 8001610:	08db      	lsrs	r3, r3, #3
 8001612:	b298      	uxth	r0, r3
 8001614:	4601      	mov	r1, r0
 8001616:	460b      	mov	r3, r1
 8001618:	015b      	lsls	r3, r3, #5
 800161a:	440b      	add	r3, r1
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	4413      	add	r3, r2
 8001624:	7b9b      	ldrb	r3, [r3, #14]
 8001626:	b25a      	sxtb	r2, r3
 8001628:	893b      	ldrh	r3, [r7, #8]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	2101      	movs	r1, #1
 8001630:	fa01 f303 	lsl.w	r3, r1, r3
 8001634:	b25b      	sxtb	r3, r3
 8001636:	43db      	mvns	r3, r3
 8001638:	b25b      	sxtb	r3, r3
 800163a:	4013      	ands	r3, r2
 800163c:	b25c      	sxtb	r4, r3
 800163e:	897a      	ldrh	r2, [r7, #10]
 8001640:	4601      	mov	r1, r0
 8001642:	460b      	mov	r3, r1
 8001644:	015b      	lsls	r3, r3, #5
 8001646:	440b      	add	r3, r1
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	b2e1      	uxtb	r1, r4
 800164e:	68fa      	ldr	r2, [r7, #12]
 8001650:	4413      	add	r3, r2
 8001652:	460a      	mov	r2, r1
 8001654:	739a      	strb	r2, [r3, #14]
 8001656:	e000      	b.n	800165a <SSD1306_DrawPixel+0xd8>
		return;
 8001658:	bf00      	nop
	}
}
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bc90      	pop	{r4, r7}
 8001660:	4770      	bx	lr

08001662 <SSD1306_GotoXY>:

void SSD1306_GotoXY(ssd1306_t* ssd1306, uint16_t x, uint16_t y) {
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	460b      	mov	r3, r1
 800166c:	807b      	strh	r3, [r7, #2]
 800166e:	4613      	mov	r3, r2
 8001670:	803b      	strh	r3, [r7, #0]
	/* Set write pointers */
	ssd1306->CurrentX = x;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	887a      	ldrh	r2, [r7, #2]
 8001676:	811a      	strh	r2, [r3, #8]
	ssd1306->CurrentY = y;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	883a      	ldrh	r2, [r7, #0]
 800167c:	815a      	strh	r2, [r3, #10]
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr

08001688 <SSD1306_Putc>:

char SSD1306_Putc(ssd1306_t* ssd1306, uint8_t ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b088      	sub	sp, #32
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	607a      	str	r2, [r7, #4]
 8001692:	461a      	mov	r2, r3
 8001694:	460b      	mov	r3, r1
 8001696:	72fb      	strb	r3, [r7, #11]
 8001698:	4613      	mov	r3, r2
 800169a:	72bb      	strb	r3, [r7, #10]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (ssd1306->CurrentX + Font->FontWidth) ||
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	891b      	ldrh	r3, [r3, #8]
 80016a0:	461a      	mov	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	4413      	add	r3, r2
	if (
 80016a8:	2b83      	cmp	r3, #131	; 0x83
 80016aa:	dc07      	bgt.n	80016bc <SSD1306_Putc+0x34>
		SSD1306_HEIGHT <= (ssd1306->CurrentY + Font->FontHeight)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	895b      	ldrh	r3, [r3, #10]
 80016b0:	461a      	mov	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	785b      	ldrb	r3, [r3, #1]
 80016b6:	4413      	add	r3, r2
		SSD1306_WIDTH <= (ssd1306->CurrentX + Font->FontWidth) ||
 80016b8:	2b3f      	cmp	r3, #63	; 0x3f
 80016ba:	dd01      	ble.n	80016c0 <SSD1306_Putc+0x38>
	) {
		/* Error */
		return 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	e05e      	b.n	800177e <SSD1306_Putc+0xf6>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80016c0:	2300      	movs	r3, #0
 80016c2:	61fb      	str	r3, [r7, #28]
 80016c4:	e04b      	b.n	800175e <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685a      	ldr	r2, [r3, #4]
 80016ca:	7afb      	ldrb	r3, [r7, #11]
 80016cc:	3b20      	subs	r3, #32
 80016ce:	6879      	ldr	r1, [r7, #4]
 80016d0:	7849      	ldrb	r1, [r1, #1]
 80016d2:	fb01 f303 	mul.w	r3, r1, r3
 80016d6:	4619      	mov	r1, r3
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	440b      	add	r3, r1
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	4413      	add	r3, r2
 80016e0:	881b      	ldrh	r3, [r3, #0]
 80016e2:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font->FontWidth; j++) {
 80016e4:	2300      	movs	r3, #0
 80016e6:	61bb      	str	r3, [r7, #24]
 80016e8:	e030      	b.n	800174c <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 80016ea:	697a      	ldr	r2, [r7, #20]
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d010      	beq.n	800171c <SSD1306_Putc+0x94>
				SSD1306_DrawPixel(ssd1306, ssd1306->CurrentX + j, (ssd1306->CurrentY + i), (SSD1306_COLOR_t) color);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	891a      	ldrh	r2, [r3, #8]
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	b29b      	uxth	r3, r3
 8001702:	4413      	add	r3, r2
 8001704:	b299      	uxth	r1, r3
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	895a      	ldrh	r2, [r3, #10]
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	b29b      	uxth	r3, r3
 800170e:	4413      	add	r3, r2
 8001710:	b29a      	uxth	r2, r3
 8001712:	7abb      	ldrb	r3, [r7, #10]
 8001714:	68f8      	ldr	r0, [r7, #12]
 8001716:	f7ff ff34 	bl	8001582 <SSD1306_DrawPixel>
 800171a:	e014      	b.n	8001746 <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(ssd1306, ssd1306->CurrentX + j, (ssd1306->CurrentY + i), (SSD1306_COLOR_t)!color);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	891a      	ldrh	r2, [r3, #8]
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	b29b      	uxth	r3, r3
 8001724:	4413      	add	r3, r2
 8001726:	b299      	uxth	r1, r3
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	895a      	ldrh	r2, [r3, #10]
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	b29b      	uxth	r3, r3
 8001730:	4413      	add	r3, r2
 8001732:	b29a      	uxth	r2, r3
 8001734:	7abb      	ldrb	r3, [r7, #10]
 8001736:	2b00      	cmp	r3, #0
 8001738:	bf0c      	ite	eq
 800173a:	2301      	moveq	r3, #1
 800173c:	2300      	movne	r3, #0
 800173e:	b2db      	uxtb	r3, r3
 8001740:	68f8      	ldr	r0, [r7, #12]
 8001742:	f7ff ff1e 	bl	8001582 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	3301      	adds	r3, #1
 800174a:	61bb      	str	r3, [r7, #24]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	4293      	cmp	r3, r2
 8001756:	d3c8      	bcc.n	80016ea <SSD1306_Putc+0x62>
	for (i = 0; i < Font->FontHeight; i++) {
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	3301      	adds	r3, #1
 800175c:	61fb      	str	r3, [r7, #28]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	785b      	ldrb	r3, [r3, #1]
 8001762:	461a      	mov	r2, r3
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	4293      	cmp	r3, r2
 8001768:	d3ad      	bcc.n	80016c6 <SSD1306_Putc+0x3e>
			}
		}
	}
	
	/* Increase pointer */
	ssd1306->CurrentX += Font->FontWidth;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	891a      	ldrh	r2, [r3, #8]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b29b      	uxth	r3, r3
 8001774:	4413      	add	r3, r2
 8001776:	b29a      	uxth	r2, r3
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	811a      	strh	r2, [r3, #8]
	
	/* Return character written */
	return ch;
 800177c:	7afb      	ldrb	r3, [r7, #11]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3720      	adds	r7, #32
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <SSD1306_Putint>:

void SSD1306_Putint(ssd1306_t* ssd1306, int data, uint8_t slot) {
 8001788:	b5b0      	push	{r4, r5, r7, lr}
 800178a:	b08a      	sub	sp, #40	; 0x28
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	4613      	mov	r3, r2
 8001794:	71fb      	strb	r3, [r7, #7]
 8001796:	466b      	mov	r3, sp
 8001798:	461d      	mov	r5, r3

	char menos_char = ' ';
 800179a:	2320      	movs	r3, #32
 800179c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	if (data < 0) {
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	da05      	bge.n	80017b2 <SSD1306_Putint+0x2a>
		data = -data;
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	425b      	negs	r3, r3
 80017aa:	60bb      	str	r3, [r7, #8]
		menos_char = '-';
 80017ac:	232d      	movs	r3, #45	; 0x2d
 80017ae:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	}

	int size = size_int_oled(data);
 80017b2:	68b8      	ldr	r0, [r7, #8]
 80017b4:	f000 f8c6 	bl	8001944 <size_int_oled>
 80017b8:	4603      	mov	r3, r0
 80017ba:	61fb      	str	r3, [r7, #28]
	char data_char[size];		// String de chars=
 80017bc:	69f8      	ldr	r0, [r7, #28]
 80017be:	1e43      	subs	r3, r0, #1
 80017c0:	61bb      	str	r3, [r7, #24]
 80017c2:	4603      	mov	r3, r0
 80017c4:	4619      	mov	r1, r3
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	f04f 0300 	mov.w	r3, #0
 80017ce:	f04f 0400 	mov.w	r4, #0
 80017d2:	00d4      	lsls	r4, r2, #3
 80017d4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80017d8:	00cb      	lsls	r3, r1, #3
 80017da:	4603      	mov	r3, r0
 80017dc:	4619      	mov	r1, r3
 80017de:	f04f 0200 	mov.w	r2, #0
 80017e2:	f04f 0300 	mov.w	r3, #0
 80017e6:	f04f 0400 	mov.w	r4, #0
 80017ea:	00d4      	lsls	r4, r2, #3
 80017ec:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80017f0:	00cb      	lsls	r3, r1, #3
 80017f2:	4603      	mov	r3, r0
 80017f4:	3307      	adds	r3, #7
 80017f6:	08db      	lsrs	r3, r3, #3
 80017f8:	00db      	lsls	r3, r3, #3
 80017fa:	ebad 0d03 	sub.w	sp, sp, r3
 80017fe:	466b      	mov	r3, sp
 8001800:	3300      	adds	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
	sprintf(data_char,"%d", data);	// Cada numero del int en un char
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	68ba      	ldr	r2, [r7, #8]
 8001808:	4949      	ldr	r1, [pc, #292]	; (8001930 <SSD1306_Putint+0x1a8>)
 800180a:	4618      	mov	r0, r3
 800180c:	f002 faba 	bl	8003d84 <siprintf>

	uint16_t x_slot = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	847b      	strh	r3, [r7, #34]	; 0x22
	uint16_t y_slot = 0;
 8001814:	2300      	movs	r3, #0
 8001816:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint8_t slot_mini = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	switch (slot) {
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	3b01      	subs	r3, #1
 8001822:	2b04      	cmp	r3, #4
 8001824:	d82b      	bhi.n	800187e <SSD1306_Putint+0xf6>
 8001826:	a201      	add	r2, pc, #4	; (adr r2, 800182c <SSD1306_Putint+0xa4>)
 8001828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800182c:	08001841 	.word	0x08001841
 8001830:	0800184b 	.word	0x0800184b
 8001834:	08001855 	.word	0x08001855
 8001838:	0800185f 	.word	0x0800185f
 800183c:	0800186f 	.word	0x0800186f
	case 1:
		x_slot = 2;
 8001840:	2302      	movs	r3, #2
 8001842:	847b      	strh	r3, [r7, #34]	; 0x22
		y_slot = 0;
 8001844:	2300      	movs	r3, #0
 8001846:	84bb      	strh	r3, [r7, #36]	; 0x24
		break;
 8001848:	e019      	b.n	800187e <SSD1306_Putint+0xf6>
	case 2:
		x_slot = 2;
 800184a:	2302      	movs	r3, #2
 800184c:	847b      	strh	r3, [r7, #34]	; 0x22
		y_slot = 17;
 800184e:	2311      	movs	r3, #17
 8001850:	84bb      	strh	r3, [r7, #36]	; 0x24
		break;
 8001852:	e014      	b.n	800187e <SSD1306_Putint+0xf6>
	case 3:
		x_slot = 2;
 8001854:	2302      	movs	r3, #2
 8001856:	847b      	strh	r3, [r7, #34]	; 0x22
		y_slot = 35;
 8001858:	2323      	movs	r3, #35	; 0x23
 800185a:	84bb      	strh	r3, [r7, #36]	; 0x24
		break;
 800185c:	e00f      	b.n	800187e <SSD1306_Putint+0xf6>
	case 4:
		x_slot = 22;
 800185e:	2316      	movs	r3, #22
 8001860:	847b      	strh	r3, [r7, #34]	; 0x22
		y_slot = 53;
 8001862:	2335      	movs	r3, #53	; 0x35
 8001864:	84bb      	strh	r3, [r7, #36]	; 0x24
		slot_mini = 1;
 8001866:	2301      	movs	r3, #1
 8001868:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		break;
 800186c:	e007      	b.n	800187e <SSD1306_Putint+0xf6>
	case 5:
		x_slot = 70;
 800186e:	2346      	movs	r3, #70	; 0x46
 8001870:	847b      	strh	r3, [r7, #34]	; 0x22
		y_slot = 53;
 8001872:	2335      	movs	r3, #53	; 0x35
 8001874:	84bb      	strh	r3, [r7, #36]	; 0x24
		slot_mini = 1;
 8001876:	2301      	movs	r3, #1
 8001878:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		break;
 800187c:	bf00      	nop
	}
	if (slot_mini == 1){
 800187e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001882:	2b01      	cmp	r3, #1
 8001884:	d129      	bne.n	80018da <SSD1306_Putint+0x152>
		SSD1306_GotoXY (ssd1306, x_slot,y_slot);				// Select x and y from the selected slot
 8001886:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001888:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800188a:	4619      	mov	r1, r3
 800188c:	68f8      	ldr	r0, [r7, #12]
 800188e:	f7ff fee8 	bl	8001662 <SSD1306_GotoXY>
		SSD1306_Puts (ssd1306, "       ", &Font_7x10, 1);	// Reset the slot before writing (7 blank chars for small slots)
 8001892:	2301      	movs	r3, #1
 8001894:	4a27      	ldr	r2, [pc, #156]	; (8001934 <SSD1306_Putint+0x1ac>)
 8001896:	4928      	ldr	r1, [pc, #160]	; (8001938 <SSD1306_Putint+0x1b0>)
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f000 f881 	bl	80019a0 <SSD1306_Puts>
		SSD1306_GotoXY (ssd1306, x_slot,y_slot);				// Come back to the initial position
 800189e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80018a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80018a2:	4619      	mov	r1, r3
 80018a4:	68f8      	ldr	r0, [r7, #12]
 80018a6:	f7ff fedc 	bl	8001662 <SSD1306_GotoXY>
		SSD1306_Putc (ssd1306, menos_char, &Font_7x10, 1);	// Write minus char if necessary
 80018aa:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 80018ae:	2301      	movs	r3, #1
 80018b0:	4a20      	ldr	r2, [pc, #128]	; (8001934 <SSD1306_Putint+0x1ac>)
 80018b2:	68f8      	ldr	r0, [r7, #12]
 80018b4:	f7ff fee8 	bl	8001688 <SSD1306_Putc>
		SSD1306_GotoXY (ssd1306, x_slot+7,y_slot);			// Shif a char correspondig to the minus char
 80018b8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80018ba:	3307      	adds	r3, #7
 80018bc:	b29b      	uxth	r3, r3
 80018be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80018c0:	4619      	mov	r1, r3
 80018c2:	68f8      	ldr	r0, [r7, #12]
 80018c4:	f7ff fecd 	bl	8001662 <SSD1306_GotoXY>
		SSD1306_Puts (ssd1306, data_char, &Font_7x10, 1);	// Write the value
 80018c8:	6979      	ldr	r1, [r7, #20]
 80018ca:	2301      	movs	r3, #1
 80018cc:	4a19      	ldr	r2, [pc, #100]	; (8001934 <SSD1306_Putint+0x1ac>)
 80018ce:	68f8      	ldr	r0, [r7, #12]
 80018d0:	f000 f866 	bl	80019a0 <SSD1306_Puts>
		return;
 80018d4:	bf00      	nop
 80018d6:	46ad      	mov	sp, r5
 80018d8:	e027      	b.n	800192a <SSD1306_Putint+0x1a2>
	}
	SSD1306_GotoXY (ssd1306, x_slot,y_slot);
 80018da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80018dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80018de:	4619      	mov	r1, r3
 80018e0:	68f8      	ldr	r0, [r7, #12]
 80018e2:	f7ff febe 	bl	8001662 <SSD1306_GotoXY>
	SSD1306_Puts (ssd1306, "         ", &Font_11x18, 1);		// Reset the slot before writing (9 blank chars for small slots)
 80018e6:	2301      	movs	r3, #1
 80018e8:	4a14      	ldr	r2, [pc, #80]	; (800193c <SSD1306_Putint+0x1b4>)
 80018ea:	4915      	ldr	r1, [pc, #84]	; (8001940 <SSD1306_Putint+0x1b8>)
 80018ec:	68f8      	ldr	r0, [r7, #12]
 80018ee:	f000 f857 	bl	80019a0 <SSD1306_Puts>
	SSD1306_GotoXY (ssd1306, x_slot,y_slot);
 80018f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80018f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80018f6:	4619      	mov	r1, r3
 80018f8:	68f8      	ldr	r0, [r7, #12]
 80018fa:	f7ff feb2 	bl	8001662 <SSD1306_GotoXY>
	SSD1306_Putc (ssd1306, menos_char, &Font_11x18, 1);
 80018fe:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 8001902:	2301      	movs	r3, #1
 8001904:	4a0d      	ldr	r2, [pc, #52]	; (800193c <SSD1306_Putint+0x1b4>)
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f7ff febe 	bl	8001688 <SSD1306_Putc>
	SSD1306_GotoXY (ssd1306, x_slot+11,y_slot);
 800190c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800190e:	330b      	adds	r3, #11
 8001910:	b29b      	uxth	r3, r3
 8001912:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001914:	4619      	mov	r1, r3
 8001916:	68f8      	ldr	r0, [r7, #12]
 8001918:	f7ff fea3 	bl	8001662 <SSD1306_GotoXY>
	SSD1306_Puts (ssd1306, data_char, &Font_11x18, 1);
 800191c:	6979      	ldr	r1, [r7, #20]
 800191e:	2301      	movs	r3, #1
 8001920:	4a06      	ldr	r2, [pc, #24]	; (800193c <SSD1306_Putint+0x1b4>)
 8001922:	68f8      	ldr	r0, [r7, #12]
 8001924:	f000 f83c 	bl	80019a0 <SSD1306_Puts>
 8001928:	46ad      	mov	sp, r5
}
 800192a:	3728      	adds	r7, #40	; 0x28
 800192c:	46bd      	mov	sp, r7
 800192e:	bdb0      	pop	{r4, r5, r7, pc}
 8001930:	08004ad4 	.word	0x08004ad4
 8001934:	20000000 	.word	0x20000000
 8001938:	08004ad8 	.word	0x08004ad8
 800193c:	20000008 	.word	0x20000008
 8001940:	08004ae0 	.word	0x08004ae0

08001944 <size_int_oled>:
	SSD1306_GotoXY (ssd1306, x_slot,y_slot);
	SSD1306_Puts (ssd1306, float_str, &Font_11x18, 1);
//	SSD1306_UpdateScreen();
}

uint8_t size_int_oled(int data){
 8001944:	b590      	push	{r4, r7, lr}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
	uint8_t size;
	if (data==0){
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d102      	bne.n	8001958 <size_int_oled+0x14>
		size = 1;
 8001952:	2301      	movs	r3, #1
 8001954:	73fb      	strb	r3, [r7, #15]
 8001956:	e01b      	b.n	8001990 <size_int_oled+0x4c>
	}
	else {
		size = floor(log10(data))+1;
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7fe fd4b 	bl	80003f4 <__aeabi_i2d>
 800195e:	4603      	mov	r3, r0
 8001960:	460c      	mov	r4, r1
 8001962:	4618      	mov	r0, r3
 8001964:	4621      	mov	r1, r4
 8001966:	f002 fdef 	bl	8004548 <log10>
 800196a:	4603      	mov	r3, r0
 800196c:	460c      	mov	r4, r1
 800196e:	4618      	mov	r0, r3
 8001970:	4621      	mov	r1, r4
 8001972:	f002 fd65 	bl	8004440 <floor>
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <size_int_oled+0x58>)
 800197c:	f7fe fbee 	bl	800015c <__adddf3>
 8001980:	4603      	mov	r3, r0
 8001982:	460c      	mov	r4, r1
 8001984:	4618      	mov	r0, r3
 8001986:	4621      	mov	r1, r4
 8001988:	f7ff f84e 	bl	8000a28 <__aeabi_d2uiz>
 800198c:	4603      	mov	r3, r0
 800198e:	73fb      	strb	r3, [r7, #15]
	}
	return size;
 8001990:	7bfb      	ldrb	r3, [r7, #15]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	bd90      	pop	{r4, r7, pc}
 800199a:	bf00      	nop
 800199c:	3ff00000 	.word	0x3ff00000

080019a0 <SSD1306_Puts>:

char SSD1306_Puts(ssd1306_t* ssd1306, char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
 80019ac:	70fb      	strb	r3, [r7, #3]
	/* Write characters */
	while (*str) {
 80019ae:	e012      	b.n	80019d6 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(ssd1306, *str, Font, color) != *str) {
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	7819      	ldrb	r1, [r3, #0]
 80019b4:	78fb      	ldrb	r3, [r7, #3]
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	68f8      	ldr	r0, [r7, #12]
 80019ba:	f7ff fe65 	bl	8001688 <SSD1306_Putc>
 80019be:	4603      	mov	r3, r0
 80019c0:	461a      	mov	r2, r3
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d002      	beq.n	80019d0 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	e008      	b.n	80019e2 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	3301      	adds	r3, #1
 80019d4:	60bb      	str	r3, [r7, #8]
	while (*str) {
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1e8      	bne.n	80019b0 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	781b      	ldrb	r3, [r3, #0]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <ssd1306_I2C_WriteMulti>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_WriteMulti(ssd1306_t* ssd1306, uint8_t reg, uint8_t* data, uint16_t count) {
 80019ea:	b5b0      	push	{r4, r5, r7, lr}
 80019ec:	b08a      	sub	sp, #40	; 0x28
 80019ee:	af02      	add	r7, sp, #8
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	607a      	str	r2, [r7, #4]
 80019f4:	461a      	mov	r2, r3
 80019f6:	460b      	mov	r3, r1
 80019f8:	72fb      	strb	r3, [r7, #11]
 80019fa:	4613      	mov	r3, r2
 80019fc:	813b      	strh	r3, [r7, #8]
 80019fe:	466b      	mov	r3, sp
 8001a00:	461d      	mov	r5, r3
	uint8_t dt[count + 1];
 8001a02:	893b      	ldrh	r3, [r7, #8]
 8001a04:	1c58      	adds	r0, r3, #1
 8001a06:	1e43      	subs	r3, r0, #1
 8001a08:	61bb      	str	r3, [r7, #24]
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	f04f 0200 	mov.w	r2, #0
 8001a12:	f04f 0300 	mov.w	r3, #0
 8001a16:	f04f 0400 	mov.w	r4, #0
 8001a1a:	00d4      	lsls	r4, r2, #3
 8001a1c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001a20:	00cb      	lsls	r3, r1, #3
 8001a22:	4603      	mov	r3, r0
 8001a24:	4619      	mov	r1, r3
 8001a26:	f04f 0200 	mov.w	r2, #0
 8001a2a:	f04f 0300 	mov.w	r3, #0
 8001a2e:	f04f 0400 	mov.w	r4, #0
 8001a32:	00d4      	lsls	r4, r2, #3
 8001a34:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001a38:	00cb      	lsls	r3, r1, #3
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	3307      	adds	r3, #7
 8001a3e:	08db      	lsrs	r3, r3, #3
 8001a40:	00db      	lsls	r3, r3, #3
 8001a42:	ebad 0d03 	sub.w	sp, sp, r3
 8001a46:	ab02      	add	r3, sp, #8
 8001a48:	3300      	adds	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
	dt[0] = reg;
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	7afa      	ldrb	r2, [r7, #11]
 8001a50:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 1; i <= count; i++)
 8001a52:	2301      	movs	r3, #1
 8001a54:	77fb      	strb	r3, [r7, #31]
 8001a56:	e00a      	b.n	8001a6e <ssd1306_I2C_WriteMulti+0x84>
		dt[i] = data[i-1];
 8001a58:	7ffb      	ldrb	r3, [r7, #31]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	441a      	add	r2, r3
 8001a60:	7ffb      	ldrb	r3, [r7, #31]
 8001a62:	7811      	ldrb	r1, [r2, #0]
 8001a64:	697a      	ldr	r2, [r7, #20]
 8001a66:	54d1      	strb	r1, [r2, r3]
	for(i = 1; i <= count; i++)
 8001a68:	7ffb      	ldrb	r3, [r7, #31]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	77fb      	strb	r3, [r7, #31]
 8001a6e:	7ffb      	ldrb	r3, [r7, #31]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	893a      	ldrh	r2, [r7, #8]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d2ef      	bcs.n	8001a58 <ssd1306_I2C_WriteMulti+0x6e>
	HAL_I2C_Master_Transmit(ssd1306->hi2c, ssd1306->addr, dt, count, 10);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	6858      	ldr	r0, [r3, #4]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	b299      	uxth	r1, r3
 8001a82:	697a      	ldr	r2, [r7, #20]
 8001a84:	893c      	ldrh	r4, [r7, #8]
 8001a86:	230a      	movs	r3, #10
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	4623      	mov	r3, r4
 8001a8c:	f000 fd2c 	bl	80024e8 <HAL_I2C_Master_Transmit>
 8001a90:	46ad      	mov	sp, r5
}
 8001a92:	bf00      	nop
 8001a94:	3720      	adds	r7, #32
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bdb0      	pop	{r4, r5, r7, pc}

08001a9a <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(ssd1306_t* ssd1306, uint8_t reg, uint8_t data) {
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af02      	add	r7, sp, #8
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	70fb      	strb	r3, [r7, #3]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	70bb      	strb	r3, [r7, #2]
	uint8_t dt[2];
	dt[0] = reg;
 8001aaa:	78fb      	ldrb	r3, [r7, #3]
 8001aac:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001aae:	78bb      	ldrb	r3, [r7, #2]
 8001ab0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(ssd1306->hi2c, ssd1306->addr, dt, 2, 10);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6858      	ldr	r0, [r3, #4]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	b299      	uxth	r1, r3
 8001abc:	f107 020c 	add.w	r2, r7, #12
 8001ac0:	230a      	movs	r3, #10
 8001ac2:	9300      	str	r3, [sp, #0]
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	f000 fd0f 	bl	80024e8 <HAL_I2C_Master_Transmit>
}
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ada:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <HAL_MspInit+0x5c>)
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	4a14      	ldr	r2, [pc, #80]	; (8001b30 <HAL_MspInit+0x5c>)
 8001ae0:	f043 0301 	orr.w	r3, r3, #1
 8001ae4:	6193      	str	r3, [r2, #24]
 8001ae6:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <HAL_MspInit+0x5c>)
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	60bb      	str	r3, [r7, #8]
 8001af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af2:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <HAL_MspInit+0x5c>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4a0e      	ldr	r2, [pc, #56]	; (8001b30 <HAL_MspInit+0x5c>)
 8001af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001afc:	61d3      	str	r3, [r2, #28]
 8001afe:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <HAL_MspInit+0x5c>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <HAL_MspInit+0x60>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	4a04      	ldr	r2, [pc, #16]	; (8001b34 <HAL_MspInit+0x60>)
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b26:	bf00      	nop
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr
 8001b30:	40021000 	.word	0x40021000
 8001b34:	40010000 	.word	0x40010000

08001b38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b40:	f107 0310 	add.w	r3, r7, #16
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a15      	ldr	r2, [pc, #84]	; (8001ba8 <HAL_I2C_MspInit+0x70>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d123      	bne.n	8001ba0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b58:	4b14      	ldr	r3, [pc, #80]	; (8001bac <HAL_I2C_MspInit+0x74>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	4a13      	ldr	r2, [pc, #76]	; (8001bac <HAL_I2C_MspInit+0x74>)
 8001b5e:	f043 0308 	orr.w	r3, r3, #8
 8001b62:	6193      	str	r3, [r2, #24]
 8001b64:	4b11      	ldr	r3, [pc, #68]	; (8001bac <HAL_I2C_MspInit+0x74>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f003 0308 	and.w	r3, r3, #8
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b70:	23c0      	movs	r3, #192	; 0xc0
 8001b72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b74:	2312      	movs	r3, #18
 8001b76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7c:	f107 0310 	add.w	r3, r7, #16
 8001b80:	4619      	mov	r1, r3
 8001b82:	480b      	ldr	r0, [pc, #44]	; (8001bb0 <HAL_I2C_MspInit+0x78>)
 8001b84:	f000 fa2e 	bl	8001fe4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <HAL_I2C_MspInit+0x74>)
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	4a07      	ldr	r2, [pc, #28]	; (8001bac <HAL_I2C_MspInit+0x74>)
 8001b8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b92:	61d3      	str	r3, [r2, #28]
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <HAL_I2C_MspInit+0x74>)
 8001b96:	69db      	ldr	r3, [r3, #28]
 8001b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ba0:	bf00      	nop
 8001ba2:	3720      	adds	r7, #32
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40005400 	.word	0x40005400
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	40010c00 	.word	0x40010c00

08001bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr

08001bc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc4:	e7fe      	b.n	8001bc4 <HardFault_Handler+0x4>

08001bc6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bca:	e7fe      	b.n	8001bca <MemManage_Handler+0x4>

08001bcc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd0:	e7fe      	b.n	8001bd0 <BusFault_Handler+0x4>

08001bd2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd6:	e7fe      	b.n	8001bd6 <UsageFault_Handler+0x4>

08001bd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr

08001be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c00:	f000 f8ce 	bl	8001da0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001c10:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <_sbrk+0x50>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d102      	bne.n	8001c1e <_sbrk+0x16>
		heap_end = &end;
 8001c18:	4b0f      	ldr	r3, [pc, #60]	; (8001c58 <_sbrk+0x50>)
 8001c1a:	4a10      	ldr	r2, [pc, #64]	; (8001c5c <_sbrk+0x54>)
 8001c1c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <_sbrk+0x50>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <_sbrk+0x50>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	466a      	mov	r2, sp
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d907      	bls.n	8001c42 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001c32:	f001 ffb7 	bl	8003ba4 <__errno>
 8001c36:	4602      	mov	r2, r0
 8001c38:	230c      	movs	r3, #12
 8001c3a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c40:	e006      	b.n	8001c50 <_sbrk+0x48>
	}

	heap_end += incr;
 8001c42:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <_sbrk+0x50>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	4a03      	ldr	r2, [pc, #12]	; (8001c58 <_sbrk+0x50>)
 8001c4c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	200000a0 	.word	0x200000a0
 8001c5c:	20000110 	.word	0x20000110

08001c60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001c64:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <SystemInit+0x5c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a14      	ldr	r2, [pc, #80]	; (8001cbc <SystemInit+0x5c>)
 8001c6a:	f043 0301 	orr.w	r3, r3, #1
 8001c6e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001c70:	4b12      	ldr	r3, [pc, #72]	; (8001cbc <SystemInit+0x5c>)
 8001c72:	685a      	ldr	r2, [r3, #4]
 8001c74:	4911      	ldr	r1, [pc, #68]	; (8001cbc <SystemInit+0x5c>)
 8001c76:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <SystemInit+0x60>)
 8001c78:	4013      	ands	r3, r2
 8001c7a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001c7c:	4b0f      	ldr	r3, [pc, #60]	; (8001cbc <SystemInit+0x5c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a0e      	ldr	r2, [pc, #56]	; (8001cbc <SystemInit+0x5c>)
 8001c82:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001c86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c8a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <SystemInit+0x5c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a0a      	ldr	r2, [pc, #40]	; (8001cbc <SystemInit+0x5c>)
 8001c92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c96:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <SystemInit+0x5c>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	4a07      	ldr	r2, [pc, #28]	; (8001cbc <SystemInit+0x5c>)
 8001c9e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001ca2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001ca4:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <SystemInit+0x5c>)
 8001ca6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001caa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001cac:	4b05      	ldr	r3, [pc, #20]	; (8001cc4 <SystemInit+0x64>)
 8001cae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cb2:	609a      	str	r2, [r3, #8]
#endif 
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	f8ff0000 	.word	0xf8ff0000
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001cc8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001cca:	e003      	b.n	8001cd4 <LoopCopyDataInit>

08001ccc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001ccc:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001cce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001cd0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001cd2:	3104      	adds	r1, #4

08001cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001cd4:	480a      	ldr	r0, [pc, #40]	; (8001d00 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001cd8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001cda:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001cdc:	d3f6      	bcc.n	8001ccc <CopyDataInit>
  ldr r2, =_sbss
 8001cde:	4a0a      	ldr	r2, [pc, #40]	; (8001d08 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001ce0:	e002      	b.n	8001ce8 <LoopFillZerobss>

08001ce2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001ce2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001ce4:	f842 3b04 	str.w	r3, [r2], #4

08001ce8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001ce8:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001cea:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001cec:	d3f9      	bcc.n	8001ce2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cee:	f7ff ffb7 	bl	8001c60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cf2:	f001 ff5d 	bl	8003bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cf6:	f7ff fa29 	bl	800114c <main>
  bx lr
 8001cfa:	4770      	bx	lr
  ldr r3, =_sidata
 8001cfc:	08006024 	.word	0x08006024
  ldr r0, =_sdata
 8001d00:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d04:	20000084 	.word	0x20000084
  ldr r2, =_sbss
 8001d08:	20000084 	.word	0x20000084
  ldr r3, = _ebss
 8001d0c:	20000110 	.word	0x20000110

08001d10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d10:	e7fe      	b.n	8001d10 <ADC1_2_IRQHandler>
	...

08001d14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d18:	4b08      	ldr	r3, [pc, #32]	; (8001d3c <HAL_Init+0x28>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a07      	ldr	r2, [pc, #28]	; (8001d3c <HAL_Init+0x28>)
 8001d1e:	f043 0310 	orr.w	r3, r3, #16
 8001d22:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d24:	2003      	movs	r0, #3
 8001d26:	f000 f929 	bl	8001f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f000 f808 	bl	8001d40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d30:	f7ff fed0 	bl	8001ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40022000 	.word	0x40022000

08001d40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d48:	4b12      	ldr	r3, [pc, #72]	; (8001d94 <HAL_InitTick+0x54>)
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <HAL_InitTick+0x58>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	4619      	mov	r1, r3
 8001d52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f000 f933 	bl	8001fca <HAL_SYSTICK_Config>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e00e      	b.n	8001d8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b0f      	cmp	r3, #15
 8001d72:	d80a      	bhi.n	8001d8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d74:	2200      	movs	r2, #0
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	f04f 30ff 	mov.w	r0, #4294967295
 8001d7c:	f000 f909 	bl	8001f92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d80:	4a06      	ldr	r2, [pc, #24]	; (8001d9c <HAL_InitTick+0x5c>)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d86:	2300      	movs	r3, #0
 8001d88:	e000      	b.n	8001d8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	20000010 	.word	0x20000010
 8001d98:	20000018 	.word	0x20000018
 8001d9c:	20000014 	.word	0x20000014

08001da0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001da4:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <HAL_IncTick+0x1c>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <HAL_IncTick+0x20>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4413      	add	r3, r2
 8001db0:	4a03      	ldr	r2, [pc, #12]	; (8001dc0 <HAL_IncTick+0x20>)
 8001db2:	6013      	str	r3, [r2, #0]
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr
 8001dbc:	20000018 	.word	0x20000018
 8001dc0:	20000108 	.word	0x20000108

08001dc4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dc8:	4b02      	ldr	r3, [pc, #8]	; (8001dd4 <HAL_GetTick+0x10>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	20000108 	.word	0x20000108

08001dd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de0:	f7ff fff0 	bl	8001dc4 <HAL_GetTick>
 8001de4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df0:	d005      	beq.n	8001dfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001df2:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <HAL_Delay+0x40>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dfe:	bf00      	nop
 8001e00:	f7ff ffe0 	bl	8001dc4 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d8f7      	bhi.n	8001e00 <HAL_Delay+0x28>
  {
  }
}
 8001e10:	bf00      	nop
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000018 	.word	0x20000018

08001e1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	; (8001e60 <__NVIC_SetPriorityGrouping+0x44>)
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e38:	4013      	ands	r3, r2
 8001e3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e4e:	4a04      	ldr	r2, [pc, #16]	; (8001e60 <__NVIC_SetPriorityGrouping+0x44>)
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	60d3      	str	r3, [r2, #12]
}
 8001e54:	bf00      	nop
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	e000ed00 	.word	0xe000ed00

08001e64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e68:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <__NVIC_GetPriorityGrouping+0x18>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	0a1b      	lsrs	r3, r3, #8
 8001e6e:	f003 0307 	and.w	r3, r3, #7
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	6039      	str	r1, [r7, #0]
 8001e8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	db0a      	blt.n	8001eaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	b2da      	uxtb	r2, r3
 8001e98:	490c      	ldr	r1, [pc, #48]	; (8001ecc <__NVIC_SetPriority+0x4c>)
 8001e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9e:	0112      	lsls	r2, r2, #4
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	440b      	add	r3, r1
 8001ea4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ea8:	e00a      	b.n	8001ec0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	4908      	ldr	r1, [pc, #32]	; (8001ed0 <__NVIC_SetPriority+0x50>)
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	f003 030f 	and.w	r3, r3, #15
 8001eb6:	3b04      	subs	r3, #4
 8001eb8:	0112      	lsls	r2, r2, #4
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	761a      	strb	r2, [r3, #24]
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	e000e100 	.word	0xe000e100
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b089      	sub	sp, #36	; 0x24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f003 0307 	and.w	r3, r3, #7
 8001ee6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	f1c3 0307 	rsb	r3, r3, #7
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	bf28      	it	cs
 8001ef2:	2304      	movcs	r3, #4
 8001ef4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	3304      	adds	r3, #4
 8001efa:	2b06      	cmp	r3, #6
 8001efc:	d902      	bls.n	8001f04 <NVIC_EncodePriority+0x30>
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	3b03      	subs	r3, #3
 8001f02:	e000      	b.n	8001f06 <NVIC_EncodePriority+0x32>
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f08:	f04f 32ff 	mov.w	r2, #4294967295
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43da      	mvns	r2, r3
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	401a      	ands	r2, r3
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	fa01 f303 	lsl.w	r3, r1, r3
 8001f26:	43d9      	mvns	r1, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f2c:	4313      	orrs	r3, r2
         );
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3724      	adds	r7, #36	; 0x24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr

08001f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3b01      	subs	r3, #1
 8001f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f48:	d301      	bcc.n	8001f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e00f      	b.n	8001f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f4e:	4a0a      	ldr	r2, [pc, #40]	; (8001f78 <SysTick_Config+0x40>)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3b01      	subs	r3, #1
 8001f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f56:	210f      	movs	r1, #15
 8001f58:	f04f 30ff 	mov.w	r0, #4294967295
 8001f5c:	f7ff ff90 	bl	8001e80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f60:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <SysTick_Config+0x40>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f66:	4b04      	ldr	r3, [pc, #16]	; (8001f78 <SysTick_Config+0x40>)
 8001f68:	2207      	movs	r2, #7
 8001f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	e000e010 	.word	0xe000e010

08001f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f7ff ff49 	bl	8001e1c <__NVIC_SetPriorityGrouping>
}
 8001f8a:	bf00      	nop
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b086      	sub	sp, #24
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	4603      	mov	r3, r0
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	607a      	str	r2, [r7, #4]
 8001f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fa4:	f7ff ff5e 	bl	8001e64 <__NVIC_GetPriorityGrouping>
 8001fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	68b9      	ldr	r1, [r7, #8]
 8001fae:	6978      	ldr	r0, [r7, #20]
 8001fb0:	f7ff ff90 	bl	8001ed4 <NVIC_EncodePriority>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fba:	4611      	mov	r1, r2
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff ff5f 	bl	8001e80 <__NVIC_SetPriority>
}
 8001fc2:	bf00      	nop
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b082      	sub	sp, #8
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f7ff ffb0 	bl	8001f38 <SysTick_Config>
 8001fd8:	4603      	mov	r3, r0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
	...

08001fe4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b08b      	sub	sp, #44	; 0x2c
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ff6:	e127      	b.n	8002248 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	69fa      	ldr	r2, [r7, #28]
 8002008:	4013      	ands	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	429a      	cmp	r2, r3
 8002012:	f040 8116 	bne.w	8002242 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b12      	cmp	r3, #18
 800201c:	d034      	beq.n	8002088 <HAL_GPIO_Init+0xa4>
 800201e:	2b12      	cmp	r3, #18
 8002020:	d80d      	bhi.n	800203e <HAL_GPIO_Init+0x5a>
 8002022:	2b02      	cmp	r3, #2
 8002024:	d02b      	beq.n	800207e <HAL_GPIO_Init+0x9a>
 8002026:	2b02      	cmp	r3, #2
 8002028:	d804      	bhi.n	8002034 <HAL_GPIO_Init+0x50>
 800202a:	2b00      	cmp	r3, #0
 800202c:	d031      	beq.n	8002092 <HAL_GPIO_Init+0xae>
 800202e:	2b01      	cmp	r3, #1
 8002030:	d01c      	beq.n	800206c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002032:	e048      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002034:	2b03      	cmp	r3, #3
 8002036:	d043      	beq.n	80020c0 <HAL_GPIO_Init+0xdc>
 8002038:	2b11      	cmp	r3, #17
 800203a:	d01b      	beq.n	8002074 <HAL_GPIO_Init+0x90>
          break;
 800203c:	e043      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800203e:	4a89      	ldr	r2, [pc, #548]	; (8002264 <HAL_GPIO_Init+0x280>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d026      	beq.n	8002092 <HAL_GPIO_Init+0xae>
 8002044:	4a87      	ldr	r2, [pc, #540]	; (8002264 <HAL_GPIO_Init+0x280>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d806      	bhi.n	8002058 <HAL_GPIO_Init+0x74>
 800204a:	4a87      	ldr	r2, [pc, #540]	; (8002268 <HAL_GPIO_Init+0x284>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d020      	beq.n	8002092 <HAL_GPIO_Init+0xae>
 8002050:	4a86      	ldr	r2, [pc, #536]	; (800226c <HAL_GPIO_Init+0x288>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d01d      	beq.n	8002092 <HAL_GPIO_Init+0xae>
          break;
 8002056:	e036      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002058:	4a85      	ldr	r2, [pc, #532]	; (8002270 <HAL_GPIO_Init+0x28c>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d019      	beq.n	8002092 <HAL_GPIO_Init+0xae>
 800205e:	4a85      	ldr	r2, [pc, #532]	; (8002274 <HAL_GPIO_Init+0x290>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d016      	beq.n	8002092 <HAL_GPIO_Init+0xae>
 8002064:	4a84      	ldr	r2, [pc, #528]	; (8002278 <HAL_GPIO_Init+0x294>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d013      	beq.n	8002092 <HAL_GPIO_Init+0xae>
          break;
 800206a:	e02c      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	623b      	str	r3, [r7, #32]
          break;
 8002072:	e028      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	3304      	adds	r3, #4
 800207a:	623b      	str	r3, [r7, #32]
          break;
 800207c:	e023      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	3308      	adds	r3, #8
 8002084:	623b      	str	r3, [r7, #32]
          break;
 8002086:	e01e      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	330c      	adds	r3, #12
 800208e:	623b      	str	r3, [r7, #32]
          break;
 8002090:	e019      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d102      	bne.n	80020a0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800209a:	2304      	movs	r3, #4
 800209c:	623b      	str	r3, [r7, #32]
          break;
 800209e:	e012      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d105      	bne.n	80020b4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020a8:	2308      	movs	r3, #8
 80020aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	69fa      	ldr	r2, [r7, #28]
 80020b0:	611a      	str	r2, [r3, #16]
          break;
 80020b2:	e008      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020b4:	2308      	movs	r3, #8
 80020b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69fa      	ldr	r2, [r7, #28]
 80020bc:	615a      	str	r2, [r3, #20]
          break;
 80020be:	e002      	b.n	80020c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020c0:	2300      	movs	r3, #0
 80020c2:	623b      	str	r3, [r7, #32]
          break;
 80020c4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	2bff      	cmp	r3, #255	; 0xff
 80020ca:	d801      	bhi.n	80020d0 <HAL_GPIO_Init+0xec>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	e001      	b.n	80020d4 <HAL_GPIO_Init+0xf0>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3304      	adds	r3, #4
 80020d4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	2bff      	cmp	r3, #255	; 0xff
 80020da:	d802      	bhi.n	80020e2 <HAL_GPIO_Init+0xfe>
 80020dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	e002      	b.n	80020e8 <HAL_GPIO_Init+0x104>
 80020e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e4:	3b08      	subs	r3, #8
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	210f      	movs	r1, #15
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	fa01 f303 	lsl.w	r3, r1, r3
 80020f6:	43db      	mvns	r3, r3
 80020f8:	401a      	ands	r2, r3
 80020fa:	6a39      	ldr	r1, [r7, #32]
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002102:	431a      	orrs	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002110:	2b00      	cmp	r3, #0
 8002112:	f000 8096 	beq.w	8002242 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002116:	4b59      	ldr	r3, [pc, #356]	; (800227c <HAL_GPIO_Init+0x298>)
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	4a58      	ldr	r2, [pc, #352]	; (800227c <HAL_GPIO_Init+0x298>)
 800211c:	f043 0301 	orr.w	r3, r3, #1
 8002120:	6193      	str	r3, [r2, #24]
 8002122:	4b56      	ldr	r3, [pc, #344]	; (800227c <HAL_GPIO_Init+0x298>)
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800212e:	4a54      	ldr	r2, [pc, #336]	; (8002280 <HAL_GPIO_Init+0x29c>)
 8002130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002132:	089b      	lsrs	r3, r3, #2
 8002134:	3302      	adds	r3, #2
 8002136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800213a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	220f      	movs	r2, #15
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4013      	ands	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a4b      	ldr	r2, [pc, #300]	; (8002284 <HAL_GPIO_Init+0x2a0>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d013      	beq.n	8002182 <HAL_GPIO_Init+0x19e>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a4a      	ldr	r2, [pc, #296]	; (8002288 <HAL_GPIO_Init+0x2a4>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d00d      	beq.n	800217e <HAL_GPIO_Init+0x19a>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a49      	ldr	r2, [pc, #292]	; (800228c <HAL_GPIO_Init+0x2a8>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d007      	beq.n	800217a <HAL_GPIO_Init+0x196>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a48      	ldr	r2, [pc, #288]	; (8002290 <HAL_GPIO_Init+0x2ac>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d101      	bne.n	8002176 <HAL_GPIO_Init+0x192>
 8002172:	2303      	movs	r3, #3
 8002174:	e006      	b.n	8002184 <HAL_GPIO_Init+0x1a0>
 8002176:	2304      	movs	r3, #4
 8002178:	e004      	b.n	8002184 <HAL_GPIO_Init+0x1a0>
 800217a:	2302      	movs	r3, #2
 800217c:	e002      	b.n	8002184 <HAL_GPIO_Init+0x1a0>
 800217e:	2301      	movs	r3, #1
 8002180:	e000      	b.n	8002184 <HAL_GPIO_Init+0x1a0>
 8002182:	2300      	movs	r3, #0
 8002184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002186:	f002 0203 	and.w	r2, r2, #3
 800218a:	0092      	lsls	r2, r2, #2
 800218c:	4093      	lsls	r3, r2
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	4313      	orrs	r3, r2
 8002192:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002194:	493a      	ldr	r1, [pc, #232]	; (8002280 <HAL_GPIO_Init+0x29c>)
 8002196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002198:	089b      	lsrs	r3, r3, #2
 800219a:	3302      	adds	r3, #2
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d006      	beq.n	80021bc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021ae:	4b39      	ldr	r3, [pc, #228]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	4938      	ldr	r1, [pc, #224]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]
 80021ba:	e006      	b.n	80021ca <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021bc:	4b35      	ldr	r3, [pc, #212]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	43db      	mvns	r3, r3
 80021c4:	4933      	ldr	r1, [pc, #204]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 80021c6:	4013      	ands	r3, r2
 80021c8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d006      	beq.n	80021e4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021d6:	4b2f      	ldr	r3, [pc, #188]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	492e      	ldr	r1, [pc, #184]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	4313      	orrs	r3, r2
 80021e0:	604b      	str	r3, [r1, #4]
 80021e2:	e006      	b.n	80021f2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021e4:	4b2b      	ldr	r3, [pc, #172]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	43db      	mvns	r3, r3
 80021ec:	4929      	ldr	r1, [pc, #164]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 80021ee:	4013      	ands	r3, r2
 80021f0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d006      	beq.n	800220c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021fe:	4b25      	ldr	r3, [pc, #148]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	4924      	ldr	r1, [pc, #144]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	4313      	orrs	r3, r2
 8002208:	608b      	str	r3, [r1, #8]
 800220a:	e006      	b.n	800221a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800220c:	4b21      	ldr	r3, [pc, #132]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	43db      	mvns	r3, r3
 8002214:	491f      	ldr	r1, [pc, #124]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 8002216:	4013      	ands	r3, r2
 8002218:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d006      	beq.n	8002234 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002226:	4b1b      	ldr	r3, [pc, #108]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 8002228:	68da      	ldr	r2, [r3, #12]
 800222a:	491a      	ldr	r1, [pc, #104]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	4313      	orrs	r3, r2
 8002230:	60cb      	str	r3, [r1, #12]
 8002232:	e006      	b.n	8002242 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002234:	4b17      	ldr	r3, [pc, #92]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 8002236:	68da      	ldr	r2, [r3, #12]
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	43db      	mvns	r3, r3
 800223c:	4915      	ldr	r1, [pc, #84]	; (8002294 <HAL_GPIO_Init+0x2b0>)
 800223e:	4013      	ands	r3, r2
 8002240:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002244:	3301      	adds	r3, #1
 8002246:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224e:	fa22 f303 	lsr.w	r3, r2, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	f47f aed0 	bne.w	8001ff8 <HAL_GPIO_Init+0x14>
  }
}
 8002258:	bf00      	nop
 800225a:	372c      	adds	r7, #44	; 0x2c
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	10210000 	.word	0x10210000
 8002268:	10110000 	.word	0x10110000
 800226c:	10120000 	.word	0x10120000
 8002270:	10310000 	.word	0x10310000
 8002274:	10320000 	.word	0x10320000
 8002278:	10220000 	.word	0x10220000
 800227c:	40021000 	.word	0x40021000
 8002280:	40010000 	.word	0x40010000
 8002284:	40010800 	.word	0x40010800
 8002288:	40010c00 	.word	0x40010c00
 800228c:	40011000 	.word	0x40011000
 8002290:	40011400 	.word	0x40011400
 8002294:	40010400 	.word	0x40010400

08002298 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e10f      	b.n	80024ca <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d106      	bne.n	80022c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7ff fc3a 	bl	8001b38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2224      	movs	r2, #36	; 0x24
 80022c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0201 	bic.w	r2, r2, #1
 80022da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022dc:	f001 fc30 	bl	8003b40 <HAL_RCC_GetPCLK1Freq>
 80022e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	4a7b      	ldr	r2, [pc, #492]	; (80024d4 <HAL_I2C_Init+0x23c>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d807      	bhi.n	80022fc <HAL_I2C_Init+0x64>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4a7a      	ldr	r2, [pc, #488]	; (80024d8 <HAL_I2C_Init+0x240>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	bf94      	ite	ls
 80022f4:	2301      	movls	r3, #1
 80022f6:	2300      	movhi	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	e006      	b.n	800230a <HAL_I2C_Init+0x72>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	4a77      	ldr	r2, [pc, #476]	; (80024dc <HAL_I2C_Init+0x244>)
 8002300:	4293      	cmp	r3, r2
 8002302:	bf94      	ite	ls
 8002304:	2301      	movls	r3, #1
 8002306:	2300      	movhi	r3, #0
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e0db      	b.n	80024ca <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	4a72      	ldr	r2, [pc, #456]	; (80024e0 <HAL_I2C_Init+0x248>)
 8002316:	fba2 2303 	umull	r2, r3, r2, r3
 800231a:	0c9b      	lsrs	r3, r3, #18
 800231c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68ba      	ldr	r2, [r7, #8]
 800232e:	430a      	orrs	r2, r1
 8002330:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	4a64      	ldr	r2, [pc, #400]	; (80024d4 <HAL_I2C_Init+0x23c>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d802      	bhi.n	800234c <HAL_I2C_Init+0xb4>
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	3301      	adds	r3, #1
 800234a:	e009      	b.n	8002360 <HAL_I2C_Init+0xc8>
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002352:	fb02 f303 	mul.w	r3, r2, r3
 8002356:	4a63      	ldr	r2, [pc, #396]	; (80024e4 <HAL_I2C_Init+0x24c>)
 8002358:	fba2 2303 	umull	r2, r3, r2, r3
 800235c:	099b      	lsrs	r3, r3, #6
 800235e:	3301      	adds	r3, #1
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	6812      	ldr	r2, [r2, #0]
 8002364:	430b      	orrs	r3, r1
 8002366:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	69db      	ldr	r3, [r3, #28]
 800236e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002372:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	4956      	ldr	r1, [pc, #344]	; (80024d4 <HAL_I2C_Init+0x23c>)
 800237c:	428b      	cmp	r3, r1
 800237e:	d80d      	bhi.n	800239c <HAL_I2C_Init+0x104>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	1e59      	subs	r1, r3, #1
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	fbb1 f3f3 	udiv	r3, r1, r3
 800238e:	3301      	adds	r3, #1
 8002390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002394:	2b04      	cmp	r3, #4
 8002396:	bf38      	it	cc
 8002398:	2304      	movcc	r3, #4
 800239a:	e04f      	b.n	800243c <HAL_I2C_Init+0x1a4>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d111      	bne.n	80023c8 <HAL_I2C_Init+0x130>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	1e58      	subs	r0, r3, #1
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6859      	ldr	r1, [r3, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	440b      	add	r3, r1
 80023b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80023b6:	3301      	adds	r3, #1
 80023b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023bc:	2b00      	cmp	r3, #0
 80023be:	bf0c      	ite	eq
 80023c0:	2301      	moveq	r3, #1
 80023c2:	2300      	movne	r3, #0
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	e012      	b.n	80023ee <HAL_I2C_Init+0x156>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	1e58      	subs	r0, r3, #1
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6859      	ldr	r1, [r3, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	440b      	add	r3, r1
 80023d6:	0099      	lsls	r1, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	fbb0 f3f3 	udiv	r3, r0, r3
 80023de:	3301      	adds	r3, #1
 80023e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	bf0c      	ite	eq
 80023e8:	2301      	moveq	r3, #1
 80023ea:	2300      	movne	r3, #0
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_I2C_Init+0x15e>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e022      	b.n	800243c <HAL_I2C_Init+0x1a4>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10e      	bne.n	800241c <HAL_I2C_Init+0x184>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	1e58      	subs	r0, r3, #1
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6859      	ldr	r1, [r3, #4]
 8002406:	460b      	mov	r3, r1
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	440b      	add	r3, r1
 800240c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002410:	3301      	adds	r3, #1
 8002412:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002416:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800241a:	e00f      	b.n	800243c <HAL_I2C_Init+0x1a4>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1e58      	subs	r0, r3, #1
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6859      	ldr	r1, [r3, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	440b      	add	r3, r1
 800242a:	0099      	lsls	r1, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002432:	3301      	adds	r3, #1
 8002434:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002438:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	6809      	ldr	r1, [r1, #0]
 8002440:	4313      	orrs	r3, r2
 8002442:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69da      	ldr	r2, [r3, #28]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	431a      	orrs	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	430a      	orrs	r2, r1
 800245e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800246a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	6911      	ldr	r1, [r2, #16]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	68d2      	ldr	r2, [r2, #12]
 8002476:	4311      	orrs	r1, r2
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	6812      	ldr	r2, [r2, #0]
 800247c:	430b      	orrs	r3, r1
 800247e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	695a      	ldr	r2, [r3, #20]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	431a      	orrs	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0201 	orr.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2220      	movs	r2, #32
 80024b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	000186a0 	.word	0x000186a0
 80024d8:	001e847f 	.word	0x001e847f
 80024dc:	003d08ff 	.word	0x003d08ff
 80024e0:	431bde83 	.word	0x431bde83
 80024e4:	10624dd3 	.word	0x10624dd3

080024e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b088      	sub	sp, #32
 80024ec:	af02      	add	r7, sp, #8
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	461a      	mov	r2, r3
 80024f4:	460b      	mov	r3, r1
 80024f6:	817b      	strh	r3, [r7, #10]
 80024f8:	4613      	mov	r3, r2
 80024fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024fc:	f7ff fc62 	bl	8001dc4 <HAL_GetTick>
 8002500:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b20      	cmp	r3, #32
 800250c:	f040 80e0 	bne.w	80026d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	9300      	str	r3, [sp, #0]
 8002514:	2319      	movs	r3, #25
 8002516:	2201      	movs	r2, #1
 8002518:	4970      	ldr	r1, [pc, #448]	; (80026dc <HAL_I2C_Master_Transmit+0x1f4>)
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 fd5e 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002526:	2302      	movs	r3, #2
 8002528:	e0d3      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002530:	2b01      	cmp	r3, #1
 8002532:	d101      	bne.n	8002538 <HAL_I2C_Master_Transmit+0x50>
 8002534:	2302      	movs	r3, #2
 8002536:	e0cc      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	2b01      	cmp	r3, #1
 800254c:	d007      	beq.n	800255e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f042 0201 	orr.w	r2, r2, #1
 800255c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800256c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2221      	movs	r2, #33	; 0x21
 8002572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2210      	movs	r2, #16
 800257a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	893a      	ldrh	r2, [r7, #8]
 800258e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002594:	b29a      	uxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	4a50      	ldr	r2, [pc, #320]	; (80026e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800259e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80025a0:	8979      	ldrh	r1, [r7, #10]
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	6a3a      	ldr	r2, [r7, #32]
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 fbec 	bl	8002d84 <I2C_MasterRequestWrite>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e08d      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025b6:	2300      	movs	r3, #0
 80025b8:	613b      	str	r3, [r7, #16]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	613b      	str	r3, [r7, #16]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025cc:	e066      	b.n	800269c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	6a39      	ldr	r1, [r7, #32]
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 fdd8 	bl	8003188 <I2C_WaitOnTXEFlagUntilTimeout>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00d      	beq.n	80025fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d107      	bne.n	80025f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e06b      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fe:	781a      	ldrb	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	1c5a      	adds	r2, r3, #1
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002614:	b29b      	uxth	r3, r3
 8002616:	3b01      	subs	r3, #1
 8002618:	b29a      	uxth	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002622:	3b01      	subs	r3, #1
 8002624:	b29a      	uxth	r2, r3
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	2b04      	cmp	r3, #4
 8002636:	d11b      	bne.n	8002670 <HAL_I2C_Master_Transmit+0x188>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800263c:	2b00      	cmp	r3, #0
 800263e:	d017      	beq.n	8002670 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	781a      	ldrb	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002668:	3b01      	subs	r3, #1
 800266a:	b29a      	uxth	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002670:	697a      	ldr	r2, [r7, #20]
 8002672:	6a39      	ldr	r1, [r7, #32]
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f000 fdc8 	bl	800320a <I2C_WaitOnBTFFlagUntilTimeout>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00d      	beq.n	800269c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002684:	2b04      	cmp	r3, #4
 8002686:	d107      	bne.n	8002698 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002696:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e01a      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d194      	bne.n	80025ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2220      	movs	r2, #32
 80026b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80026cc:	2300      	movs	r3, #0
 80026ce:	e000      	b.n	80026d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026d0:	2302      	movs	r3, #2
  }
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3718      	adds	r7, #24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	00100002 	.word	0x00100002
 80026e0:	ffff0000 	.word	0xffff0000

080026e4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08c      	sub	sp, #48	; 0x30
 80026e8:	af02      	add	r7, sp, #8
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	607a      	str	r2, [r7, #4]
 80026ee:	461a      	mov	r2, r3
 80026f0:	460b      	mov	r3, r1
 80026f2:	817b      	strh	r3, [r7, #10]
 80026f4:	4613      	mov	r3, r2
 80026f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026f8:	f7ff fb64 	bl	8001dc4 <HAL_GetTick>
 80026fc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b20      	cmp	r3, #32
 8002708:	f040 8213 	bne.w	8002b32 <HAL_I2C_Master_Receive+0x44e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800270c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	2319      	movs	r3, #25
 8002712:	2201      	movs	r2, #1
 8002714:	497e      	ldr	r1, [pc, #504]	; (8002910 <HAL_I2C_Master_Receive+0x22c>)
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f000 fc60 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002722:	2302      	movs	r3, #2
 8002724:	e206      	b.n	8002b34 <HAL_I2C_Master_Receive+0x450>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_I2C_Master_Receive+0x50>
 8002730:	2302      	movs	r3, #2
 8002732:	e1ff      	b.n	8002b34 <HAL_I2C_Master_Receive+0x450>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b01      	cmp	r3, #1
 8002748:	d007      	beq.n	800275a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f042 0201 	orr.w	r2, r2, #1
 8002758:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002768:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2222      	movs	r2, #34	; 0x22
 800276e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2210      	movs	r2, #16
 8002776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	893a      	ldrh	r2, [r7, #8]
 800278a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002790:	b29a      	uxth	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4a5e      	ldr	r2, [pc, #376]	; (8002914 <HAL_I2C_Master_Receive+0x230>)
 800279a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800279c:	8979      	ldrh	r1, [r7, #10]
 800279e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 fb64 	bl	8002e70 <I2C_MasterRequestRead>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e1c0      	b.n	8002b34 <HAL_I2C_Master_Receive+0x450>
    }

    if (hi2c->XferSize == 0U)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d113      	bne.n	80027e2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027ba:	2300      	movs	r3, #0
 80027bc:	623b      	str	r3, [r7, #32]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	695b      	ldr	r3, [r3, #20]
 80027c4:	623b      	str	r3, [r7, #32]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	623b      	str	r3, [r7, #32]
 80027ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	e194      	b.n	8002b0c <HAL_I2C_Master_Receive+0x428>
    }
    else if (hi2c->XferSize == 1U)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d11d      	bne.n	8002826 <HAL_I2C_Master_Receive+0x142>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027f8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027fa:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027fc:	2300      	movs	r3, #0
 80027fe:	61fb      	str	r3, [r7, #28]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	61fb      	str	r3, [r7, #28]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	61fb      	str	r3, [r7, #28]
 8002810:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002820:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002822:	b662      	cpsie	i
 8002824:	e172      	b.n	8002b0c <HAL_I2C_Master_Receive+0x428>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800282a:	2b02      	cmp	r3, #2
 800282c:	d11d      	bne.n	800286a <HAL_I2C_Master_Receive+0x186>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800283c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800283e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002840:	2300      	movs	r3, #0
 8002842:	61bb      	str	r3, [r7, #24]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	61bb      	str	r3, [r7, #24]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	61bb      	str	r3, [r7, #24]
 8002854:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002864:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002866:	b662      	cpsie	i
 8002868:	e150      	b.n	8002b0c <HAL_I2C_Master_Receive+0x428>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002878:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800287a:	2300      	movs	r3, #0
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	617b      	str	r3, [r7, #20]
 800288e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002890:	e13c      	b.n	8002b0c <HAL_I2C_Master_Receive+0x428>
    {
      if (hi2c->XferSize <= 3U)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002896:	2b03      	cmp	r3, #3
 8002898:	f200 80f5 	bhi.w	8002a86 <HAL_I2C_Master_Receive+0x3a2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d123      	bne.n	80028ec <HAL_I2C_Master_Receive+0x208>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80028a8:	68f8      	ldr	r0, [r7, #12]
 80028aa:	f000 fcef 	bl	800328c <I2C_WaitOnRXNEFlagUntilTimeout>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <HAL_I2C_Master_Receive+0x1d4>
          {
            return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e13d      	b.n	8002b34 <HAL_I2C_Master_Receive+0x450>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	691a      	ldr	r2, [r3, #16]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c2:	b2d2      	uxtb	r2, r2
 80028c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ca:	1c5a      	adds	r2, r3, #1
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028d4:	3b01      	subs	r3, #1
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80028ea:	e10f      	b.n	8002b0c <HAL_I2C_Master_Receive+0x428>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d150      	bne.n	8002996 <HAL_I2C_Master_Receive+0x2b2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028fa:	2200      	movs	r2, #0
 80028fc:	4906      	ldr	r1, [pc, #24]	; (8002918 <HAL_I2C_Master_Receive+0x234>)
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 fb6c 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d008      	beq.n	800291c <HAL_I2C_Master_Receive+0x238>
          {
            return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e112      	b.n	8002b34 <HAL_I2C_Master_Receive+0x450>
 800290e:	bf00      	nop
 8002910:	00100002 	.word	0x00100002
 8002914:	ffff0000 	.word	0xffff0000
 8002918:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800291c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800292c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	691a      	ldr	r2, [r3, #16]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002938:	b2d2      	uxtb	r2, r2
 800293a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002940:	1c5a      	adds	r2, r3, #1
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800294a:	3b01      	subs	r3, #1
 800294c:	b29a      	uxth	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002956:	b29b      	uxth	r3, r3
 8002958:	3b01      	subs	r3, #1
 800295a:	b29a      	uxth	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002960:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	691a      	ldr	r2, [r3, #16]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002974:	1c5a      	adds	r2, r3, #1
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800297e:	3b01      	subs	r3, #1
 8002980:	b29a      	uxth	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800298a:	b29b      	uxth	r3, r3
 800298c:	3b01      	subs	r3, #1
 800298e:	b29a      	uxth	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002994:	e0ba      	b.n	8002b0c <HAL_I2C_Master_Receive+0x428>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800299c:	2200      	movs	r2, #0
 800299e:	4967      	ldr	r1, [pc, #412]	; (8002b3c <HAL_I2C_Master_Receive+0x458>)
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 fb1b 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <HAL_I2C_Master_Receive+0x2cc>
          {
            return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0c1      	b.n	8002b34 <HAL_I2C_Master_Receive+0x450>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029be:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80029c0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	691a      	ldr	r2, [r3, #16]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029cc:	b2d2      	uxtb	r2, r2
 80029ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d4:	1c5a      	adds	r2, r3, #1
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029de:	3b01      	subs	r3, #1
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	3b01      	subs	r3, #1
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f6:	9300      	str	r3, [sp, #0]
 80029f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029fa:	2200      	movs	r2, #0
 80029fc:	494f      	ldr	r1, [pc, #316]	; (8002b3c <HAL_I2C_Master_Receive+0x458>)
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f000 faec 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_I2C_Master_Receive+0x32a>
          {
            return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e092      	b.n	8002b34 <HAL_I2C_Master_Receive+0x450>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a1c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	691a      	ldr	r2, [r3, #16]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a50:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	691a      	ldr	r2, [r3, #16]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a64:	1c5a      	adds	r2, r3, #1
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a84:	e042      	b.n	8002b0c <HAL_I2C_Master_Receive+0x428>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 fbfe 	bl	800328c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_I2C_Master_Receive+0x3b6>
        {
          return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e04c      	b.n	8002b34 <HAL_I2C_Master_Receive+0x450>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	691a      	ldr	r2, [r3, #16]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	b2d2      	uxtb	r2, r2
 8002aa6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aac:	1c5a      	adds	r2, r3, #1
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	b29a      	uxth	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	f003 0304 	and.w	r3, r3, #4
 8002ad6:	2b04      	cmp	r3, #4
 8002ad8:	d118      	bne.n	8002b0c <HAL_I2C_Master_Receive+0x428>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	b2d2      	uxtb	r2, r2
 8002ae6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aec:	1c5a      	adds	r2, r3, #1
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af6:	3b01      	subs	r3, #1
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	3b01      	subs	r3, #1
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f47f aebe 	bne.w	8002892 <HAL_I2C_Master_Receive+0x1ae>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2220      	movs	r2, #32
 8002b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	e000      	b.n	8002b34 <HAL_I2C_Master_Receive+0x450>
  }
  else
  {
    return HAL_BUSY;
 8002b32:	2302      	movs	r3, #2
  }
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3728      	adds	r7, #40	; 0x28
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	00010004 	.word	0x00010004

08002b40 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b08a      	sub	sp, #40	; 0x28
 8002b44:	af02      	add	r7, sp, #8
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	603b      	str	r3, [r7, #0]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002b50:	f7ff f938 	bl	8001dc4 <HAL_GetTick>
 8002b54:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002b56:	2301      	movs	r3, #1
 8002b58:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b20      	cmp	r3, #32
 8002b64:	f040 8105 	bne.w	8002d72 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	2319      	movs	r3, #25
 8002b6e:	2201      	movs	r2, #1
 8002b70:	4982      	ldr	r1, [pc, #520]	; (8002d7c <HAL_I2C_IsDeviceReady+0x23c>)
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 fa32 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e0f8      	b.n	8002d74 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d101      	bne.n	8002b90 <HAL_I2C_IsDeviceReady+0x50>
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	e0f1      	b.n	8002d74 <HAL_I2C_IsDeviceReady+0x234>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d007      	beq.n	8002bb6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 0201 	orr.w	r2, r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2224      	movs	r2, #36	; 0x24
 8002bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	4a6a      	ldr	r2, [pc, #424]	; (8002d80 <HAL_I2C_IsDeviceReady+0x240>)
 8002bd8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002be8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f9f0 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e0b6      	b.n	8002d74 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c06:	897b      	ldrh	r3, [r7, #10]
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c14:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002c16:	f7ff f8d5 	bl	8001dc4 <HAL_GetTick>
 8002c1a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	bf0c      	ite	eq
 8002c2a:	2301      	moveq	r3, #1
 8002c2c:	2300      	movne	r3, #0
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	695b      	ldr	r3, [r3, #20]
 8002c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c40:	bf0c      	ite	eq
 8002c42:	2301      	moveq	r3, #1
 8002c44:	2300      	movne	r3, #0
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002c4a:	e025      	b.n	8002c98 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c4c:	f7ff f8ba 	bl	8001dc4 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d302      	bcc.n	8002c62 <HAL_I2C_IsDeviceReady+0x122>
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d103      	bne.n	8002c6a <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	22a0      	movs	r2, #160	; 0xa0
 8002c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	695b      	ldr	r3, [r3, #20]
 8002c70:	f003 0302 	and.w	r3, r3, #2
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	bf0c      	ite	eq
 8002c78:	2301      	moveq	r3, #1
 8002c7a:	2300      	movne	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c8e:	bf0c      	ite	eq
 8002c90:	2301      	moveq	r3, #1
 8002c92:	2300      	movne	r3, #0
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2ba0      	cmp	r3, #160	; 0xa0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_I2C_IsDeviceReady+0x170>
 8002ca4:	7dfb      	ldrb	r3, [r7, #23]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d102      	bne.n	8002cb0 <HAL_I2C_IsDeviceReady+0x170>
 8002caa:	7dbb      	ldrb	r3, [r7, #22]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0cd      	beq.n	8002c4c <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d129      	bne.n	8002d1a <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cd4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	613b      	str	r3, [r7, #16]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	613b      	str	r3, [r7, #16]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	613b      	str	r3, [r7, #16]
 8002cea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	2319      	movs	r3, #25
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	4921      	ldr	r1, [pc, #132]	; (8002d7c <HAL_I2C_IsDeviceReady+0x23c>)
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f000 f970 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e036      	b.n	8002d74 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2220      	movs	r2, #32
 8002d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002d16:	2300      	movs	r3, #0
 8002d18:	e02c      	b.n	8002d74 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d28:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d32:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	9300      	str	r3, [sp, #0]
 8002d38:	2319      	movs	r3, #25
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	490f      	ldr	r1, [pc, #60]	; (8002d7c <HAL_I2C_IsDeviceReady+0x23c>)
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 f94c 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e012      	b.n	8002d74 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	3301      	adds	r3, #1
 8002d52:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	f4ff af3e 	bcc.w	8002bda <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2220      	movs	r2, #32
 8002d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e000      	b.n	8002d74 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8002d72:	2302      	movs	r3, #2
  }
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3720      	adds	r7, #32
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	00100002 	.word	0x00100002
 8002d80:	ffff0000 	.word	0xffff0000

08002d84 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b088      	sub	sp, #32
 8002d88:	af02      	add	r7, sp, #8
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	607a      	str	r2, [r7, #4]
 8002d8e:	603b      	str	r3, [r7, #0]
 8002d90:	460b      	mov	r3, r1
 8002d92:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d98:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	2b08      	cmp	r3, #8
 8002d9e:	d006      	beq.n	8002dae <I2C_MasterRequestWrite+0x2a>
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d003      	beq.n	8002dae <I2C_MasterRequestWrite+0x2a>
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002dac:	d108      	bne.n	8002dc0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002dbc:	601a      	str	r2, [r3, #0]
 8002dbe:	e00b      	b.n	8002dd8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc4:	2b12      	cmp	r3, #18
 8002dc6:	d107      	bne.n	8002dd8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002dd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	9300      	str	r3, [sp, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f000 f8f9 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e035      	b.n	8002e60 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dfc:	d108      	bne.n	8002e10 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dfe:	897b      	ldrh	r3, [r7, #10]
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	461a      	mov	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e0c:	611a      	str	r2, [r3, #16]
 8002e0e:	e01b      	b.n	8002e48 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e10:	897b      	ldrh	r3, [r7, #10]
 8002e12:	11db      	asrs	r3, r3, #7
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	f003 0306 	and.w	r3, r3, #6
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	f063 030f 	orn	r3, r3, #15
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	490e      	ldr	r1, [pc, #56]	; (8002e68 <I2C_MasterRequestWrite+0xe4>)
 8002e2e:	68f8      	ldr	r0, [r7, #12]
 8002e30:	f000 f92b 	bl	800308a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e010      	b.n	8002e60 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e3e:	897b      	ldrh	r3, [r7, #10]
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	4907      	ldr	r1, [pc, #28]	; (8002e6c <I2C_MasterRequestWrite+0xe8>)
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f91b 	bl	800308a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3718      	adds	r7, #24
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	00010008 	.word	0x00010008
 8002e6c:	00010002 	.word	0x00010002

08002e70 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b088      	sub	sp, #32
 8002e74:	af02      	add	r7, sp, #8
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	603b      	str	r3, [r7, #0]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e84:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e94:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	d006      	beq.n	8002eaa <I2C_MasterRequestRead+0x3a>
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d003      	beq.n	8002eaa <I2C_MasterRequestRead+0x3a>
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ea8:	d108      	bne.n	8002ebc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	e00b      	b.n	8002ed4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec0:	2b11      	cmp	r3, #17
 8002ec2:	d107      	bne.n	8002ed4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ed2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f000 f87b 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e06d      	b.n	8002fcc <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ef8:	d108      	bne.n	8002f0c <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002efa:	897b      	ldrh	r3, [r7, #10]
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	f043 0301 	orr.w	r3, r3, #1
 8002f02:	b2da      	uxtb	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	611a      	str	r2, [r3, #16]
 8002f0a:	e053      	b.n	8002fb4 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002f0c:	897b      	ldrh	r3, [r7, #10]
 8002f0e:	11db      	asrs	r3, r3, #7
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	f003 0306 	and.w	r3, r3, #6
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	f063 030f 	orn	r3, r3, #15
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	492a      	ldr	r1, [pc, #168]	; (8002fd4 <I2C_MasterRequestRead+0x164>)
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 f8ad 	bl	800308a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e048      	b.n	8002fcc <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f3a:	897b      	ldrh	r3, [r7, #10]
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	4923      	ldr	r1, [pc, #140]	; (8002fd8 <I2C_MasterRequestRead+0x168>)
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f000 f89d 	bl	800308a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e038      	b.n	8002fcc <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	613b      	str	r3, [r7, #16]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	613b      	str	r3, [r7, #16]
 8002f6e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f7e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	9300      	str	r3, [sp, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f000 f825 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e017      	b.n	8002fcc <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002f9c:	897b      	ldrh	r3, [r7, #10]
 8002f9e:	11db      	asrs	r3, r3, #7
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	f003 0306 	and.w	r3, r3, #6
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	f063 030e 	orn	r3, r3, #14
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	4907      	ldr	r1, [pc, #28]	; (8002fd8 <I2C_MasterRequestRead+0x168>)
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 f865 	bl	800308a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e000      	b.n	8002fcc <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3718      	adds	r7, #24
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	00010008 	.word	0x00010008
 8002fd8:	00010002 	.word	0x00010002

08002fdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	603b      	str	r3, [r7, #0]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fec:	e025      	b.n	800303a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff4:	d021      	beq.n	800303a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ff6:	f7fe fee5 	bl	8001dc4 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	683a      	ldr	r2, [r7, #0]
 8003002:	429a      	cmp	r2, r3
 8003004:	d302      	bcc.n	800300c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d116      	bne.n	800303a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003026:	f043 0220 	orr.w	r2, r3, #32
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e023      	b.n	8003082 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	0c1b      	lsrs	r3, r3, #16
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b01      	cmp	r3, #1
 8003042:	d10d      	bne.n	8003060 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	43da      	mvns	r2, r3
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	4013      	ands	r3, r2
 8003050:	b29b      	uxth	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	bf0c      	ite	eq
 8003056:	2301      	moveq	r3, #1
 8003058:	2300      	movne	r3, #0
 800305a:	b2db      	uxtb	r3, r3
 800305c:	461a      	mov	r2, r3
 800305e:	e00c      	b.n	800307a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	43da      	mvns	r2, r3
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	4013      	ands	r3, r2
 800306c:	b29b      	uxth	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	bf0c      	ite	eq
 8003072:	2301      	moveq	r3, #1
 8003074:	2300      	movne	r3, #0
 8003076:	b2db      	uxtb	r3, r3
 8003078:	461a      	mov	r2, r3
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	429a      	cmp	r2, r3
 800307e:	d0b6      	beq.n	8002fee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b084      	sub	sp, #16
 800308e:	af00      	add	r7, sp, #0
 8003090:	60f8      	str	r0, [r7, #12]
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	607a      	str	r2, [r7, #4]
 8003096:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003098:	e051      	b.n	800313e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	695b      	ldr	r3, [r3, #20]
 80030a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030a8:	d123      	bne.n	80030f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030b8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80030c2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2220      	movs	r2, #32
 80030ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f043 0204 	orr.w	r2, r3, #4
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e046      	b.n	8003180 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f8:	d021      	beq.n	800313e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030fa:	f7fe fe63 	bl	8001dc4 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	429a      	cmp	r2, r3
 8003108:	d302      	bcc.n	8003110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d116      	bne.n	800313e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2220      	movs	r2, #32
 800311a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	f043 0220 	orr.w	r2, r3, #32
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e020      	b.n	8003180 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	0c1b      	lsrs	r3, r3, #16
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b01      	cmp	r3, #1
 8003146:	d10c      	bne.n	8003162 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	43da      	mvns	r2, r3
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	4013      	ands	r3, r2
 8003154:	b29b      	uxth	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	bf14      	ite	ne
 800315a:	2301      	movne	r3, #1
 800315c:	2300      	moveq	r3, #0
 800315e:	b2db      	uxtb	r3, r3
 8003160:	e00b      	b.n	800317a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	43da      	mvns	r2, r3
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	4013      	ands	r3, r2
 800316e:	b29b      	uxth	r3, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	bf14      	ite	ne
 8003174:	2301      	movne	r3, #1
 8003176:	2300      	moveq	r3, #0
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d18d      	bne.n	800309a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003194:	e02d      	b.n	80031f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 f8ce 	bl	8003338 <I2C_IsAcknowledgeFailed>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e02d      	b.n	8003202 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ac:	d021      	beq.n	80031f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ae:	f7fe fe09 	bl	8001dc4 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d302      	bcc.n	80031c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d116      	bne.n	80031f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2220      	movs	r2, #32
 80031ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031de:	f043 0220 	orr.w	r2, r3, #32
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e007      	b.n	8003202 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031fc:	2b80      	cmp	r3, #128	; 0x80
 80031fe:	d1ca      	bne.n	8003196 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3710      	adds	r7, #16
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}

0800320a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800320a:	b580      	push	{r7, lr}
 800320c:	b084      	sub	sp, #16
 800320e:	af00      	add	r7, sp, #0
 8003210:	60f8      	str	r0, [r7, #12]
 8003212:	60b9      	str	r1, [r7, #8]
 8003214:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003216:	e02d      	b.n	8003274 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003218:	68f8      	ldr	r0, [r7, #12]
 800321a:	f000 f88d 	bl	8003338 <I2C_IsAcknowledgeFailed>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d001      	beq.n	8003228 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e02d      	b.n	8003284 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322e:	d021      	beq.n	8003274 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003230:	f7fe fdc8 	bl	8001dc4 <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	429a      	cmp	r2, r3
 800323e:	d302      	bcc.n	8003246 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d116      	bne.n	8003274 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2220      	movs	r2, #32
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	f043 0220 	orr.w	r2, r3, #32
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e007      	b.n	8003284 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	f003 0304 	and.w	r3, r3, #4
 800327e:	2b04      	cmp	r3, #4
 8003280:	d1ca      	bne.n	8003218 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003298:	e042      	b.n	8003320 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	f003 0310 	and.w	r3, r3, #16
 80032a4:	2b10      	cmp	r3, #16
 80032a6:	d119      	bne.n	80032dc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f06f 0210 	mvn.w	r2, #16
 80032b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2220      	movs	r2, #32
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e029      	b.n	8003330 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032dc:	f7fe fd72 	bl	8001dc4 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d302      	bcc.n	80032f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d116      	bne.n	8003320 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2220      	movs	r2, #32
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330c:	f043 0220 	orr.w	r2, r3, #32
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e007      	b.n	8003330 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800332a:	2b40      	cmp	r3, #64	; 0x40
 800332c:	d1b5      	bne.n	800329a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800334a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800334e:	d11b      	bne.n	8003388 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003358:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003374:	f043 0204 	orr.w	r2, r3, #4
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e000      	b.n	800338a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	370c      	adds	r7, #12
 800338e:	46bd      	mov	sp, r7
 8003390:	bc80      	pop	{r7}
 8003392:	4770      	bx	lr

08003394 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e26c      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 8087 	beq.w	80034c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033b4:	4b92      	ldr	r3, [pc, #584]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f003 030c 	and.w	r3, r3, #12
 80033bc:	2b04      	cmp	r3, #4
 80033be:	d00c      	beq.n	80033da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033c0:	4b8f      	ldr	r3, [pc, #572]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f003 030c 	and.w	r3, r3, #12
 80033c8:	2b08      	cmp	r3, #8
 80033ca:	d112      	bne.n	80033f2 <HAL_RCC_OscConfig+0x5e>
 80033cc:	4b8c      	ldr	r3, [pc, #560]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033d8:	d10b      	bne.n	80033f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033da:	4b89      	ldr	r3, [pc, #548]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d06c      	beq.n	80034c0 <HAL_RCC_OscConfig+0x12c>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d168      	bne.n	80034c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e246      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033fa:	d106      	bne.n	800340a <HAL_RCC_OscConfig+0x76>
 80033fc:	4b80      	ldr	r3, [pc, #512]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a7f      	ldr	r2, [pc, #508]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003402:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003406:	6013      	str	r3, [r2, #0]
 8003408:	e02e      	b.n	8003468 <HAL_RCC_OscConfig+0xd4>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10c      	bne.n	800342c <HAL_RCC_OscConfig+0x98>
 8003412:	4b7b      	ldr	r3, [pc, #492]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a7a      	ldr	r2, [pc, #488]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003418:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	4b78      	ldr	r3, [pc, #480]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a77      	ldr	r2, [pc, #476]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003424:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003428:	6013      	str	r3, [r2, #0]
 800342a:	e01d      	b.n	8003468 <HAL_RCC_OscConfig+0xd4>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003434:	d10c      	bne.n	8003450 <HAL_RCC_OscConfig+0xbc>
 8003436:	4b72      	ldr	r3, [pc, #456]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a71      	ldr	r2, [pc, #452]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 800343c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003440:	6013      	str	r3, [r2, #0]
 8003442:	4b6f      	ldr	r3, [pc, #444]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a6e      	ldr	r2, [pc, #440]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	e00b      	b.n	8003468 <HAL_RCC_OscConfig+0xd4>
 8003450:	4b6b      	ldr	r3, [pc, #428]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a6a      	ldr	r2, [pc, #424]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003456:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800345a:	6013      	str	r3, [r2, #0]
 800345c:	4b68      	ldr	r3, [pc, #416]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a67      	ldr	r2, [pc, #412]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003462:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003466:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d013      	beq.n	8003498 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003470:	f7fe fca8 	bl	8001dc4 <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003476:	e008      	b.n	800348a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003478:	f7fe fca4 	bl	8001dc4 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b64      	cmp	r3, #100	; 0x64
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e1fa      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348a:	4b5d      	ldr	r3, [pc, #372]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d0f0      	beq.n	8003478 <HAL_RCC_OscConfig+0xe4>
 8003496:	e014      	b.n	80034c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003498:	f7fe fc94 	bl	8001dc4 <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a0:	f7fe fc90 	bl	8001dc4 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b64      	cmp	r3, #100	; 0x64
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e1e6      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034b2:	4b53      	ldr	r3, [pc, #332]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1f0      	bne.n	80034a0 <HAL_RCC_OscConfig+0x10c>
 80034be:	e000      	b.n	80034c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d063      	beq.n	8003596 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034ce:	4b4c      	ldr	r3, [pc, #304]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 030c 	and.w	r3, r3, #12
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00b      	beq.n	80034f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034da:	4b49      	ldr	r3, [pc, #292]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f003 030c 	and.w	r3, r3, #12
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d11c      	bne.n	8003520 <HAL_RCC_OscConfig+0x18c>
 80034e6:	4b46      	ldr	r3, [pc, #280]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d116      	bne.n	8003520 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034f2:	4b43      	ldr	r3, [pc, #268]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d005      	beq.n	800350a <HAL_RCC_OscConfig+0x176>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d001      	beq.n	800350a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e1ba      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800350a:	4b3d      	ldr	r3, [pc, #244]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	4939      	ldr	r1, [pc, #228]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 800351a:	4313      	orrs	r3, r2
 800351c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800351e:	e03a      	b.n	8003596 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d020      	beq.n	800356a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003528:	4b36      	ldr	r3, [pc, #216]	; (8003604 <HAL_RCC_OscConfig+0x270>)
 800352a:	2201      	movs	r2, #1
 800352c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352e:	f7fe fc49 	bl	8001dc4 <HAL_GetTick>
 8003532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003534:	e008      	b.n	8003548 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003536:	f7fe fc45 	bl	8001dc4 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e19b      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003548:	4b2d      	ldr	r3, [pc, #180]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0f0      	beq.n	8003536 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003554:	4b2a      	ldr	r3, [pc, #168]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	00db      	lsls	r3, r3, #3
 8003562:	4927      	ldr	r1, [pc, #156]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 8003564:	4313      	orrs	r3, r2
 8003566:	600b      	str	r3, [r1, #0]
 8003568:	e015      	b.n	8003596 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800356a:	4b26      	ldr	r3, [pc, #152]	; (8003604 <HAL_RCC_OscConfig+0x270>)
 800356c:	2200      	movs	r2, #0
 800356e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003570:	f7fe fc28 	bl	8001dc4 <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003578:	f7fe fc24 	bl	8001dc4 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e17a      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800358a:	4b1d      	ldr	r3, [pc, #116]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1f0      	bne.n	8003578 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0308 	and.w	r3, r3, #8
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d03a      	beq.n	8003618 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d019      	beq.n	80035de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035aa:	4b17      	ldr	r3, [pc, #92]	; (8003608 <HAL_RCC_OscConfig+0x274>)
 80035ac:	2201      	movs	r2, #1
 80035ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b0:	f7fe fc08 	bl	8001dc4 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b8:	f7fe fc04 	bl	8001dc4 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e15a      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ca:	4b0d      	ldr	r3, [pc, #52]	; (8003600 <HAL_RCC_OscConfig+0x26c>)
 80035cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0f0      	beq.n	80035b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035d6:	2001      	movs	r0, #1
 80035d8:	f000 fac6 	bl	8003b68 <RCC_Delay>
 80035dc:	e01c      	b.n	8003618 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035de:	4b0a      	ldr	r3, [pc, #40]	; (8003608 <HAL_RCC_OscConfig+0x274>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e4:	f7fe fbee 	bl	8001dc4 <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035ea:	e00f      	b.n	800360c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ec:	f7fe fbea 	bl	8001dc4 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d908      	bls.n	800360c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e140      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
 80035fe:	bf00      	nop
 8003600:	40021000 	.word	0x40021000
 8003604:	42420000 	.word	0x42420000
 8003608:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800360c:	4b9e      	ldr	r3, [pc, #632]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 800360e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1e9      	bne.n	80035ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0304 	and.w	r3, r3, #4
 8003620:	2b00      	cmp	r3, #0
 8003622:	f000 80a6 	beq.w	8003772 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003626:	2300      	movs	r3, #0
 8003628:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800362a:	4b97      	ldr	r3, [pc, #604]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 800362c:	69db      	ldr	r3, [r3, #28]
 800362e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d10d      	bne.n	8003652 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003636:	4b94      	ldr	r3, [pc, #592]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	4a93      	ldr	r2, [pc, #588]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 800363c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003640:	61d3      	str	r3, [r2, #28]
 8003642:	4b91      	ldr	r3, [pc, #580]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800364e:	2301      	movs	r3, #1
 8003650:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003652:	4b8e      	ldr	r3, [pc, #568]	; (800388c <HAL_RCC_OscConfig+0x4f8>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365a:	2b00      	cmp	r3, #0
 800365c:	d118      	bne.n	8003690 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800365e:	4b8b      	ldr	r3, [pc, #556]	; (800388c <HAL_RCC_OscConfig+0x4f8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a8a      	ldr	r2, [pc, #552]	; (800388c <HAL_RCC_OscConfig+0x4f8>)
 8003664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003668:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800366a:	f7fe fbab 	bl	8001dc4 <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003670:	e008      	b.n	8003684 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003672:	f7fe fba7 	bl	8001dc4 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b64      	cmp	r3, #100	; 0x64
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e0fd      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003684:	4b81      	ldr	r3, [pc, #516]	; (800388c <HAL_RCC_OscConfig+0x4f8>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368c:	2b00      	cmp	r3, #0
 800368e:	d0f0      	beq.n	8003672 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d106      	bne.n	80036a6 <HAL_RCC_OscConfig+0x312>
 8003698:	4b7b      	ldr	r3, [pc, #492]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	4a7a      	ldr	r2, [pc, #488]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 800369e:	f043 0301 	orr.w	r3, r3, #1
 80036a2:	6213      	str	r3, [r2, #32]
 80036a4:	e02d      	b.n	8003702 <HAL_RCC_OscConfig+0x36e>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10c      	bne.n	80036c8 <HAL_RCC_OscConfig+0x334>
 80036ae:	4b76      	ldr	r3, [pc, #472]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	4a75      	ldr	r2, [pc, #468]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036b4:	f023 0301 	bic.w	r3, r3, #1
 80036b8:	6213      	str	r3, [r2, #32]
 80036ba:	4b73      	ldr	r3, [pc, #460]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	4a72      	ldr	r2, [pc, #456]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036c0:	f023 0304 	bic.w	r3, r3, #4
 80036c4:	6213      	str	r3, [r2, #32]
 80036c6:	e01c      	b.n	8003702 <HAL_RCC_OscConfig+0x36e>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	2b05      	cmp	r3, #5
 80036ce:	d10c      	bne.n	80036ea <HAL_RCC_OscConfig+0x356>
 80036d0:	4b6d      	ldr	r3, [pc, #436]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	4a6c      	ldr	r2, [pc, #432]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036d6:	f043 0304 	orr.w	r3, r3, #4
 80036da:	6213      	str	r3, [r2, #32]
 80036dc:	4b6a      	ldr	r3, [pc, #424]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036de:	6a1b      	ldr	r3, [r3, #32]
 80036e0:	4a69      	ldr	r2, [pc, #420]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036e2:	f043 0301 	orr.w	r3, r3, #1
 80036e6:	6213      	str	r3, [r2, #32]
 80036e8:	e00b      	b.n	8003702 <HAL_RCC_OscConfig+0x36e>
 80036ea:	4b67      	ldr	r3, [pc, #412]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	4a66      	ldr	r2, [pc, #408]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036f0:	f023 0301 	bic.w	r3, r3, #1
 80036f4:	6213      	str	r3, [r2, #32]
 80036f6:	4b64      	ldr	r3, [pc, #400]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036f8:	6a1b      	ldr	r3, [r3, #32]
 80036fa:	4a63      	ldr	r2, [pc, #396]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80036fc:	f023 0304 	bic.w	r3, r3, #4
 8003700:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d015      	beq.n	8003736 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800370a:	f7fe fb5b 	bl	8001dc4 <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003710:	e00a      	b.n	8003728 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003712:	f7fe fb57 	bl	8001dc4 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003720:	4293      	cmp	r3, r2
 8003722:	d901      	bls.n	8003728 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e0ab      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003728:	4b57      	ldr	r3, [pc, #348]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0ee      	beq.n	8003712 <HAL_RCC_OscConfig+0x37e>
 8003734:	e014      	b.n	8003760 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003736:	f7fe fb45 	bl	8001dc4 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800373c:	e00a      	b.n	8003754 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800373e:	f7fe fb41 	bl	8001dc4 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	f241 3288 	movw	r2, #5000	; 0x1388
 800374c:	4293      	cmp	r3, r2
 800374e:	d901      	bls.n	8003754 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e095      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003754:	4b4c      	ldr	r3, [pc, #304]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1ee      	bne.n	800373e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003760:	7dfb      	ldrb	r3, [r7, #23]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d105      	bne.n	8003772 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003766:	4b48      	ldr	r3, [pc, #288]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 8003768:	69db      	ldr	r3, [r3, #28]
 800376a:	4a47      	ldr	r2, [pc, #284]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 800376c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003770:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 8081 	beq.w	800387e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800377c:	4b42      	ldr	r3, [pc, #264]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f003 030c 	and.w	r3, r3, #12
 8003784:	2b08      	cmp	r3, #8
 8003786:	d061      	beq.n	800384c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	69db      	ldr	r3, [r3, #28]
 800378c:	2b02      	cmp	r3, #2
 800378e:	d146      	bne.n	800381e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003790:	4b3f      	ldr	r3, [pc, #252]	; (8003890 <HAL_RCC_OscConfig+0x4fc>)
 8003792:	2200      	movs	r2, #0
 8003794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003796:	f7fe fb15 	bl	8001dc4 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800379c:	e008      	b.n	80037b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800379e:	f7fe fb11 	bl	8001dc4 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e067      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037b0:	4b35      	ldr	r3, [pc, #212]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1f0      	bne.n	800379e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037c4:	d108      	bne.n	80037d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037c6:	4b30      	ldr	r3, [pc, #192]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	492d      	ldr	r1, [pc, #180]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037d8:	4b2b      	ldr	r3, [pc, #172]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a19      	ldr	r1, [r3, #32]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e8:	430b      	orrs	r3, r1
 80037ea:	4927      	ldr	r1, [pc, #156]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037f0:	4b27      	ldr	r3, [pc, #156]	; (8003890 <HAL_RCC_OscConfig+0x4fc>)
 80037f2:	2201      	movs	r2, #1
 80037f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f6:	f7fe fae5 	bl	8001dc4 <HAL_GetTick>
 80037fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037fc:	e008      	b.n	8003810 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037fe:	f7fe fae1 	bl	8001dc4 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d901      	bls.n	8003810 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e037      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003810:	4b1d      	ldr	r3, [pc, #116]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d0f0      	beq.n	80037fe <HAL_RCC_OscConfig+0x46a>
 800381c:	e02f      	b.n	800387e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800381e:	4b1c      	ldr	r3, [pc, #112]	; (8003890 <HAL_RCC_OscConfig+0x4fc>)
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003824:	f7fe face 	bl	8001dc4 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382c:	f7fe faca 	bl	8001dc4 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e020      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800383e:	4b12      	ldr	r3, [pc, #72]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1f0      	bne.n	800382c <HAL_RCC_OscConfig+0x498>
 800384a:	e018      	b.n	800387e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	2b01      	cmp	r3, #1
 8003852:	d101      	bne.n	8003858 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e013      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003858:	4b0b      	ldr	r3, [pc, #44]	; (8003888 <HAL_RCC_OscConfig+0x4f4>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	429a      	cmp	r2, r3
 800386a:	d106      	bne.n	800387a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003876:	429a      	cmp	r2, r3
 8003878:	d001      	beq.n	800387e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3718      	adds	r7, #24
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40021000 	.word	0x40021000
 800388c:	40007000 	.word	0x40007000
 8003890:	42420060 	.word	0x42420060

08003894 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d101      	bne.n	80038a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e0d0      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038a8:	4b6a      	ldr	r3, [pc, #424]	; (8003a54 <HAL_RCC_ClockConfig+0x1c0>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d910      	bls.n	80038d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038b6:	4b67      	ldr	r3, [pc, #412]	; (8003a54 <HAL_RCC_ClockConfig+0x1c0>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f023 0207 	bic.w	r2, r3, #7
 80038be:	4965      	ldr	r1, [pc, #404]	; (8003a54 <HAL_RCC_ClockConfig+0x1c0>)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038c6:	4b63      	ldr	r3, [pc, #396]	; (8003a54 <HAL_RCC_ClockConfig+0x1c0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d001      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e0b8      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d020      	beq.n	8003926 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0304 	and.w	r3, r3, #4
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d005      	beq.n	80038fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038f0:	4b59      	ldr	r3, [pc, #356]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	4a58      	ldr	r2, [pc, #352]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 80038f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0308 	and.w	r3, r3, #8
 8003904:	2b00      	cmp	r3, #0
 8003906:	d005      	beq.n	8003914 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003908:	4b53      	ldr	r3, [pc, #332]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	4a52      	ldr	r2, [pc, #328]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 800390e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003912:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003914:	4b50      	ldr	r3, [pc, #320]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	494d      	ldr	r1, [pc, #308]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003922:	4313      	orrs	r3, r2
 8003924:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d040      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d107      	bne.n	800394a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393a:	4b47      	ldr	r3, [pc, #284]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d115      	bne.n	8003972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e07f      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	2b02      	cmp	r3, #2
 8003950:	d107      	bne.n	8003962 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003952:	4b41      	ldr	r3, [pc, #260]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d109      	bne.n	8003972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e073      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003962:	4b3d      	ldr	r3, [pc, #244]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e06b      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003972:	4b39      	ldr	r3, [pc, #228]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f023 0203 	bic.w	r2, r3, #3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	4936      	ldr	r1, [pc, #216]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003980:	4313      	orrs	r3, r2
 8003982:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003984:	f7fe fa1e 	bl	8001dc4 <HAL_GetTick>
 8003988:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800398a:	e00a      	b.n	80039a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800398c:	f7fe fa1a 	bl	8001dc4 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	f241 3288 	movw	r2, #5000	; 0x1388
 800399a:	4293      	cmp	r3, r2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e053      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a2:	4b2d      	ldr	r3, [pc, #180]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f003 020c 	and.w	r2, r3, #12
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d1eb      	bne.n	800398c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039b4:	4b27      	ldr	r3, [pc, #156]	; (8003a54 <HAL_RCC_ClockConfig+0x1c0>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d210      	bcs.n	80039e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039c2:	4b24      	ldr	r3, [pc, #144]	; (8003a54 <HAL_RCC_ClockConfig+0x1c0>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f023 0207 	bic.w	r2, r3, #7
 80039ca:	4922      	ldr	r1, [pc, #136]	; (8003a54 <HAL_RCC_ClockConfig+0x1c0>)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d2:	4b20      	ldr	r3, [pc, #128]	; (8003a54 <HAL_RCC_ClockConfig+0x1c0>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d001      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e032      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0304 	and.w	r3, r3, #4
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d008      	beq.n	8003a02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039f0:	4b19      	ldr	r3, [pc, #100]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	4916      	ldr	r1, [pc, #88]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0308 	and.w	r3, r3, #8
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d009      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a0e:	4b12      	ldr	r3, [pc, #72]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	490e      	ldr	r1, [pc, #56]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a22:	f000 f821 	bl	8003a68 <HAL_RCC_GetSysClockFreq>
 8003a26:	4601      	mov	r1, r0
 8003a28:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	091b      	lsrs	r3, r3, #4
 8003a2e:	f003 030f 	and.w	r3, r3, #15
 8003a32:	4a0a      	ldr	r2, [pc, #40]	; (8003a5c <HAL_RCC_ClockConfig+0x1c8>)
 8003a34:	5cd3      	ldrb	r3, [r2, r3]
 8003a36:	fa21 f303 	lsr.w	r3, r1, r3
 8003a3a:	4a09      	ldr	r2, [pc, #36]	; (8003a60 <HAL_RCC_ClockConfig+0x1cc>)
 8003a3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a3e:	4b09      	ldr	r3, [pc, #36]	; (8003a64 <HAL_RCC_ClockConfig+0x1d0>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fe f97c 	bl	8001d40 <HAL_InitTick>

  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	40022000 	.word	0x40022000
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	08005fc8 	.word	0x08005fc8
 8003a60:	20000010 	.word	0x20000010
 8003a64:	20000014 	.word	0x20000014

08003a68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a68:	b490      	push	{r4, r7}
 8003a6a:	b08a      	sub	sp, #40	; 0x28
 8003a6c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a6e:	4b2a      	ldr	r3, [pc, #168]	; (8003b18 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a70:	1d3c      	adds	r4, r7, #4
 8003a72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a78:	4b28      	ldr	r3, [pc, #160]	; (8003b1c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a7a:	881b      	ldrh	r3, [r3, #0]
 8003a7c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	61fb      	str	r3, [r7, #28]
 8003a82:	2300      	movs	r3, #0
 8003a84:	61bb      	str	r3, [r7, #24]
 8003a86:	2300      	movs	r3, #0
 8003a88:	627b      	str	r3, [r7, #36]	; 0x24
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a92:	4b23      	ldr	r3, [pc, #140]	; (8003b20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f003 030c 	and.w	r3, r3, #12
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	d002      	beq.n	8003aa8 <HAL_RCC_GetSysClockFreq+0x40>
 8003aa2:	2b08      	cmp	r3, #8
 8003aa4:	d003      	beq.n	8003aae <HAL_RCC_GetSysClockFreq+0x46>
 8003aa6:	e02d      	b.n	8003b04 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003aa8:	4b1e      	ldr	r3, [pc, #120]	; (8003b24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003aaa:	623b      	str	r3, [r7, #32]
      break;
 8003aac:	e02d      	b.n	8003b0a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	0c9b      	lsrs	r3, r3, #18
 8003ab2:	f003 030f 	and.w	r3, r3, #15
 8003ab6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003aba:	4413      	add	r3, r2
 8003abc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003ac0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d013      	beq.n	8003af4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003acc:	4b14      	ldr	r3, [pc, #80]	; (8003b20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	0c5b      	lsrs	r3, r3, #17
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003ada:	4413      	add	r3, r2
 8003adc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003ae0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	4a0f      	ldr	r2, [pc, #60]	; (8003b24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ae6:	fb02 f203 	mul.w	r2, r2, r3
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af0:	627b      	str	r3, [r7, #36]	; 0x24
 8003af2:	e004      	b.n	8003afe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	4a0c      	ldr	r2, [pc, #48]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003af8:	fb02 f303 	mul.w	r3, r2, r3
 8003afc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	623b      	str	r3, [r7, #32]
      break;
 8003b02:	e002      	b.n	8003b0a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b04:	4b07      	ldr	r3, [pc, #28]	; (8003b24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b06:	623b      	str	r3, [r7, #32]
      break;
 8003b08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3728      	adds	r7, #40	; 0x28
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bc90      	pop	{r4, r7}
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	08004aec 	.word	0x08004aec
 8003b1c:	08004afc 	.word	0x08004afc
 8003b20:	40021000 	.word	0x40021000
 8003b24:	007a1200 	.word	0x007a1200
 8003b28:	003d0900 	.word	0x003d0900

08003b2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b30:	4b02      	ldr	r3, [pc, #8]	; (8003b3c <HAL_RCC_GetHCLKFreq+0x10>)
 8003b32:	681b      	ldr	r3, [r3, #0]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bc80      	pop	{r7}
 8003b3a:	4770      	bx	lr
 8003b3c:	20000010 	.word	0x20000010

08003b40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b44:	f7ff fff2 	bl	8003b2c <HAL_RCC_GetHCLKFreq>
 8003b48:	4601      	mov	r1, r0
 8003b4a:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	0a1b      	lsrs	r3, r3, #8
 8003b50:	f003 0307 	and.w	r3, r3, #7
 8003b54:	4a03      	ldr	r2, [pc, #12]	; (8003b64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b56:	5cd3      	ldrb	r3, [r2, r3]
 8003b58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	40021000 	.word	0x40021000
 8003b64:	08005fd8 	.word	0x08005fd8

08003b68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b70:	4b0a      	ldr	r3, [pc, #40]	; (8003b9c <RCC_Delay+0x34>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a0a      	ldr	r2, [pc, #40]	; (8003ba0 <RCC_Delay+0x38>)
 8003b76:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7a:	0a5b      	lsrs	r3, r3, #9
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	fb02 f303 	mul.w	r3, r2, r3
 8003b82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b84:	bf00      	nop
  }
  while (Delay --);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	1e5a      	subs	r2, r3, #1
 8003b8a:	60fa      	str	r2, [r7, #12]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1f9      	bne.n	8003b84 <RCC_Delay+0x1c>
}
 8003b90:	bf00      	nop
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bc80      	pop	{r7}
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	20000010 	.word	0x20000010
 8003ba0:	10624dd3 	.word	0x10624dd3

08003ba4 <__errno>:
 8003ba4:	4b01      	ldr	r3, [pc, #4]	; (8003bac <__errno+0x8>)
 8003ba6:	6818      	ldr	r0, [r3, #0]
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop
 8003bac:	2000001c 	.word	0x2000001c

08003bb0 <__libc_init_array>:
 8003bb0:	b570      	push	{r4, r5, r6, lr}
 8003bb2:	2500      	movs	r5, #0
 8003bb4:	4e0c      	ldr	r6, [pc, #48]	; (8003be8 <__libc_init_array+0x38>)
 8003bb6:	4c0d      	ldr	r4, [pc, #52]	; (8003bec <__libc_init_array+0x3c>)
 8003bb8:	1ba4      	subs	r4, r4, r6
 8003bba:	10a4      	asrs	r4, r4, #2
 8003bbc:	42a5      	cmp	r5, r4
 8003bbe:	d109      	bne.n	8003bd4 <__libc_init_array+0x24>
 8003bc0:	f000 ff7c 	bl	8004abc <_init>
 8003bc4:	2500      	movs	r5, #0
 8003bc6:	4e0a      	ldr	r6, [pc, #40]	; (8003bf0 <__libc_init_array+0x40>)
 8003bc8:	4c0a      	ldr	r4, [pc, #40]	; (8003bf4 <__libc_init_array+0x44>)
 8003bca:	1ba4      	subs	r4, r4, r6
 8003bcc:	10a4      	asrs	r4, r4, #2
 8003bce:	42a5      	cmp	r5, r4
 8003bd0:	d105      	bne.n	8003bde <__libc_init_array+0x2e>
 8003bd2:	bd70      	pop	{r4, r5, r6, pc}
 8003bd4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003bd8:	4798      	blx	r3
 8003bda:	3501      	adds	r5, #1
 8003bdc:	e7ee      	b.n	8003bbc <__libc_init_array+0xc>
 8003bde:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003be2:	4798      	blx	r3
 8003be4:	3501      	adds	r5, #1
 8003be6:	e7f2      	b.n	8003bce <__libc_init_array+0x1e>
 8003be8:	0800601c 	.word	0x0800601c
 8003bec:	0800601c 	.word	0x0800601c
 8003bf0:	0800601c 	.word	0x0800601c
 8003bf4:	08006020 	.word	0x08006020

08003bf8 <malloc>:
 8003bf8:	4b02      	ldr	r3, [pc, #8]	; (8003c04 <malloc+0xc>)
 8003bfa:	4601      	mov	r1, r0
 8003bfc:	6818      	ldr	r0, [r3, #0]
 8003bfe:	f000 b857 	b.w	8003cb0 <_malloc_r>
 8003c02:	bf00      	nop
 8003c04:	2000001c 	.word	0x2000001c

08003c08 <memset>:
 8003c08:	4603      	mov	r3, r0
 8003c0a:	4402      	add	r2, r0
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d100      	bne.n	8003c12 <memset+0xa>
 8003c10:	4770      	bx	lr
 8003c12:	f803 1b01 	strb.w	r1, [r3], #1
 8003c16:	e7f9      	b.n	8003c0c <memset+0x4>

08003c18 <_free_r>:
 8003c18:	b538      	push	{r3, r4, r5, lr}
 8003c1a:	4605      	mov	r5, r0
 8003c1c:	2900      	cmp	r1, #0
 8003c1e:	d043      	beq.n	8003ca8 <_free_r+0x90>
 8003c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c24:	1f0c      	subs	r4, r1, #4
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	bfb8      	it	lt
 8003c2a:	18e4      	addlt	r4, r4, r3
 8003c2c:	f000 f8ca 	bl	8003dc4 <__malloc_lock>
 8003c30:	4a1e      	ldr	r2, [pc, #120]	; (8003cac <_free_r+0x94>)
 8003c32:	6813      	ldr	r3, [r2, #0]
 8003c34:	4610      	mov	r0, r2
 8003c36:	b933      	cbnz	r3, 8003c46 <_free_r+0x2e>
 8003c38:	6063      	str	r3, [r4, #4]
 8003c3a:	6014      	str	r4, [r2, #0]
 8003c3c:	4628      	mov	r0, r5
 8003c3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c42:	f000 b8c0 	b.w	8003dc6 <__malloc_unlock>
 8003c46:	42a3      	cmp	r3, r4
 8003c48:	d90b      	bls.n	8003c62 <_free_r+0x4a>
 8003c4a:	6821      	ldr	r1, [r4, #0]
 8003c4c:	1862      	adds	r2, r4, r1
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	bf01      	itttt	eq
 8003c52:	681a      	ldreq	r2, [r3, #0]
 8003c54:	685b      	ldreq	r3, [r3, #4]
 8003c56:	1852      	addeq	r2, r2, r1
 8003c58:	6022      	streq	r2, [r4, #0]
 8003c5a:	6063      	str	r3, [r4, #4]
 8003c5c:	6004      	str	r4, [r0, #0]
 8003c5e:	e7ed      	b.n	8003c3c <_free_r+0x24>
 8003c60:	4613      	mov	r3, r2
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	b10a      	cbz	r2, 8003c6a <_free_r+0x52>
 8003c66:	42a2      	cmp	r2, r4
 8003c68:	d9fa      	bls.n	8003c60 <_free_r+0x48>
 8003c6a:	6819      	ldr	r1, [r3, #0]
 8003c6c:	1858      	adds	r0, r3, r1
 8003c6e:	42a0      	cmp	r0, r4
 8003c70:	d10b      	bne.n	8003c8a <_free_r+0x72>
 8003c72:	6820      	ldr	r0, [r4, #0]
 8003c74:	4401      	add	r1, r0
 8003c76:	1858      	adds	r0, r3, r1
 8003c78:	4282      	cmp	r2, r0
 8003c7a:	6019      	str	r1, [r3, #0]
 8003c7c:	d1de      	bne.n	8003c3c <_free_r+0x24>
 8003c7e:	6810      	ldr	r0, [r2, #0]
 8003c80:	6852      	ldr	r2, [r2, #4]
 8003c82:	4401      	add	r1, r0
 8003c84:	6019      	str	r1, [r3, #0]
 8003c86:	605a      	str	r2, [r3, #4]
 8003c88:	e7d8      	b.n	8003c3c <_free_r+0x24>
 8003c8a:	d902      	bls.n	8003c92 <_free_r+0x7a>
 8003c8c:	230c      	movs	r3, #12
 8003c8e:	602b      	str	r3, [r5, #0]
 8003c90:	e7d4      	b.n	8003c3c <_free_r+0x24>
 8003c92:	6820      	ldr	r0, [r4, #0]
 8003c94:	1821      	adds	r1, r4, r0
 8003c96:	428a      	cmp	r2, r1
 8003c98:	bf01      	itttt	eq
 8003c9a:	6811      	ldreq	r1, [r2, #0]
 8003c9c:	6852      	ldreq	r2, [r2, #4]
 8003c9e:	1809      	addeq	r1, r1, r0
 8003ca0:	6021      	streq	r1, [r4, #0]
 8003ca2:	6062      	str	r2, [r4, #4]
 8003ca4:	605c      	str	r4, [r3, #4]
 8003ca6:	e7c9      	b.n	8003c3c <_free_r+0x24>
 8003ca8:	bd38      	pop	{r3, r4, r5, pc}
 8003caa:	bf00      	nop
 8003cac:	200000a4 	.word	0x200000a4

08003cb0 <_malloc_r>:
 8003cb0:	b570      	push	{r4, r5, r6, lr}
 8003cb2:	1ccd      	adds	r5, r1, #3
 8003cb4:	f025 0503 	bic.w	r5, r5, #3
 8003cb8:	3508      	adds	r5, #8
 8003cba:	2d0c      	cmp	r5, #12
 8003cbc:	bf38      	it	cc
 8003cbe:	250c      	movcc	r5, #12
 8003cc0:	2d00      	cmp	r5, #0
 8003cc2:	4606      	mov	r6, r0
 8003cc4:	db01      	blt.n	8003cca <_malloc_r+0x1a>
 8003cc6:	42a9      	cmp	r1, r5
 8003cc8:	d903      	bls.n	8003cd2 <_malloc_r+0x22>
 8003cca:	230c      	movs	r3, #12
 8003ccc:	6033      	str	r3, [r6, #0]
 8003cce:	2000      	movs	r0, #0
 8003cd0:	bd70      	pop	{r4, r5, r6, pc}
 8003cd2:	f000 f877 	bl	8003dc4 <__malloc_lock>
 8003cd6:	4a21      	ldr	r2, [pc, #132]	; (8003d5c <_malloc_r+0xac>)
 8003cd8:	6814      	ldr	r4, [r2, #0]
 8003cda:	4621      	mov	r1, r4
 8003cdc:	b991      	cbnz	r1, 8003d04 <_malloc_r+0x54>
 8003cde:	4c20      	ldr	r4, [pc, #128]	; (8003d60 <_malloc_r+0xb0>)
 8003ce0:	6823      	ldr	r3, [r4, #0]
 8003ce2:	b91b      	cbnz	r3, 8003cec <_malloc_r+0x3c>
 8003ce4:	4630      	mov	r0, r6
 8003ce6:	f000 f83d 	bl	8003d64 <_sbrk_r>
 8003cea:	6020      	str	r0, [r4, #0]
 8003cec:	4629      	mov	r1, r5
 8003cee:	4630      	mov	r0, r6
 8003cf0:	f000 f838 	bl	8003d64 <_sbrk_r>
 8003cf4:	1c43      	adds	r3, r0, #1
 8003cf6:	d124      	bne.n	8003d42 <_malloc_r+0x92>
 8003cf8:	230c      	movs	r3, #12
 8003cfa:	4630      	mov	r0, r6
 8003cfc:	6033      	str	r3, [r6, #0]
 8003cfe:	f000 f862 	bl	8003dc6 <__malloc_unlock>
 8003d02:	e7e4      	b.n	8003cce <_malloc_r+0x1e>
 8003d04:	680b      	ldr	r3, [r1, #0]
 8003d06:	1b5b      	subs	r3, r3, r5
 8003d08:	d418      	bmi.n	8003d3c <_malloc_r+0x8c>
 8003d0a:	2b0b      	cmp	r3, #11
 8003d0c:	d90f      	bls.n	8003d2e <_malloc_r+0x7e>
 8003d0e:	600b      	str	r3, [r1, #0]
 8003d10:	18cc      	adds	r4, r1, r3
 8003d12:	50cd      	str	r5, [r1, r3]
 8003d14:	4630      	mov	r0, r6
 8003d16:	f000 f856 	bl	8003dc6 <__malloc_unlock>
 8003d1a:	f104 000b 	add.w	r0, r4, #11
 8003d1e:	1d23      	adds	r3, r4, #4
 8003d20:	f020 0007 	bic.w	r0, r0, #7
 8003d24:	1ac3      	subs	r3, r0, r3
 8003d26:	d0d3      	beq.n	8003cd0 <_malloc_r+0x20>
 8003d28:	425a      	negs	r2, r3
 8003d2a:	50e2      	str	r2, [r4, r3]
 8003d2c:	e7d0      	b.n	8003cd0 <_malloc_r+0x20>
 8003d2e:	684b      	ldr	r3, [r1, #4]
 8003d30:	428c      	cmp	r4, r1
 8003d32:	bf16      	itet	ne
 8003d34:	6063      	strne	r3, [r4, #4]
 8003d36:	6013      	streq	r3, [r2, #0]
 8003d38:	460c      	movne	r4, r1
 8003d3a:	e7eb      	b.n	8003d14 <_malloc_r+0x64>
 8003d3c:	460c      	mov	r4, r1
 8003d3e:	6849      	ldr	r1, [r1, #4]
 8003d40:	e7cc      	b.n	8003cdc <_malloc_r+0x2c>
 8003d42:	1cc4      	adds	r4, r0, #3
 8003d44:	f024 0403 	bic.w	r4, r4, #3
 8003d48:	42a0      	cmp	r0, r4
 8003d4a:	d005      	beq.n	8003d58 <_malloc_r+0xa8>
 8003d4c:	1a21      	subs	r1, r4, r0
 8003d4e:	4630      	mov	r0, r6
 8003d50:	f000 f808 	bl	8003d64 <_sbrk_r>
 8003d54:	3001      	adds	r0, #1
 8003d56:	d0cf      	beq.n	8003cf8 <_malloc_r+0x48>
 8003d58:	6025      	str	r5, [r4, #0]
 8003d5a:	e7db      	b.n	8003d14 <_malloc_r+0x64>
 8003d5c:	200000a4 	.word	0x200000a4
 8003d60:	200000a8 	.word	0x200000a8

08003d64 <_sbrk_r>:
 8003d64:	b538      	push	{r3, r4, r5, lr}
 8003d66:	2300      	movs	r3, #0
 8003d68:	4c05      	ldr	r4, [pc, #20]	; (8003d80 <_sbrk_r+0x1c>)
 8003d6a:	4605      	mov	r5, r0
 8003d6c:	4608      	mov	r0, r1
 8003d6e:	6023      	str	r3, [r4, #0]
 8003d70:	f7fd ff4a 	bl	8001c08 <_sbrk>
 8003d74:	1c43      	adds	r3, r0, #1
 8003d76:	d102      	bne.n	8003d7e <_sbrk_r+0x1a>
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	b103      	cbz	r3, 8003d7e <_sbrk_r+0x1a>
 8003d7c:	602b      	str	r3, [r5, #0]
 8003d7e:	bd38      	pop	{r3, r4, r5, pc}
 8003d80:	2000010c 	.word	0x2000010c

08003d84 <siprintf>:
 8003d84:	b40e      	push	{r1, r2, r3}
 8003d86:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d8a:	b500      	push	{lr}
 8003d8c:	b09c      	sub	sp, #112	; 0x70
 8003d8e:	ab1d      	add	r3, sp, #116	; 0x74
 8003d90:	9002      	str	r0, [sp, #8]
 8003d92:	9006      	str	r0, [sp, #24]
 8003d94:	9107      	str	r1, [sp, #28]
 8003d96:	9104      	str	r1, [sp, #16]
 8003d98:	4808      	ldr	r0, [pc, #32]	; (8003dbc <siprintf+0x38>)
 8003d9a:	4909      	ldr	r1, [pc, #36]	; (8003dc0 <siprintf+0x3c>)
 8003d9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003da0:	9105      	str	r1, [sp, #20]
 8003da2:	6800      	ldr	r0, [r0, #0]
 8003da4:	a902      	add	r1, sp, #8
 8003da6:	9301      	str	r3, [sp, #4]
 8003da8:	f000 f868 	bl	8003e7c <_svfiprintf_r>
 8003dac:	2200      	movs	r2, #0
 8003dae:	9b02      	ldr	r3, [sp, #8]
 8003db0:	701a      	strb	r2, [r3, #0]
 8003db2:	b01c      	add	sp, #112	; 0x70
 8003db4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003db8:	b003      	add	sp, #12
 8003dba:	4770      	bx	lr
 8003dbc:	2000001c 	.word	0x2000001c
 8003dc0:	ffff0208 	.word	0xffff0208

08003dc4 <__malloc_lock>:
 8003dc4:	4770      	bx	lr

08003dc6 <__malloc_unlock>:
 8003dc6:	4770      	bx	lr

08003dc8 <__ssputs_r>:
 8003dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dcc:	688e      	ldr	r6, [r1, #8]
 8003dce:	4682      	mov	sl, r0
 8003dd0:	429e      	cmp	r6, r3
 8003dd2:	460c      	mov	r4, r1
 8003dd4:	4690      	mov	r8, r2
 8003dd6:	4699      	mov	r9, r3
 8003dd8:	d837      	bhi.n	8003e4a <__ssputs_r+0x82>
 8003dda:	898a      	ldrh	r2, [r1, #12]
 8003ddc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003de0:	d031      	beq.n	8003e46 <__ssputs_r+0x7e>
 8003de2:	2302      	movs	r3, #2
 8003de4:	6825      	ldr	r5, [r4, #0]
 8003de6:	6909      	ldr	r1, [r1, #16]
 8003de8:	1a6f      	subs	r7, r5, r1
 8003dea:	6965      	ldr	r5, [r4, #20]
 8003dec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003df0:	fb95 f5f3 	sdiv	r5, r5, r3
 8003df4:	f109 0301 	add.w	r3, r9, #1
 8003df8:	443b      	add	r3, r7
 8003dfa:	429d      	cmp	r5, r3
 8003dfc:	bf38      	it	cc
 8003dfe:	461d      	movcc	r5, r3
 8003e00:	0553      	lsls	r3, r2, #21
 8003e02:	d530      	bpl.n	8003e66 <__ssputs_r+0x9e>
 8003e04:	4629      	mov	r1, r5
 8003e06:	f7ff ff53 	bl	8003cb0 <_malloc_r>
 8003e0a:	4606      	mov	r6, r0
 8003e0c:	b950      	cbnz	r0, 8003e24 <__ssputs_r+0x5c>
 8003e0e:	230c      	movs	r3, #12
 8003e10:	f04f 30ff 	mov.w	r0, #4294967295
 8003e14:	f8ca 3000 	str.w	r3, [sl]
 8003e18:	89a3      	ldrh	r3, [r4, #12]
 8003e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e1e:	81a3      	strh	r3, [r4, #12]
 8003e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e24:	463a      	mov	r2, r7
 8003e26:	6921      	ldr	r1, [r4, #16]
 8003e28:	f000 fab6 	bl	8004398 <memcpy>
 8003e2c:	89a3      	ldrh	r3, [r4, #12]
 8003e2e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003e32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e36:	81a3      	strh	r3, [r4, #12]
 8003e38:	6126      	str	r6, [r4, #16]
 8003e3a:	443e      	add	r6, r7
 8003e3c:	6026      	str	r6, [r4, #0]
 8003e3e:	464e      	mov	r6, r9
 8003e40:	6165      	str	r5, [r4, #20]
 8003e42:	1bed      	subs	r5, r5, r7
 8003e44:	60a5      	str	r5, [r4, #8]
 8003e46:	454e      	cmp	r6, r9
 8003e48:	d900      	bls.n	8003e4c <__ssputs_r+0x84>
 8003e4a:	464e      	mov	r6, r9
 8003e4c:	4632      	mov	r2, r6
 8003e4e:	4641      	mov	r1, r8
 8003e50:	6820      	ldr	r0, [r4, #0]
 8003e52:	f000 faac 	bl	80043ae <memmove>
 8003e56:	68a3      	ldr	r3, [r4, #8]
 8003e58:	2000      	movs	r0, #0
 8003e5a:	1b9b      	subs	r3, r3, r6
 8003e5c:	60a3      	str	r3, [r4, #8]
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	441e      	add	r6, r3
 8003e62:	6026      	str	r6, [r4, #0]
 8003e64:	e7dc      	b.n	8003e20 <__ssputs_r+0x58>
 8003e66:	462a      	mov	r2, r5
 8003e68:	f000 faba 	bl	80043e0 <_realloc_r>
 8003e6c:	4606      	mov	r6, r0
 8003e6e:	2800      	cmp	r0, #0
 8003e70:	d1e2      	bne.n	8003e38 <__ssputs_r+0x70>
 8003e72:	6921      	ldr	r1, [r4, #16]
 8003e74:	4650      	mov	r0, sl
 8003e76:	f7ff fecf 	bl	8003c18 <_free_r>
 8003e7a:	e7c8      	b.n	8003e0e <__ssputs_r+0x46>

08003e7c <_svfiprintf_r>:
 8003e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e80:	461d      	mov	r5, r3
 8003e82:	898b      	ldrh	r3, [r1, #12]
 8003e84:	b09d      	sub	sp, #116	; 0x74
 8003e86:	061f      	lsls	r7, r3, #24
 8003e88:	4680      	mov	r8, r0
 8003e8a:	460c      	mov	r4, r1
 8003e8c:	4616      	mov	r6, r2
 8003e8e:	d50f      	bpl.n	8003eb0 <_svfiprintf_r+0x34>
 8003e90:	690b      	ldr	r3, [r1, #16]
 8003e92:	b96b      	cbnz	r3, 8003eb0 <_svfiprintf_r+0x34>
 8003e94:	2140      	movs	r1, #64	; 0x40
 8003e96:	f7ff ff0b 	bl	8003cb0 <_malloc_r>
 8003e9a:	6020      	str	r0, [r4, #0]
 8003e9c:	6120      	str	r0, [r4, #16]
 8003e9e:	b928      	cbnz	r0, 8003eac <_svfiprintf_r+0x30>
 8003ea0:	230c      	movs	r3, #12
 8003ea2:	f8c8 3000 	str.w	r3, [r8]
 8003ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eaa:	e0c8      	b.n	800403e <_svfiprintf_r+0x1c2>
 8003eac:	2340      	movs	r3, #64	; 0x40
 8003eae:	6163      	str	r3, [r4, #20]
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8003eb4:	2320      	movs	r3, #32
 8003eb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003eba:	2330      	movs	r3, #48	; 0x30
 8003ebc:	f04f 0b01 	mov.w	fp, #1
 8003ec0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ec4:	9503      	str	r5, [sp, #12]
 8003ec6:	4637      	mov	r7, r6
 8003ec8:	463d      	mov	r5, r7
 8003eca:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003ece:	b10b      	cbz	r3, 8003ed4 <_svfiprintf_r+0x58>
 8003ed0:	2b25      	cmp	r3, #37	; 0x25
 8003ed2:	d13e      	bne.n	8003f52 <_svfiprintf_r+0xd6>
 8003ed4:	ebb7 0a06 	subs.w	sl, r7, r6
 8003ed8:	d00b      	beq.n	8003ef2 <_svfiprintf_r+0x76>
 8003eda:	4653      	mov	r3, sl
 8003edc:	4632      	mov	r2, r6
 8003ede:	4621      	mov	r1, r4
 8003ee0:	4640      	mov	r0, r8
 8003ee2:	f7ff ff71 	bl	8003dc8 <__ssputs_r>
 8003ee6:	3001      	adds	r0, #1
 8003ee8:	f000 80a4 	beq.w	8004034 <_svfiprintf_r+0x1b8>
 8003eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003eee:	4453      	add	r3, sl
 8003ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8003ef2:	783b      	ldrb	r3, [r7, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 809d 	beq.w	8004034 <_svfiprintf_r+0x1b8>
 8003efa:	2300      	movs	r3, #0
 8003efc:	f04f 32ff 	mov.w	r2, #4294967295
 8003f00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f04:	9304      	str	r3, [sp, #16]
 8003f06:	9307      	str	r3, [sp, #28]
 8003f08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f0c:	931a      	str	r3, [sp, #104]	; 0x68
 8003f0e:	462f      	mov	r7, r5
 8003f10:	2205      	movs	r2, #5
 8003f12:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003f16:	4850      	ldr	r0, [pc, #320]	; (8004058 <_svfiprintf_r+0x1dc>)
 8003f18:	f000 fa30 	bl	800437c <memchr>
 8003f1c:	9b04      	ldr	r3, [sp, #16]
 8003f1e:	b9d0      	cbnz	r0, 8003f56 <_svfiprintf_r+0xda>
 8003f20:	06d9      	lsls	r1, r3, #27
 8003f22:	bf44      	itt	mi
 8003f24:	2220      	movmi	r2, #32
 8003f26:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003f2a:	071a      	lsls	r2, r3, #28
 8003f2c:	bf44      	itt	mi
 8003f2e:	222b      	movmi	r2, #43	; 0x2b
 8003f30:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003f34:	782a      	ldrb	r2, [r5, #0]
 8003f36:	2a2a      	cmp	r2, #42	; 0x2a
 8003f38:	d015      	beq.n	8003f66 <_svfiprintf_r+0xea>
 8003f3a:	462f      	mov	r7, r5
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	250a      	movs	r5, #10
 8003f40:	9a07      	ldr	r2, [sp, #28]
 8003f42:	4639      	mov	r1, r7
 8003f44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f48:	3b30      	subs	r3, #48	; 0x30
 8003f4a:	2b09      	cmp	r3, #9
 8003f4c:	d94d      	bls.n	8003fea <_svfiprintf_r+0x16e>
 8003f4e:	b1b8      	cbz	r0, 8003f80 <_svfiprintf_r+0x104>
 8003f50:	e00f      	b.n	8003f72 <_svfiprintf_r+0xf6>
 8003f52:	462f      	mov	r7, r5
 8003f54:	e7b8      	b.n	8003ec8 <_svfiprintf_r+0x4c>
 8003f56:	4a40      	ldr	r2, [pc, #256]	; (8004058 <_svfiprintf_r+0x1dc>)
 8003f58:	463d      	mov	r5, r7
 8003f5a:	1a80      	subs	r0, r0, r2
 8003f5c:	fa0b f000 	lsl.w	r0, fp, r0
 8003f60:	4318      	orrs	r0, r3
 8003f62:	9004      	str	r0, [sp, #16]
 8003f64:	e7d3      	b.n	8003f0e <_svfiprintf_r+0x92>
 8003f66:	9a03      	ldr	r2, [sp, #12]
 8003f68:	1d11      	adds	r1, r2, #4
 8003f6a:	6812      	ldr	r2, [r2, #0]
 8003f6c:	9103      	str	r1, [sp, #12]
 8003f6e:	2a00      	cmp	r2, #0
 8003f70:	db01      	blt.n	8003f76 <_svfiprintf_r+0xfa>
 8003f72:	9207      	str	r2, [sp, #28]
 8003f74:	e004      	b.n	8003f80 <_svfiprintf_r+0x104>
 8003f76:	4252      	negs	r2, r2
 8003f78:	f043 0302 	orr.w	r3, r3, #2
 8003f7c:	9207      	str	r2, [sp, #28]
 8003f7e:	9304      	str	r3, [sp, #16]
 8003f80:	783b      	ldrb	r3, [r7, #0]
 8003f82:	2b2e      	cmp	r3, #46	; 0x2e
 8003f84:	d10c      	bne.n	8003fa0 <_svfiprintf_r+0x124>
 8003f86:	787b      	ldrb	r3, [r7, #1]
 8003f88:	2b2a      	cmp	r3, #42	; 0x2a
 8003f8a:	d133      	bne.n	8003ff4 <_svfiprintf_r+0x178>
 8003f8c:	9b03      	ldr	r3, [sp, #12]
 8003f8e:	3702      	adds	r7, #2
 8003f90:	1d1a      	adds	r2, r3, #4
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	9203      	str	r2, [sp, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	bfb8      	it	lt
 8003f9a:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f9e:	9305      	str	r3, [sp, #20]
 8003fa0:	4d2e      	ldr	r5, [pc, #184]	; (800405c <_svfiprintf_r+0x1e0>)
 8003fa2:	2203      	movs	r2, #3
 8003fa4:	7839      	ldrb	r1, [r7, #0]
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	f000 f9e8 	bl	800437c <memchr>
 8003fac:	b138      	cbz	r0, 8003fbe <_svfiprintf_r+0x142>
 8003fae:	2340      	movs	r3, #64	; 0x40
 8003fb0:	1b40      	subs	r0, r0, r5
 8003fb2:	fa03 f000 	lsl.w	r0, r3, r0
 8003fb6:	9b04      	ldr	r3, [sp, #16]
 8003fb8:	3701      	adds	r7, #1
 8003fba:	4303      	orrs	r3, r0
 8003fbc:	9304      	str	r3, [sp, #16]
 8003fbe:	7839      	ldrb	r1, [r7, #0]
 8003fc0:	2206      	movs	r2, #6
 8003fc2:	4827      	ldr	r0, [pc, #156]	; (8004060 <_svfiprintf_r+0x1e4>)
 8003fc4:	1c7e      	adds	r6, r7, #1
 8003fc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003fca:	f000 f9d7 	bl	800437c <memchr>
 8003fce:	2800      	cmp	r0, #0
 8003fd0:	d038      	beq.n	8004044 <_svfiprintf_r+0x1c8>
 8003fd2:	4b24      	ldr	r3, [pc, #144]	; (8004064 <_svfiprintf_r+0x1e8>)
 8003fd4:	bb13      	cbnz	r3, 800401c <_svfiprintf_r+0x1a0>
 8003fd6:	9b03      	ldr	r3, [sp, #12]
 8003fd8:	3307      	adds	r3, #7
 8003fda:	f023 0307 	bic.w	r3, r3, #7
 8003fde:	3308      	adds	r3, #8
 8003fe0:	9303      	str	r3, [sp, #12]
 8003fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fe4:	444b      	add	r3, r9
 8003fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8003fe8:	e76d      	b.n	8003ec6 <_svfiprintf_r+0x4a>
 8003fea:	fb05 3202 	mla	r2, r5, r2, r3
 8003fee:	2001      	movs	r0, #1
 8003ff0:	460f      	mov	r7, r1
 8003ff2:	e7a6      	b.n	8003f42 <_svfiprintf_r+0xc6>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	250a      	movs	r5, #10
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	3701      	adds	r7, #1
 8003ffc:	9305      	str	r3, [sp, #20]
 8003ffe:	4638      	mov	r0, r7
 8004000:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004004:	3a30      	subs	r2, #48	; 0x30
 8004006:	2a09      	cmp	r2, #9
 8004008:	d903      	bls.n	8004012 <_svfiprintf_r+0x196>
 800400a:	2b00      	cmp	r3, #0
 800400c:	d0c8      	beq.n	8003fa0 <_svfiprintf_r+0x124>
 800400e:	9105      	str	r1, [sp, #20]
 8004010:	e7c6      	b.n	8003fa0 <_svfiprintf_r+0x124>
 8004012:	fb05 2101 	mla	r1, r5, r1, r2
 8004016:	2301      	movs	r3, #1
 8004018:	4607      	mov	r7, r0
 800401a:	e7f0      	b.n	8003ffe <_svfiprintf_r+0x182>
 800401c:	ab03      	add	r3, sp, #12
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	4622      	mov	r2, r4
 8004022:	4b11      	ldr	r3, [pc, #68]	; (8004068 <_svfiprintf_r+0x1ec>)
 8004024:	a904      	add	r1, sp, #16
 8004026:	4640      	mov	r0, r8
 8004028:	f3af 8000 	nop.w
 800402c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004030:	4681      	mov	r9, r0
 8004032:	d1d6      	bne.n	8003fe2 <_svfiprintf_r+0x166>
 8004034:	89a3      	ldrh	r3, [r4, #12]
 8004036:	065b      	lsls	r3, r3, #25
 8004038:	f53f af35 	bmi.w	8003ea6 <_svfiprintf_r+0x2a>
 800403c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800403e:	b01d      	add	sp, #116	; 0x74
 8004040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004044:	ab03      	add	r3, sp, #12
 8004046:	9300      	str	r3, [sp, #0]
 8004048:	4622      	mov	r2, r4
 800404a:	4b07      	ldr	r3, [pc, #28]	; (8004068 <_svfiprintf_r+0x1ec>)
 800404c:	a904      	add	r1, sp, #16
 800404e:	4640      	mov	r0, r8
 8004050:	f000 f882 	bl	8004158 <_printf_i>
 8004054:	e7ea      	b.n	800402c <_svfiprintf_r+0x1b0>
 8004056:	bf00      	nop
 8004058:	08005fe0 	.word	0x08005fe0
 800405c:	08005fe6 	.word	0x08005fe6
 8004060:	08005fea 	.word	0x08005fea
 8004064:	00000000 	.word	0x00000000
 8004068:	08003dc9 	.word	0x08003dc9

0800406c <_printf_common>:
 800406c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004070:	4691      	mov	r9, r2
 8004072:	461f      	mov	r7, r3
 8004074:	688a      	ldr	r2, [r1, #8]
 8004076:	690b      	ldr	r3, [r1, #16]
 8004078:	4606      	mov	r6, r0
 800407a:	4293      	cmp	r3, r2
 800407c:	bfb8      	it	lt
 800407e:	4613      	movlt	r3, r2
 8004080:	f8c9 3000 	str.w	r3, [r9]
 8004084:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004088:	460c      	mov	r4, r1
 800408a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800408e:	b112      	cbz	r2, 8004096 <_printf_common+0x2a>
 8004090:	3301      	adds	r3, #1
 8004092:	f8c9 3000 	str.w	r3, [r9]
 8004096:	6823      	ldr	r3, [r4, #0]
 8004098:	0699      	lsls	r1, r3, #26
 800409a:	bf42      	ittt	mi
 800409c:	f8d9 3000 	ldrmi.w	r3, [r9]
 80040a0:	3302      	addmi	r3, #2
 80040a2:	f8c9 3000 	strmi.w	r3, [r9]
 80040a6:	6825      	ldr	r5, [r4, #0]
 80040a8:	f015 0506 	ands.w	r5, r5, #6
 80040ac:	d107      	bne.n	80040be <_printf_common+0x52>
 80040ae:	f104 0a19 	add.w	sl, r4, #25
 80040b2:	68e3      	ldr	r3, [r4, #12]
 80040b4:	f8d9 2000 	ldr.w	r2, [r9]
 80040b8:	1a9b      	subs	r3, r3, r2
 80040ba:	42ab      	cmp	r3, r5
 80040bc:	dc29      	bgt.n	8004112 <_printf_common+0xa6>
 80040be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80040c2:	6822      	ldr	r2, [r4, #0]
 80040c4:	3300      	adds	r3, #0
 80040c6:	bf18      	it	ne
 80040c8:	2301      	movne	r3, #1
 80040ca:	0692      	lsls	r2, r2, #26
 80040cc:	d42e      	bmi.n	800412c <_printf_common+0xc0>
 80040ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80040d2:	4639      	mov	r1, r7
 80040d4:	4630      	mov	r0, r6
 80040d6:	47c0      	blx	r8
 80040d8:	3001      	adds	r0, #1
 80040da:	d021      	beq.n	8004120 <_printf_common+0xb4>
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	68e5      	ldr	r5, [r4, #12]
 80040e0:	f003 0306 	and.w	r3, r3, #6
 80040e4:	2b04      	cmp	r3, #4
 80040e6:	bf18      	it	ne
 80040e8:	2500      	movne	r5, #0
 80040ea:	f8d9 2000 	ldr.w	r2, [r9]
 80040ee:	f04f 0900 	mov.w	r9, #0
 80040f2:	bf08      	it	eq
 80040f4:	1aad      	subeq	r5, r5, r2
 80040f6:	68a3      	ldr	r3, [r4, #8]
 80040f8:	6922      	ldr	r2, [r4, #16]
 80040fa:	bf08      	it	eq
 80040fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004100:	4293      	cmp	r3, r2
 8004102:	bfc4      	itt	gt
 8004104:	1a9b      	subgt	r3, r3, r2
 8004106:	18ed      	addgt	r5, r5, r3
 8004108:	341a      	adds	r4, #26
 800410a:	454d      	cmp	r5, r9
 800410c:	d11a      	bne.n	8004144 <_printf_common+0xd8>
 800410e:	2000      	movs	r0, #0
 8004110:	e008      	b.n	8004124 <_printf_common+0xb8>
 8004112:	2301      	movs	r3, #1
 8004114:	4652      	mov	r2, sl
 8004116:	4639      	mov	r1, r7
 8004118:	4630      	mov	r0, r6
 800411a:	47c0      	blx	r8
 800411c:	3001      	adds	r0, #1
 800411e:	d103      	bne.n	8004128 <_printf_common+0xbc>
 8004120:	f04f 30ff 	mov.w	r0, #4294967295
 8004124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004128:	3501      	adds	r5, #1
 800412a:	e7c2      	b.n	80040b2 <_printf_common+0x46>
 800412c:	2030      	movs	r0, #48	; 0x30
 800412e:	18e1      	adds	r1, r4, r3
 8004130:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004134:	1c5a      	adds	r2, r3, #1
 8004136:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800413a:	4422      	add	r2, r4
 800413c:	3302      	adds	r3, #2
 800413e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004142:	e7c4      	b.n	80040ce <_printf_common+0x62>
 8004144:	2301      	movs	r3, #1
 8004146:	4622      	mov	r2, r4
 8004148:	4639      	mov	r1, r7
 800414a:	4630      	mov	r0, r6
 800414c:	47c0      	blx	r8
 800414e:	3001      	adds	r0, #1
 8004150:	d0e6      	beq.n	8004120 <_printf_common+0xb4>
 8004152:	f109 0901 	add.w	r9, r9, #1
 8004156:	e7d8      	b.n	800410a <_printf_common+0x9e>

08004158 <_printf_i>:
 8004158:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800415c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004160:	460c      	mov	r4, r1
 8004162:	7e09      	ldrb	r1, [r1, #24]
 8004164:	b085      	sub	sp, #20
 8004166:	296e      	cmp	r1, #110	; 0x6e
 8004168:	4617      	mov	r7, r2
 800416a:	4606      	mov	r6, r0
 800416c:	4698      	mov	r8, r3
 800416e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004170:	f000 80b3 	beq.w	80042da <_printf_i+0x182>
 8004174:	d822      	bhi.n	80041bc <_printf_i+0x64>
 8004176:	2963      	cmp	r1, #99	; 0x63
 8004178:	d036      	beq.n	80041e8 <_printf_i+0x90>
 800417a:	d80a      	bhi.n	8004192 <_printf_i+0x3a>
 800417c:	2900      	cmp	r1, #0
 800417e:	f000 80b9 	beq.w	80042f4 <_printf_i+0x19c>
 8004182:	2958      	cmp	r1, #88	; 0x58
 8004184:	f000 8083 	beq.w	800428e <_printf_i+0x136>
 8004188:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800418c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004190:	e032      	b.n	80041f8 <_printf_i+0xa0>
 8004192:	2964      	cmp	r1, #100	; 0x64
 8004194:	d001      	beq.n	800419a <_printf_i+0x42>
 8004196:	2969      	cmp	r1, #105	; 0x69
 8004198:	d1f6      	bne.n	8004188 <_printf_i+0x30>
 800419a:	6820      	ldr	r0, [r4, #0]
 800419c:	6813      	ldr	r3, [r2, #0]
 800419e:	0605      	lsls	r5, r0, #24
 80041a0:	f103 0104 	add.w	r1, r3, #4
 80041a4:	d52a      	bpl.n	80041fc <_printf_i+0xa4>
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6011      	str	r1, [r2, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	da03      	bge.n	80041b6 <_printf_i+0x5e>
 80041ae:	222d      	movs	r2, #45	; 0x2d
 80041b0:	425b      	negs	r3, r3
 80041b2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80041b6:	486f      	ldr	r0, [pc, #444]	; (8004374 <_printf_i+0x21c>)
 80041b8:	220a      	movs	r2, #10
 80041ba:	e039      	b.n	8004230 <_printf_i+0xd8>
 80041bc:	2973      	cmp	r1, #115	; 0x73
 80041be:	f000 809d 	beq.w	80042fc <_printf_i+0x1a4>
 80041c2:	d808      	bhi.n	80041d6 <_printf_i+0x7e>
 80041c4:	296f      	cmp	r1, #111	; 0x6f
 80041c6:	d020      	beq.n	800420a <_printf_i+0xb2>
 80041c8:	2970      	cmp	r1, #112	; 0x70
 80041ca:	d1dd      	bne.n	8004188 <_printf_i+0x30>
 80041cc:	6823      	ldr	r3, [r4, #0]
 80041ce:	f043 0320 	orr.w	r3, r3, #32
 80041d2:	6023      	str	r3, [r4, #0]
 80041d4:	e003      	b.n	80041de <_printf_i+0x86>
 80041d6:	2975      	cmp	r1, #117	; 0x75
 80041d8:	d017      	beq.n	800420a <_printf_i+0xb2>
 80041da:	2978      	cmp	r1, #120	; 0x78
 80041dc:	d1d4      	bne.n	8004188 <_printf_i+0x30>
 80041de:	2378      	movs	r3, #120	; 0x78
 80041e0:	4865      	ldr	r0, [pc, #404]	; (8004378 <_printf_i+0x220>)
 80041e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041e6:	e055      	b.n	8004294 <_printf_i+0x13c>
 80041e8:	6813      	ldr	r3, [r2, #0]
 80041ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041ee:	1d19      	adds	r1, r3, #4
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6011      	str	r1, [r2, #0]
 80041f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041f8:	2301      	movs	r3, #1
 80041fa:	e08c      	b.n	8004316 <_printf_i+0x1be>
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004202:	6011      	str	r1, [r2, #0]
 8004204:	bf18      	it	ne
 8004206:	b21b      	sxthne	r3, r3
 8004208:	e7cf      	b.n	80041aa <_printf_i+0x52>
 800420a:	6813      	ldr	r3, [r2, #0]
 800420c:	6825      	ldr	r5, [r4, #0]
 800420e:	1d18      	adds	r0, r3, #4
 8004210:	6010      	str	r0, [r2, #0]
 8004212:	0628      	lsls	r0, r5, #24
 8004214:	d501      	bpl.n	800421a <_printf_i+0xc2>
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	e002      	b.n	8004220 <_printf_i+0xc8>
 800421a:	0668      	lsls	r0, r5, #25
 800421c:	d5fb      	bpl.n	8004216 <_printf_i+0xbe>
 800421e:	881b      	ldrh	r3, [r3, #0]
 8004220:	296f      	cmp	r1, #111	; 0x6f
 8004222:	bf14      	ite	ne
 8004224:	220a      	movne	r2, #10
 8004226:	2208      	moveq	r2, #8
 8004228:	4852      	ldr	r0, [pc, #328]	; (8004374 <_printf_i+0x21c>)
 800422a:	2100      	movs	r1, #0
 800422c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004230:	6865      	ldr	r5, [r4, #4]
 8004232:	2d00      	cmp	r5, #0
 8004234:	60a5      	str	r5, [r4, #8]
 8004236:	f2c0 8095 	blt.w	8004364 <_printf_i+0x20c>
 800423a:	6821      	ldr	r1, [r4, #0]
 800423c:	f021 0104 	bic.w	r1, r1, #4
 8004240:	6021      	str	r1, [r4, #0]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d13d      	bne.n	80042c2 <_printf_i+0x16a>
 8004246:	2d00      	cmp	r5, #0
 8004248:	f040 808e 	bne.w	8004368 <_printf_i+0x210>
 800424c:	4665      	mov	r5, ip
 800424e:	2a08      	cmp	r2, #8
 8004250:	d10b      	bne.n	800426a <_printf_i+0x112>
 8004252:	6823      	ldr	r3, [r4, #0]
 8004254:	07db      	lsls	r3, r3, #31
 8004256:	d508      	bpl.n	800426a <_printf_i+0x112>
 8004258:	6923      	ldr	r3, [r4, #16]
 800425a:	6862      	ldr	r2, [r4, #4]
 800425c:	429a      	cmp	r2, r3
 800425e:	bfde      	ittt	le
 8004260:	2330      	movle	r3, #48	; 0x30
 8004262:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004266:	f105 35ff 	addle.w	r5, r5, #4294967295
 800426a:	ebac 0305 	sub.w	r3, ip, r5
 800426e:	6123      	str	r3, [r4, #16]
 8004270:	f8cd 8000 	str.w	r8, [sp]
 8004274:	463b      	mov	r3, r7
 8004276:	aa03      	add	r2, sp, #12
 8004278:	4621      	mov	r1, r4
 800427a:	4630      	mov	r0, r6
 800427c:	f7ff fef6 	bl	800406c <_printf_common>
 8004280:	3001      	adds	r0, #1
 8004282:	d14d      	bne.n	8004320 <_printf_i+0x1c8>
 8004284:	f04f 30ff 	mov.w	r0, #4294967295
 8004288:	b005      	add	sp, #20
 800428a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800428e:	4839      	ldr	r0, [pc, #228]	; (8004374 <_printf_i+0x21c>)
 8004290:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004294:	6813      	ldr	r3, [r2, #0]
 8004296:	6821      	ldr	r1, [r4, #0]
 8004298:	1d1d      	adds	r5, r3, #4
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	6015      	str	r5, [r2, #0]
 800429e:	060a      	lsls	r2, r1, #24
 80042a0:	d50b      	bpl.n	80042ba <_printf_i+0x162>
 80042a2:	07ca      	lsls	r2, r1, #31
 80042a4:	bf44      	itt	mi
 80042a6:	f041 0120 	orrmi.w	r1, r1, #32
 80042aa:	6021      	strmi	r1, [r4, #0]
 80042ac:	b91b      	cbnz	r3, 80042b6 <_printf_i+0x15e>
 80042ae:	6822      	ldr	r2, [r4, #0]
 80042b0:	f022 0220 	bic.w	r2, r2, #32
 80042b4:	6022      	str	r2, [r4, #0]
 80042b6:	2210      	movs	r2, #16
 80042b8:	e7b7      	b.n	800422a <_printf_i+0xd2>
 80042ba:	064d      	lsls	r5, r1, #25
 80042bc:	bf48      	it	mi
 80042be:	b29b      	uxthmi	r3, r3
 80042c0:	e7ef      	b.n	80042a2 <_printf_i+0x14a>
 80042c2:	4665      	mov	r5, ip
 80042c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80042c8:	fb02 3311 	mls	r3, r2, r1, r3
 80042cc:	5cc3      	ldrb	r3, [r0, r3]
 80042ce:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80042d2:	460b      	mov	r3, r1
 80042d4:	2900      	cmp	r1, #0
 80042d6:	d1f5      	bne.n	80042c4 <_printf_i+0x16c>
 80042d8:	e7b9      	b.n	800424e <_printf_i+0xf6>
 80042da:	6813      	ldr	r3, [r2, #0]
 80042dc:	6825      	ldr	r5, [r4, #0]
 80042de:	1d18      	adds	r0, r3, #4
 80042e0:	6961      	ldr	r1, [r4, #20]
 80042e2:	6010      	str	r0, [r2, #0]
 80042e4:	0628      	lsls	r0, r5, #24
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	d501      	bpl.n	80042ee <_printf_i+0x196>
 80042ea:	6019      	str	r1, [r3, #0]
 80042ec:	e002      	b.n	80042f4 <_printf_i+0x19c>
 80042ee:	066a      	lsls	r2, r5, #25
 80042f0:	d5fb      	bpl.n	80042ea <_printf_i+0x192>
 80042f2:	8019      	strh	r1, [r3, #0]
 80042f4:	2300      	movs	r3, #0
 80042f6:	4665      	mov	r5, ip
 80042f8:	6123      	str	r3, [r4, #16]
 80042fa:	e7b9      	b.n	8004270 <_printf_i+0x118>
 80042fc:	6813      	ldr	r3, [r2, #0]
 80042fe:	1d19      	adds	r1, r3, #4
 8004300:	6011      	str	r1, [r2, #0]
 8004302:	681d      	ldr	r5, [r3, #0]
 8004304:	6862      	ldr	r2, [r4, #4]
 8004306:	2100      	movs	r1, #0
 8004308:	4628      	mov	r0, r5
 800430a:	f000 f837 	bl	800437c <memchr>
 800430e:	b108      	cbz	r0, 8004314 <_printf_i+0x1bc>
 8004310:	1b40      	subs	r0, r0, r5
 8004312:	6060      	str	r0, [r4, #4]
 8004314:	6863      	ldr	r3, [r4, #4]
 8004316:	6123      	str	r3, [r4, #16]
 8004318:	2300      	movs	r3, #0
 800431a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800431e:	e7a7      	b.n	8004270 <_printf_i+0x118>
 8004320:	6923      	ldr	r3, [r4, #16]
 8004322:	462a      	mov	r2, r5
 8004324:	4639      	mov	r1, r7
 8004326:	4630      	mov	r0, r6
 8004328:	47c0      	blx	r8
 800432a:	3001      	adds	r0, #1
 800432c:	d0aa      	beq.n	8004284 <_printf_i+0x12c>
 800432e:	6823      	ldr	r3, [r4, #0]
 8004330:	079b      	lsls	r3, r3, #30
 8004332:	d413      	bmi.n	800435c <_printf_i+0x204>
 8004334:	68e0      	ldr	r0, [r4, #12]
 8004336:	9b03      	ldr	r3, [sp, #12]
 8004338:	4298      	cmp	r0, r3
 800433a:	bfb8      	it	lt
 800433c:	4618      	movlt	r0, r3
 800433e:	e7a3      	b.n	8004288 <_printf_i+0x130>
 8004340:	2301      	movs	r3, #1
 8004342:	464a      	mov	r2, r9
 8004344:	4639      	mov	r1, r7
 8004346:	4630      	mov	r0, r6
 8004348:	47c0      	blx	r8
 800434a:	3001      	adds	r0, #1
 800434c:	d09a      	beq.n	8004284 <_printf_i+0x12c>
 800434e:	3501      	adds	r5, #1
 8004350:	68e3      	ldr	r3, [r4, #12]
 8004352:	9a03      	ldr	r2, [sp, #12]
 8004354:	1a9b      	subs	r3, r3, r2
 8004356:	42ab      	cmp	r3, r5
 8004358:	dcf2      	bgt.n	8004340 <_printf_i+0x1e8>
 800435a:	e7eb      	b.n	8004334 <_printf_i+0x1dc>
 800435c:	2500      	movs	r5, #0
 800435e:	f104 0919 	add.w	r9, r4, #25
 8004362:	e7f5      	b.n	8004350 <_printf_i+0x1f8>
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1ac      	bne.n	80042c2 <_printf_i+0x16a>
 8004368:	7803      	ldrb	r3, [r0, #0]
 800436a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800436e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004372:	e76c      	b.n	800424e <_printf_i+0xf6>
 8004374:	08005ff1 	.word	0x08005ff1
 8004378:	08006002 	.word	0x08006002

0800437c <memchr>:
 800437c:	b510      	push	{r4, lr}
 800437e:	b2c9      	uxtb	r1, r1
 8004380:	4402      	add	r2, r0
 8004382:	4290      	cmp	r0, r2
 8004384:	4603      	mov	r3, r0
 8004386:	d101      	bne.n	800438c <memchr+0x10>
 8004388:	2300      	movs	r3, #0
 800438a:	e003      	b.n	8004394 <memchr+0x18>
 800438c:	781c      	ldrb	r4, [r3, #0]
 800438e:	3001      	adds	r0, #1
 8004390:	428c      	cmp	r4, r1
 8004392:	d1f6      	bne.n	8004382 <memchr+0x6>
 8004394:	4618      	mov	r0, r3
 8004396:	bd10      	pop	{r4, pc}

08004398 <memcpy>:
 8004398:	b510      	push	{r4, lr}
 800439a:	1e43      	subs	r3, r0, #1
 800439c:	440a      	add	r2, r1
 800439e:	4291      	cmp	r1, r2
 80043a0:	d100      	bne.n	80043a4 <memcpy+0xc>
 80043a2:	bd10      	pop	{r4, pc}
 80043a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80043a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80043ac:	e7f7      	b.n	800439e <memcpy+0x6>

080043ae <memmove>:
 80043ae:	4288      	cmp	r0, r1
 80043b0:	b510      	push	{r4, lr}
 80043b2:	eb01 0302 	add.w	r3, r1, r2
 80043b6:	d807      	bhi.n	80043c8 <memmove+0x1a>
 80043b8:	1e42      	subs	r2, r0, #1
 80043ba:	4299      	cmp	r1, r3
 80043bc:	d00a      	beq.n	80043d4 <memmove+0x26>
 80043be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80043c2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80043c6:	e7f8      	b.n	80043ba <memmove+0xc>
 80043c8:	4283      	cmp	r3, r0
 80043ca:	d9f5      	bls.n	80043b8 <memmove+0xa>
 80043cc:	1881      	adds	r1, r0, r2
 80043ce:	1ad2      	subs	r2, r2, r3
 80043d0:	42d3      	cmn	r3, r2
 80043d2:	d100      	bne.n	80043d6 <memmove+0x28>
 80043d4:	bd10      	pop	{r4, pc}
 80043d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80043da:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80043de:	e7f7      	b.n	80043d0 <memmove+0x22>

080043e0 <_realloc_r>:
 80043e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e2:	4607      	mov	r7, r0
 80043e4:	4614      	mov	r4, r2
 80043e6:	460e      	mov	r6, r1
 80043e8:	b921      	cbnz	r1, 80043f4 <_realloc_r+0x14>
 80043ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80043ee:	4611      	mov	r1, r2
 80043f0:	f7ff bc5e 	b.w	8003cb0 <_malloc_r>
 80043f4:	b922      	cbnz	r2, 8004400 <_realloc_r+0x20>
 80043f6:	f7ff fc0f 	bl	8003c18 <_free_r>
 80043fa:	4625      	mov	r5, r4
 80043fc:	4628      	mov	r0, r5
 80043fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004400:	f000 f814 	bl	800442c <_malloc_usable_size_r>
 8004404:	42a0      	cmp	r0, r4
 8004406:	d20f      	bcs.n	8004428 <_realloc_r+0x48>
 8004408:	4621      	mov	r1, r4
 800440a:	4638      	mov	r0, r7
 800440c:	f7ff fc50 	bl	8003cb0 <_malloc_r>
 8004410:	4605      	mov	r5, r0
 8004412:	2800      	cmp	r0, #0
 8004414:	d0f2      	beq.n	80043fc <_realloc_r+0x1c>
 8004416:	4631      	mov	r1, r6
 8004418:	4622      	mov	r2, r4
 800441a:	f7ff ffbd 	bl	8004398 <memcpy>
 800441e:	4631      	mov	r1, r6
 8004420:	4638      	mov	r0, r7
 8004422:	f7ff fbf9 	bl	8003c18 <_free_r>
 8004426:	e7e9      	b.n	80043fc <_realloc_r+0x1c>
 8004428:	4635      	mov	r5, r6
 800442a:	e7e7      	b.n	80043fc <_realloc_r+0x1c>

0800442c <_malloc_usable_size_r>:
 800442c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004430:	1f18      	subs	r0, r3, #4
 8004432:	2b00      	cmp	r3, #0
 8004434:	bfbc      	itt	lt
 8004436:	580b      	ldrlt	r3, [r1, r0]
 8004438:	18c0      	addlt	r0, r0, r3
 800443a:	4770      	bx	lr
 800443c:	0000      	movs	r0, r0
	...

08004440 <floor>:
 8004440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004444:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8004448:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800444c:	2e13      	cmp	r6, #19
 800444e:	4607      	mov	r7, r0
 8004450:	460b      	mov	r3, r1
 8004452:	460c      	mov	r4, r1
 8004454:	4605      	mov	r5, r0
 8004456:	dc35      	bgt.n	80044c4 <floor+0x84>
 8004458:	2e00      	cmp	r6, #0
 800445a:	da16      	bge.n	800448a <floor+0x4a>
 800445c:	a336      	add	r3, pc, #216	; (adr r3, 8004538 <floor+0xf8>)
 800445e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004462:	f7fb fe7b 	bl	800015c <__adddf3>
 8004466:	2200      	movs	r2, #0
 8004468:	2300      	movs	r3, #0
 800446a:	f7fc fabd 	bl	80009e8 <__aeabi_dcmpgt>
 800446e:	b148      	cbz	r0, 8004484 <floor+0x44>
 8004470:	2c00      	cmp	r4, #0
 8004472:	da5b      	bge.n	800452c <floor+0xec>
 8004474:	2500      	movs	r5, #0
 8004476:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800447a:	4a31      	ldr	r2, [pc, #196]	; (8004540 <floor+0x100>)
 800447c:	433b      	orrs	r3, r7
 800447e:	42ab      	cmp	r3, r5
 8004480:	bf18      	it	ne
 8004482:	4614      	movne	r4, r2
 8004484:	4623      	mov	r3, r4
 8004486:	462f      	mov	r7, r5
 8004488:	e026      	b.n	80044d8 <floor+0x98>
 800448a:	4a2e      	ldr	r2, [pc, #184]	; (8004544 <floor+0x104>)
 800448c:	fa42 f806 	asr.w	r8, r2, r6
 8004490:	ea01 0208 	and.w	r2, r1, r8
 8004494:	4302      	orrs	r2, r0
 8004496:	d01f      	beq.n	80044d8 <floor+0x98>
 8004498:	a327      	add	r3, pc, #156	; (adr r3, 8004538 <floor+0xf8>)
 800449a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800449e:	f7fb fe5d 	bl	800015c <__adddf3>
 80044a2:	2200      	movs	r2, #0
 80044a4:	2300      	movs	r3, #0
 80044a6:	f7fc fa9f 	bl	80009e8 <__aeabi_dcmpgt>
 80044aa:	2800      	cmp	r0, #0
 80044ac:	d0ea      	beq.n	8004484 <floor+0x44>
 80044ae:	2c00      	cmp	r4, #0
 80044b0:	bfbe      	ittt	lt
 80044b2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80044b6:	fa43 f606 	asrlt.w	r6, r3, r6
 80044ba:	19a4      	addlt	r4, r4, r6
 80044bc:	ea24 0408 	bic.w	r4, r4, r8
 80044c0:	2500      	movs	r5, #0
 80044c2:	e7df      	b.n	8004484 <floor+0x44>
 80044c4:	2e33      	cmp	r6, #51	; 0x33
 80044c6:	dd0b      	ble.n	80044e0 <floor+0xa0>
 80044c8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80044cc:	d104      	bne.n	80044d8 <floor+0x98>
 80044ce:	4602      	mov	r2, r0
 80044d0:	f7fb fe44 	bl	800015c <__adddf3>
 80044d4:	4607      	mov	r7, r0
 80044d6:	460b      	mov	r3, r1
 80044d8:	4638      	mov	r0, r7
 80044da:	4619      	mov	r1, r3
 80044dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044e0:	f04f 32ff 	mov.w	r2, #4294967295
 80044e4:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80044e8:	fa22 f808 	lsr.w	r8, r2, r8
 80044ec:	ea18 0f00 	tst.w	r8, r0
 80044f0:	d0f2      	beq.n	80044d8 <floor+0x98>
 80044f2:	a311      	add	r3, pc, #68	; (adr r3, 8004538 <floor+0xf8>)
 80044f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f8:	f7fb fe30 	bl	800015c <__adddf3>
 80044fc:	2200      	movs	r2, #0
 80044fe:	2300      	movs	r3, #0
 8004500:	f7fc fa72 	bl	80009e8 <__aeabi_dcmpgt>
 8004504:	2800      	cmp	r0, #0
 8004506:	d0bd      	beq.n	8004484 <floor+0x44>
 8004508:	2c00      	cmp	r4, #0
 800450a:	da02      	bge.n	8004512 <floor+0xd2>
 800450c:	2e14      	cmp	r6, #20
 800450e:	d103      	bne.n	8004518 <floor+0xd8>
 8004510:	3401      	adds	r4, #1
 8004512:	ea25 0508 	bic.w	r5, r5, r8
 8004516:	e7b5      	b.n	8004484 <floor+0x44>
 8004518:	2301      	movs	r3, #1
 800451a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800451e:	fa03 f606 	lsl.w	r6, r3, r6
 8004522:	4435      	add	r5, r6
 8004524:	42bd      	cmp	r5, r7
 8004526:	bf38      	it	cc
 8004528:	18e4      	addcc	r4, r4, r3
 800452a:	e7f2      	b.n	8004512 <floor+0xd2>
 800452c:	2500      	movs	r5, #0
 800452e:	462c      	mov	r4, r5
 8004530:	e7a8      	b.n	8004484 <floor+0x44>
 8004532:	bf00      	nop
 8004534:	f3af 8000 	nop.w
 8004538:	8800759c 	.word	0x8800759c
 800453c:	7e37e43c 	.word	0x7e37e43c
 8004540:	bff00000 	.word	0xbff00000
 8004544:	000fffff 	.word	0x000fffff

08004548 <log10>:
 8004548:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800454c:	b08b      	sub	sp, #44	; 0x2c
 800454e:	4604      	mov	r4, r0
 8004550:	460d      	mov	r5, r1
 8004552:	f000 f875 	bl	8004640 <__ieee754_log10>
 8004556:	4b34      	ldr	r3, [pc, #208]	; (8004628 <log10+0xe0>)
 8004558:	4680      	mov	r8, r0
 800455a:	f993 6000 	ldrsb.w	r6, [r3]
 800455e:	4689      	mov	r9, r1
 8004560:	1c73      	adds	r3, r6, #1
 8004562:	d05c      	beq.n	800461e <log10+0xd6>
 8004564:	4622      	mov	r2, r4
 8004566:	462b      	mov	r3, r5
 8004568:	4620      	mov	r0, r4
 800456a:	4629      	mov	r1, r5
 800456c:	f7fc fa46 	bl	80009fc <__aeabi_dcmpun>
 8004570:	4607      	mov	r7, r0
 8004572:	2800      	cmp	r0, #0
 8004574:	d153      	bne.n	800461e <log10+0xd6>
 8004576:	2200      	movs	r2, #0
 8004578:	2300      	movs	r3, #0
 800457a:	4620      	mov	r0, r4
 800457c:	4629      	mov	r1, r5
 800457e:	f7fc fa1f 	bl	80009c0 <__aeabi_dcmple>
 8004582:	2800      	cmp	r0, #0
 8004584:	d04b      	beq.n	800461e <log10+0xd6>
 8004586:	4b29      	ldr	r3, [pc, #164]	; (800462c <log10+0xe4>)
 8004588:	9708      	str	r7, [sp, #32]
 800458a:	9301      	str	r3, [sp, #4]
 800458c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004590:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004594:	b9a6      	cbnz	r6, 80045c0 <log10+0x78>
 8004596:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800459a:	4b25      	ldr	r3, [pc, #148]	; (8004630 <log10+0xe8>)
 800459c:	4620      	mov	r0, r4
 800459e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80045a2:	4629      	mov	r1, r5
 80045a4:	2200      	movs	r2, #0
 80045a6:	2300      	movs	r3, #0
 80045a8:	f7fc f9f6 	bl	8000998 <__aeabi_dcmpeq>
 80045ac:	bb40      	cbnz	r0, 8004600 <log10+0xb8>
 80045ae:	2301      	movs	r3, #1
 80045b0:	2e02      	cmp	r6, #2
 80045b2:	9300      	str	r3, [sp, #0]
 80045b4:	d119      	bne.n	80045ea <log10+0xa2>
 80045b6:	f7ff faf5 	bl	8003ba4 <__errno>
 80045ba:	2321      	movs	r3, #33	; 0x21
 80045bc:	6003      	str	r3, [r0, #0]
 80045be:	e019      	b.n	80045f4 <log10+0xac>
 80045c0:	2200      	movs	r2, #0
 80045c2:	4b1c      	ldr	r3, [pc, #112]	; (8004634 <log10+0xec>)
 80045c4:	4620      	mov	r0, r4
 80045c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80045ca:	4629      	mov	r1, r5
 80045cc:	2200      	movs	r2, #0
 80045ce:	2300      	movs	r3, #0
 80045d0:	f7fc f9e2 	bl	8000998 <__aeabi_dcmpeq>
 80045d4:	2800      	cmp	r0, #0
 80045d6:	d0ea      	beq.n	80045ae <log10+0x66>
 80045d8:	2302      	movs	r3, #2
 80045da:	429e      	cmp	r6, r3
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	d111      	bne.n	8004604 <log10+0xbc>
 80045e0:	f7ff fae0 	bl	8003ba4 <__errno>
 80045e4:	2322      	movs	r3, #34	; 0x22
 80045e6:	6003      	str	r3, [r0, #0]
 80045e8:	e011      	b.n	800460e <log10+0xc6>
 80045ea:	4668      	mov	r0, sp
 80045ec:	f000 f8aa 	bl	8004744 <matherr>
 80045f0:	2800      	cmp	r0, #0
 80045f2:	d0e0      	beq.n	80045b6 <log10+0x6e>
 80045f4:	4810      	ldr	r0, [pc, #64]	; (8004638 <log10+0xf0>)
 80045f6:	f000 f8a7 	bl	8004748 <nan>
 80045fa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80045fe:	e006      	b.n	800460e <log10+0xc6>
 8004600:	2302      	movs	r3, #2
 8004602:	9300      	str	r3, [sp, #0]
 8004604:	4668      	mov	r0, sp
 8004606:	f000 f89d 	bl	8004744 <matherr>
 800460a:	2800      	cmp	r0, #0
 800460c:	d0e8      	beq.n	80045e0 <log10+0x98>
 800460e:	9b08      	ldr	r3, [sp, #32]
 8004610:	b11b      	cbz	r3, 800461a <log10+0xd2>
 8004612:	f7ff fac7 	bl	8003ba4 <__errno>
 8004616:	9b08      	ldr	r3, [sp, #32]
 8004618:	6003      	str	r3, [r0, #0]
 800461a:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800461e:	4640      	mov	r0, r8
 8004620:	4649      	mov	r1, r9
 8004622:	b00b      	add	sp, #44	; 0x2c
 8004624:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004628:	20000080 	.word	0x20000080
 800462c:	08006013 	.word	0x08006013
 8004630:	c7efffff 	.word	0xc7efffff
 8004634:	fff00000 	.word	0xfff00000
 8004638:	08005fe5 	.word	0x08005fe5
 800463c:	00000000 	.word	0x00000000

08004640 <__ieee754_log10>:
 8004640:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004648:	4604      	mov	r4, r0
 800464a:	460d      	mov	r5, r1
 800464c:	460b      	mov	r3, r1
 800464e:	da26      	bge.n	800469e <__ieee754_log10+0x5e>
 8004650:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8004654:	4302      	orrs	r2, r0
 8004656:	d107      	bne.n	8004668 <__ieee754_log10+0x28>
 8004658:	2200      	movs	r2, #0
 800465a:	2300      	movs	r3, #0
 800465c:	2000      	movs	r0, #0
 800465e:	4936      	ldr	r1, [pc, #216]	; (8004738 <__ieee754_log10+0xf8>)
 8004660:	f7fc f85c 	bl	800071c <__aeabi_ddiv>
 8004664:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004668:	2900      	cmp	r1, #0
 800466a:	da05      	bge.n	8004678 <__ieee754_log10+0x38>
 800466c:	4602      	mov	r2, r0
 800466e:	f7fb fd73 	bl	8000158 <__aeabi_dsub>
 8004672:	2200      	movs	r2, #0
 8004674:	2300      	movs	r3, #0
 8004676:	e7f3      	b.n	8004660 <__ieee754_log10+0x20>
 8004678:	2200      	movs	r2, #0
 800467a:	4b30      	ldr	r3, [pc, #192]	; (800473c <__ieee754_log10+0xfc>)
 800467c:	f7fb ff24 	bl	80004c8 <__aeabi_dmul>
 8004680:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8004684:	4604      	mov	r4, r0
 8004686:	460d      	mov	r5, r1
 8004688:	460b      	mov	r3, r1
 800468a:	492d      	ldr	r1, [pc, #180]	; (8004740 <__ieee754_log10+0x100>)
 800468c:	428b      	cmp	r3, r1
 800468e:	dd08      	ble.n	80046a2 <__ieee754_log10+0x62>
 8004690:	4622      	mov	r2, r4
 8004692:	462b      	mov	r3, r5
 8004694:	4620      	mov	r0, r4
 8004696:	4629      	mov	r1, r5
 8004698:	f7fb fd60 	bl	800015c <__adddf3>
 800469c:	e7e2      	b.n	8004664 <__ieee754_log10+0x24>
 800469e:	2200      	movs	r2, #0
 80046a0:	e7f3      	b.n	800468a <__ieee754_log10+0x4a>
 80046a2:	1518      	asrs	r0, r3, #20
 80046a4:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80046a8:	4410      	add	r0, r2
 80046aa:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 80046ae:	4448      	add	r0, r9
 80046b0:	f3c3 0813 	ubfx	r8, r3, #0, #20
 80046b4:	f7fb fe9e 	bl	80003f4 <__aeabi_i2d>
 80046b8:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 80046bc:	3303      	adds	r3, #3
 80046be:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 80046c2:	4606      	mov	r6, r0
 80046c4:	460f      	mov	r7, r1
 80046c6:	4620      	mov	r0, r4
 80046c8:	4629      	mov	r1, r5
 80046ca:	f000 f845 	bl	8004758 <__ieee754_log>
 80046ce:	a314      	add	r3, pc, #80	; (adr r3, 8004720 <__ieee754_log10+0xe0>)
 80046d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d4:	4680      	mov	r8, r0
 80046d6:	4689      	mov	r9, r1
 80046d8:	4630      	mov	r0, r6
 80046da:	4639      	mov	r1, r7
 80046dc:	f7fb fef4 	bl	80004c8 <__aeabi_dmul>
 80046e0:	a311      	add	r3, pc, #68	; (adr r3, 8004728 <__ieee754_log10+0xe8>)
 80046e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e6:	4604      	mov	r4, r0
 80046e8:	460d      	mov	r5, r1
 80046ea:	4640      	mov	r0, r8
 80046ec:	4649      	mov	r1, r9
 80046ee:	f7fb feeb 	bl	80004c8 <__aeabi_dmul>
 80046f2:	4602      	mov	r2, r0
 80046f4:	460b      	mov	r3, r1
 80046f6:	4620      	mov	r0, r4
 80046f8:	4629      	mov	r1, r5
 80046fa:	f7fb fd2f 	bl	800015c <__adddf3>
 80046fe:	a30c      	add	r3, pc, #48	; (adr r3, 8004730 <__ieee754_log10+0xf0>)
 8004700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004704:	4604      	mov	r4, r0
 8004706:	460d      	mov	r5, r1
 8004708:	4630      	mov	r0, r6
 800470a:	4639      	mov	r1, r7
 800470c:	f7fb fedc 	bl	80004c8 <__aeabi_dmul>
 8004710:	4602      	mov	r2, r0
 8004712:	460b      	mov	r3, r1
 8004714:	4620      	mov	r0, r4
 8004716:	4629      	mov	r1, r5
 8004718:	e7be      	b.n	8004698 <__ieee754_log10+0x58>
 800471a:	bf00      	nop
 800471c:	f3af 8000 	nop.w
 8004720:	11f12b36 	.word	0x11f12b36
 8004724:	3d59fef3 	.word	0x3d59fef3
 8004728:	1526e50e 	.word	0x1526e50e
 800472c:	3fdbcb7b 	.word	0x3fdbcb7b
 8004730:	509f6000 	.word	0x509f6000
 8004734:	3fd34413 	.word	0x3fd34413
 8004738:	c3500000 	.word	0xc3500000
 800473c:	43500000 	.word	0x43500000
 8004740:	7fefffff 	.word	0x7fefffff

08004744 <matherr>:
 8004744:	2000      	movs	r0, #0
 8004746:	4770      	bx	lr

08004748 <nan>:
 8004748:	2000      	movs	r0, #0
 800474a:	4901      	ldr	r1, [pc, #4]	; (8004750 <nan+0x8>)
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop
 8004750:	7ff80000 	.word	0x7ff80000
 8004754:	00000000 	.word	0x00000000

08004758 <__ieee754_log>:
 8004758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800475c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004760:	b087      	sub	sp, #28
 8004762:	4602      	mov	r2, r0
 8004764:	460b      	mov	r3, r1
 8004766:	460d      	mov	r5, r1
 8004768:	da24      	bge.n	80047b4 <__ieee754_log+0x5c>
 800476a:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800476e:	4304      	orrs	r4, r0
 8004770:	d108      	bne.n	8004784 <__ieee754_log+0x2c>
 8004772:	2200      	movs	r2, #0
 8004774:	2300      	movs	r3, #0
 8004776:	2000      	movs	r0, #0
 8004778:	49cb      	ldr	r1, [pc, #812]	; (8004aa8 <__ieee754_log+0x350>)
 800477a:	f7fb ffcf 	bl	800071c <__aeabi_ddiv>
 800477e:	b007      	add	sp, #28
 8004780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004784:	2900      	cmp	r1, #0
 8004786:	da04      	bge.n	8004792 <__ieee754_log+0x3a>
 8004788:	f7fb fce6 	bl	8000158 <__aeabi_dsub>
 800478c:	2200      	movs	r2, #0
 800478e:	2300      	movs	r3, #0
 8004790:	e7f3      	b.n	800477a <__ieee754_log+0x22>
 8004792:	2200      	movs	r2, #0
 8004794:	4bc5      	ldr	r3, [pc, #788]	; (8004aac <__ieee754_log+0x354>)
 8004796:	f7fb fe97 	bl	80004c8 <__aeabi_dmul>
 800479a:	f06f 0635 	mvn.w	r6, #53	; 0x35
 800479e:	4602      	mov	r2, r0
 80047a0:	460b      	mov	r3, r1
 80047a2:	460d      	mov	r5, r1
 80047a4:	49c2      	ldr	r1, [pc, #776]	; (8004ab0 <__ieee754_log+0x358>)
 80047a6:	428d      	cmp	r5, r1
 80047a8:	dd06      	ble.n	80047b8 <__ieee754_log+0x60>
 80047aa:	4610      	mov	r0, r2
 80047ac:	4619      	mov	r1, r3
 80047ae:	f7fb fcd5 	bl	800015c <__adddf3>
 80047b2:	e7e4      	b.n	800477e <__ieee754_log+0x26>
 80047b4:	2600      	movs	r6, #0
 80047b6:	e7f5      	b.n	80047a4 <__ieee754_log+0x4c>
 80047b8:	152c      	asrs	r4, r5, #20
 80047ba:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80047be:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 80047c2:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80047c6:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 80047ca:	4426      	add	r6, r4
 80047cc:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 80047d0:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 80047d4:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 80047d8:	ea41 0305 	orr.w	r3, r1, r5
 80047dc:	4610      	mov	r0, r2
 80047de:	4619      	mov	r1, r3
 80047e0:	2200      	movs	r2, #0
 80047e2:	4bb4      	ldr	r3, [pc, #720]	; (8004ab4 <__ieee754_log+0x35c>)
 80047e4:	f7fb fcb8 	bl	8000158 <__aeabi_dsub>
 80047e8:	1cab      	adds	r3, r5, #2
 80047ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 80047f4:	4682      	mov	sl, r0
 80047f6:	468b      	mov	fp, r1
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	dc53      	bgt.n	80048a6 <__ieee754_log+0x14e>
 80047fe:	2300      	movs	r3, #0
 8004800:	f7fc f8ca 	bl	8000998 <__aeabi_dcmpeq>
 8004804:	b1d0      	cbz	r0, 800483c <__ieee754_log+0xe4>
 8004806:	2c00      	cmp	r4, #0
 8004808:	f000 8120 	beq.w	8004a4c <__ieee754_log+0x2f4>
 800480c:	4620      	mov	r0, r4
 800480e:	f7fb fdf1 	bl	80003f4 <__aeabi_i2d>
 8004812:	a391      	add	r3, pc, #580	; (adr r3, 8004a58 <__ieee754_log+0x300>)
 8004814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004818:	4606      	mov	r6, r0
 800481a:	460f      	mov	r7, r1
 800481c:	f7fb fe54 	bl	80004c8 <__aeabi_dmul>
 8004820:	a38f      	add	r3, pc, #572	; (adr r3, 8004a60 <__ieee754_log+0x308>)
 8004822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004826:	4604      	mov	r4, r0
 8004828:	460d      	mov	r5, r1
 800482a:	4630      	mov	r0, r6
 800482c:	4639      	mov	r1, r7
 800482e:	f7fb fe4b 	bl	80004c8 <__aeabi_dmul>
 8004832:	4602      	mov	r2, r0
 8004834:	460b      	mov	r3, r1
 8004836:	4620      	mov	r0, r4
 8004838:	4629      	mov	r1, r5
 800483a:	e7b8      	b.n	80047ae <__ieee754_log+0x56>
 800483c:	a38a      	add	r3, pc, #552	; (adr r3, 8004a68 <__ieee754_log+0x310>)
 800483e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004842:	4650      	mov	r0, sl
 8004844:	4659      	mov	r1, fp
 8004846:	f7fb fe3f 	bl	80004c8 <__aeabi_dmul>
 800484a:	4602      	mov	r2, r0
 800484c:	460b      	mov	r3, r1
 800484e:	2000      	movs	r0, #0
 8004850:	4999      	ldr	r1, [pc, #612]	; (8004ab8 <__ieee754_log+0x360>)
 8004852:	f7fb fc81 	bl	8000158 <__aeabi_dsub>
 8004856:	4652      	mov	r2, sl
 8004858:	4606      	mov	r6, r0
 800485a:	460f      	mov	r7, r1
 800485c:	465b      	mov	r3, fp
 800485e:	4650      	mov	r0, sl
 8004860:	4659      	mov	r1, fp
 8004862:	f7fb fe31 	bl	80004c8 <__aeabi_dmul>
 8004866:	4602      	mov	r2, r0
 8004868:	460b      	mov	r3, r1
 800486a:	4630      	mov	r0, r6
 800486c:	4639      	mov	r1, r7
 800486e:	f7fb fe2b 	bl	80004c8 <__aeabi_dmul>
 8004872:	4606      	mov	r6, r0
 8004874:	460f      	mov	r7, r1
 8004876:	b914      	cbnz	r4, 800487e <__ieee754_log+0x126>
 8004878:	4632      	mov	r2, r6
 800487a:	463b      	mov	r3, r7
 800487c:	e0a0      	b.n	80049c0 <__ieee754_log+0x268>
 800487e:	4620      	mov	r0, r4
 8004880:	f7fb fdb8 	bl	80003f4 <__aeabi_i2d>
 8004884:	a374      	add	r3, pc, #464	; (adr r3, 8004a58 <__ieee754_log+0x300>)
 8004886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488a:	4680      	mov	r8, r0
 800488c:	4689      	mov	r9, r1
 800488e:	f7fb fe1b 	bl	80004c8 <__aeabi_dmul>
 8004892:	a373      	add	r3, pc, #460	; (adr r3, 8004a60 <__ieee754_log+0x308>)
 8004894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004898:	4604      	mov	r4, r0
 800489a:	460d      	mov	r5, r1
 800489c:	4640      	mov	r0, r8
 800489e:	4649      	mov	r1, r9
 80048a0:	f7fb fe12 	bl	80004c8 <__aeabi_dmul>
 80048a4:	e0a5      	b.n	80049f2 <__ieee754_log+0x29a>
 80048a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80048aa:	f7fb fc57 	bl	800015c <__adddf3>
 80048ae:	4602      	mov	r2, r0
 80048b0:	460b      	mov	r3, r1
 80048b2:	4650      	mov	r0, sl
 80048b4:	4659      	mov	r1, fp
 80048b6:	f7fb ff31 	bl	800071c <__aeabi_ddiv>
 80048ba:	e9cd 0100 	strd	r0, r1, [sp]
 80048be:	4620      	mov	r0, r4
 80048c0:	f7fb fd98 	bl	80003f4 <__aeabi_i2d>
 80048c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80048c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048cc:	4610      	mov	r0, r2
 80048ce:	4619      	mov	r1, r3
 80048d0:	f7fb fdfa 	bl	80004c8 <__aeabi_dmul>
 80048d4:	4602      	mov	r2, r0
 80048d6:	460b      	mov	r3, r1
 80048d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048dc:	f7fb fdf4 	bl	80004c8 <__aeabi_dmul>
 80048e0:	a363      	add	r3, pc, #396	; (adr r3, 8004a70 <__ieee754_log+0x318>)
 80048e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e6:	4680      	mov	r8, r0
 80048e8:	4689      	mov	r9, r1
 80048ea:	f7fb fded 	bl	80004c8 <__aeabi_dmul>
 80048ee:	a362      	add	r3, pc, #392	; (adr r3, 8004a78 <__ieee754_log+0x320>)
 80048f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f4:	f7fb fc32 	bl	800015c <__adddf3>
 80048f8:	4642      	mov	r2, r8
 80048fa:	464b      	mov	r3, r9
 80048fc:	f7fb fde4 	bl	80004c8 <__aeabi_dmul>
 8004900:	a35f      	add	r3, pc, #380	; (adr r3, 8004a80 <__ieee754_log+0x328>)
 8004902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004906:	f7fb fc29 	bl	800015c <__adddf3>
 800490a:	4642      	mov	r2, r8
 800490c:	464b      	mov	r3, r9
 800490e:	f7fb fddb 	bl	80004c8 <__aeabi_dmul>
 8004912:	a35d      	add	r3, pc, #372	; (adr r3, 8004a88 <__ieee754_log+0x330>)
 8004914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004918:	f7fb fc20 	bl	800015c <__adddf3>
 800491c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004920:	f7fb fdd2 	bl	80004c8 <__aeabi_dmul>
 8004924:	a35a      	add	r3, pc, #360	; (adr r3, 8004a90 <__ieee754_log+0x338>)
 8004926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800492e:	4640      	mov	r0, r8
 8004930:	4649      	mov	r1, r9
 8004932:	f7fb fdc9 	bl	80004c8 <__aeabi_dmul>
 8004936:	a358      	add	r3, pc, #352	; (adr r3, 8004a98 <__ieee754_log+0x340>)
 8004938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493c:	f7fb fc0e 	bl	800015c <__adddf3>
 8004940:	4642      	mov	r2, r8
 8004942:	464b      	mov	r3, r9
 8004944:	f7fb fdc0 	bl	80004c8 <__aeabi_dmul>
 8004948:	a355      	add	r3, pc, #340	; (adr r3, 8004aa0 <__ieee754_log+0x348>)
 800494a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800494e:	f7fb fc05 	bl	800015c <__adddf3>
 8004952:	4642      	mov	r2, r8
 8004954:	464b      	mov	r3, r9
 8004956:	f7fb fdb7 	bl	80004c8 <__aeabi_dmul>
 800495a:	4602      	mov	r2, r0
 800495c:	460b      	mov	r3, r1
 800495e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004962:	f7fb fbfb 	bl	800015c <__adddf3>
 8004966:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800496a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800496e:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 8004972:	3551      	adds	r5, #81	; 0x51
 8004974:	4335      	orrs	r5, r6
 8004976:	2d00      	cmp	r5, #0
 8004978:	4680      	mov	r8, r0
 800497a:	4689      	mov	r9, r1
 800497c:	dd48      	ble.n	8004a10 <__ieee754_log+0x2b8>
 800497e:	2200      	movs	r2, #0
 8004980:	4b4d      	ldr	r3, [pc, #308]	; (8004ab8 <__ieee754_log+0x360>)
 8004982:	4650      	mov	r0, sl
 8004984:	4659      	mov	r1, fp
 8004986:	f7fb fd9f 	bl	80004c8 <__aeabi_dmul>
 800498a:	4652      	mov	r2, sl
 800498c:	465b      	mov	r3, fp
 800498e:	f7fb fd9b 	bl	80004c8 <__aeabi_dmul>
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	4606      	mov	r6, r0
 8004998:	460f      	mov	r7, r1
 800499a:	4640      	mov	r0, r8
 800499c:	4649      	mov	r1, r9
 800499e:	f7fb fbdd 	bl	800015c <__adddf3>
 80049a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80049a6:	f7fb fd8f 	bl	80004c8 <__aeabi_dmul>
 80049aa:	4680      	mov	r8, r0
 80049ac:	4689      	mov	r9, r1
 80049ae:	b964      	cbnz	r4, 80049ca <__ieee754_log+0x272>
 80049b0:	4602      	mov	r2, r0
 80049b2:	460b      	mov	r3, r1
 80049b4:	4630      	mov	r0, r6
 80049b6:	4639      	mov	r1, r7
 80049b8:	f7fb fbce 	bl	8000158 <__aeabi_dsub>
 80049bc:	4602      	mov	r2, r0
 80049be:	460b      	mov	r3, r1
 80049c0:	4650      	mov	r0, sl
 80049c2:	4659      	mov	r1, fp
 80049c4:	f7fb fbc8 	bl	8000158 <__aeabi_dsub>
 80049c8:	e6d9      	b.n	800477e <__ieee754_log+0x26>
 80049ca:	a323      	add	r3, pc, #140	; (adr r3, 8004a58 <__ieee754_log+0x300>)
 80049cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049d4:	f7fb fd78 	bl	80004c8 <__aeabi_dmul>
 80049d8:	a321      	add	r3, pc, #132	; (adr r3, 8004a60 <__ieee754_log+0x308>)
 80049da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049de:	4604      	mov	r4, r0
 80049e0:	460d      	mov	r5, r1
 80049e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049e6:	f7fb fd6f 	bl	80004c8 <__aeabi_dmul>
 80049ea:	4642      	mov	r2, r8
 80049ec:	464b      	mov	r3, r9
 80049ee:	f7fb fbb5 	bl	800015c <__adddf3>
 80049f2:	4602      	mov	r2, r0
 80049f4:	460b      	mov	r3, r1
 80049f6:	4630      	mov	r0, r6
 80049f8:	4639      	mov	r1, r7
 80049fa:	f7fb fbad 	bl	8000158 <__aeabi_dsub>
 80049fe:	4652      	mov	r2, sl
 8004a00:	465b      	mov	r3, fp
 8004a02:	f7fb fba9 	bl	8000158 <__aeabi_dsub>
 8004a06:	4602      	mov	r2, r0
 8004a08:	460b      	mov	r3, r1
 8004a0a:	4620      	mov	r0, r4
 8004a0c:	4629      	mov	r1, r5
 8004a0e:	e7d9      	b.n	80049c4 <__ieee754_log+0x26c>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	4650      	mov	r0, sl
 8004a16:	4659      	mov	r1, fp
 8004a18:	f7fb fb9e 	bl	8000158 <__aeabi_dsub>
 8004a1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a20:	f7fb fd52 	bl	80004c8 <__aeabi_dmul>
 8004a24:	4606      	mov	r6, r0
 8004a26:	460f      	mov	r7, r1
 8004a28:	2c00      	cmp	r4, #0
 8004a2a:	f43f af25 	beq.w	8004878 <__ieee754_log+0x120>
 8004a2e:	a30a      	add	r3, pc, #40	; (adr r3, 8004a58 <__ieee754_log+0x300>)
 8004a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a38:	f7fb fd46 	bl	80004c8 <__aeabi_dmul>
 8004a3c:	a308      	add	r3, pc, #32	; (adr r3, 8004a60 <__ieee754_log+0x308>)
 8004a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a42:	4604      	mov	r4, r0
 8004a44:	460d      	mov	r5, r1
 8004a46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a4a:	e729      	b.n	80048a0 <__ieee754_log+0x148>
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	2100      	movs	r1, #0
 8004a50:	e695      	b.n	800477e <__ieee754_log+0x26>
 8004a52:	bf00      	nop
 8004a54:	f3af 8000 	nop.w
 8004a58:	fee00000 	.word	0xfee00000
 8004a5c:	3fe62e42 	.word	0x3fe62e42
 8004a60:	35793c76 	.word	0x35793c76
 8004a64:	3dea39ef 	.word	0x3dea39ef
 8004a68:	55555555 	.word	0x55555555
 8004a6c:	3fd55555 	.word	0x3fd55555
 8004a70:	df3e5244 	.word	0xdf3e5244
 8004a74:	3fc2f112 	.word	0x3fc2f112
 8004a78:	96cb03de 	.word	0x96cb03de
 8004a7c:	3fc74664 	.word	0x3fc74664
 8004a80:	94229359 	.word	0x94229359
 8004a84:	3fd24924 	.word	0x3fd24924
 8004a88:	55555593 	.word	0x55555593
 8004a8c:	3fe55555 	.word	0x3fe55555
 8004a90:	d078c69f 	.word	0xd078c69f
 8004a94:	3fc39a09 	.word	0x3fc39a09
 8004a98:	1d8e78af 	.word	0x1d8e78af
 8004a9c:	3fcc71c5 	.word	0x3fcc71c5
 8004aa0:	9997fa04 	.word	0x9997fa04
 8004aa4:	3fd99999 	.word	0x3fd99999
 8004aa8:	c3500000 	.word	0xc3500000
 8004aac:	43500000 	.word	0x43500000
 8004ab0:	7fefffff 	.word	0x7fefffff
 8004ab4:	3ff00000 	.word	0x3ff00000
 8004ab8:	3fe00000 	.word	0x3fe00000

08004abc <_init>:
 8004abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004abe:	bf00      	nop
 8004ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ac2:	bc08      	pop	{r3}
 8004ac4:	469e      	mov	lr, r3
 8004ac6:	4770      	bx	lr

08004ac8 <_fini>:
 8004ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aca:	bf00      	nop
 8004acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ace:	bc08      	pop	{r3}
 8004ad0:	469e      	mov	lr, r3
 8004ad2:	4770      	bx	lr
