

================================================================
== Vivado HLS Report for 'VMRouter'
================================================================
* Date:           Wed Jul  5 11:39:43 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        VMRouter_prj2
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx690tffg1158-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|      2.39|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       4|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       1|
|Register         |        -|      -|      53|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      53|       5|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |cond_fu_359_p2        |   icmp   |      0|  0|   2|           4|           1|
    |v_assign_6_fu_347_p2  |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|   4|           5|           3|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |cond_reg_434                     |   1|   0|    1|          0|
    |op2_V_read_assign_1_reg_422      |   2|   0|    2|          0|
    |op2_V_read_assign_reg_428        |   3|   0|    3|          0|
    |op2_V_read_assign_s_reg_406      |   4|   0|    4|          0|
    |stubsInLayer_phi_V_load_reg_389  |  14|   0|   14|          0|
    |stubsInLayer_pt_V_load_reg_399   |   3|   0|    3|          0|
    |stubsInLayer_r_V_load_reg_394    |   7|   0|    7|          0|
    |stubsInLayer_z_V_load_reg_384    |  12|   0|   12|          0|
    |tmp_1_reg_412                    |   1|   0|    1|          0|
    |tmp_reg_417                      |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  53|   0|   53|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |       VMRouter       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |       VMRouter       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |       VMRouter       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |       VMRouter       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |       VMRouter       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |       VMRouter       | return value |
|stubsInLayer_z_V_address0      | out |    1|  ap_memory |   stubsInLayer_z_V   |     array    |
|stubsInLayer_z_V_ce0           | out |    1|  ap_memory |   stubsInLayer_z_V   |     array    |
|stubsInLayer_z_V_q0            |  in |   12|  ap_memory |   stubsInLayer_z_V   |     array    |
|stubsInLayer_phi_V_address0    | out |    1|  ap_memory |  stubsInLayer_phi_V  |     array    |
|stubsInLayer_phi_V_ce0         | out |    1|  ap_memory |  stubsInLayer_phi_V  |     array    |
|stubsInLayer_phi_V_q0          |  in |   14|  ap_memory |  stubsInLayer_phi_V  |     array    |
|stubsInLayer_r_V_address0      | out |    1|  ap_memory |   stubsInLayer_r_V   |     array    |
|stubsInLayer_r_V_ce0           | out |    1|  ap_memory |   stubsInLayer_r_V   |     array    |
|stubsInLayer_r_V_q0            |  in |    7|  ap_memory |   stubsInLayer_r_V   |     array    |
|stubsInLayer_pt_V_address0     | out |    1|  ap_memory |   stubsInLayer_pt_V  |     array    |
|stubsInLayer_pt_V_ce0          | out |    1|  ap_memory |   stubsInLayer_pt_V  |     array    |
|stubsInLayer_pt_V_q0           |  in |    3|  ap_memory |   stubsInLayer_pt_V  |     array    |
|allStubs_z_V_address0          | out |    1|  ap_memory |     allStubs_z_V     |     array    |
|allStubs_z_V_ce0               | out |    1|  ap_memory |     allStubs_z_V     |     array    |
|allStubs_z_V_we0               | out |    1|  ap_memory |     allStubs_z_V     |     array    |
|allStubs_z_V_d0                | out |   12|  ap_memory |     allStubs_z_V     |     array    |
|allStubs_phi_V_address0        | out |    1|  ap_memory |    allStubs_phi_V    |     array    |
|allStubs_phi_V_ce0             | out |    1|  ap_memory |    allStubs_phi_V    |     array    |
|allStubs_phi_V_we0             | out |    1|  ap_memory |    allStubs_phi_V    |     array    |
|allStubs_phi_V_d0              | out |   14|  ap_memory |    allStubs_phi_V    |     array    |
|allStubs_r_V_address0          | out |    1|  ap_memory |     allStubs_r_V     |     array    |
|allStubs_r_V_ce0               | out |    1|  ap_memory |     allStubs_r_V     |     array    |
|allStubs_r_V_we0               | out |    1|  ap_memory |     allStubs_r_V     |     array    |
|allStubs_r_V_d0                | out |    7|  ap_memory |     allStubs_r_V     |     array    |
|allStubs_pt_V_address0         | out |    1|  ap_memory |     allStubs_pt_V    |     array    |
|allStubs_pt_V_ce0              | out |    1|  ap_memory |     allStubs_pt_V    |     array    |
|allStubs_pt_V_we0              | out |    1|  ap_memory |     allStubs_pt_V    |     array    |
|allStubs_pt_V_d0               | out |    3|  ap_memory |     allStubs_pt_V    |     array    |
|vmStubsPH1Z1_z_V_address0      | out |    1|  ap_memory |   vmStubsPH1Z1_z_V   |     array    |
|vmStubsPH1Z1_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH1Z1_z_V   |     array    |
|vmStubsPH1Z1_z_V_we0           | out |    1|  ap_memory |   vmStubsPH1Z1_z_V   |     array    |
|vmStubsPH1Z1_z_V_d0            | out |    4|  ap_memory |   vmStubsPH1Z1_z_V   |     array    |
|vmStubsPH1Z1_phi_V_address0    | out |    1|  ap_memory |  vmStubsPH1Z1_phi_V  |     array    |
|vmStubsPH1Z1_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH1Z1_phi_V  |     array    |
|vmStubsPH1Z1_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH1Z1_phi_V  |     array    |
|vmStubsPH1Z1_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH1Z1_phi_V  |     array    |
|vmStubsPH1Z1_r_V_address0      | out |    1|  ap_memory |   vmStubsPH1Z1_r_V   |     array    |
|vmStubsPH1Z1_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH1Z1_r_V   |     array    |
|vmStubsPH1Z1_r_V_we0           | out |    1|  ap_memory |   vmStubsPH1Z1_r_V   |     array    |
|vmStubsPH1Z1_r_V_d0            | out |    2|  ap_memory |   vmStubsPH1Z1_r_V   |     array    |
|vmStubsPH1Z1_pt_V_address0     | out |    1|  ap_memory |   vmStubsPH1Z1_pt_V  |     array    |
|vmStubsPH1Z1_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH1Z1_pt_V  |     array    |
|vmStubsPH1Z1_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH1Z1_pt_V  |     array    |
|vmStubsPH1Z1_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH1Z1_pt_V  |     array    |
|vmStubsPH1Z1_index_V_address0  | out |    1|  ap_memory | vmStubsPH1Z1_index_V |     array    |
|vmStubsPH1Z1_index_V_ce0       | out |    1|  ap_memory | vmStubsPH1Z1_index_V |     array    |
|vmStubsPH1Z1_index_V_we0       | out |    1|  ap_memory | vmStubsPH1Z1_index_V |     array    |
|vmStubsPH1Z1_index_V_d0        | out |    6|  ap_memory | vmStubsPH1Z1_index_V |     array    |
|vmStubsPH1Z2_z_V_address0      | out |    1|  ap_memory |   vmStubsPH1Z2_z_V   |     array    |
|vmStubsPH1Z2_z_V_ce0           | out |    1|  ap_memory |   vmStubsPH1Z2_z_V   |     array    |
|vmStubsPH1Z2_z_V_we0           | out |    1|  ap_memory |   vmStubsPH1Z2_z_V   |     array    |
|vmStubsPH1Z2_z_V_d0            | out |    4|  ap_memory |   vmStubsPH1Z2_z_V   |     array    |
|vmStubsPH1Z2_phi_V_address0    | out |    1|  ap_memory |  vmStubsPH1Z2_phi_V  |     array    |
|vmStubsPH1Z2_phi_V_ce0         | out |    1|  ap_memory |  vmStubsPH1Z2_phi_V  |     array    |
|vmStubsPH1Z2_phi_V_we0         | out |    1|  ap_memory |  vmStubsPH1Z2_phi_V  |     array    |
|vmStubsPH1Z2_phi_V_d0          | out |    3|  ap_memory |  vmStubsPH1Z2_phi_V  |     array    |
|vmStubsPH1Z2_r_V_address0      | out |    1|  ap_memory |   vmStubsPH1Z2_r_V   |     array    |
|vmStubsPH1Z2_r_V_ce0           | out |    1|  ap_memory |   vmStubsPH1Z2_r_V   |     array    |
|vmStubsPH1Z2_r_V_we0           | out |    1|  ap_memory |   vmStubsPH1Z2_r_V   |     array    |
|vmStubsPH1Z2_r_V_d0            | out |    2|  ap_memory |   vmStubsPH1Z2_r_V   |     array    |
|vmStubsPH1Z2_pt_V_address0     | out |    1|  ap_memory |   vmStubsPH1Z2_pt_V  |     array    |
|vmStubsPH1Z2_pt_V_ce0          | out |    1|  ap_memory |   vmStubsPH1Z2_pt_V  |     array    |
|vmStubsPH1Z2_pt_V_we0          | out |    1|  ap_memory |   vmStubsPH1Z2_pt_V  |     array    |
|vmStubsPH1Z2_pt_V_d0           | out |    3|  ap_memory |   vmStubsPH1Z2_pt_V  |     array    |
|vmStubsPH1Z2_index_V_address0  | out |    1|  ap_memory | vmStubsPH1Z2_index_V |     array    |
|vmStubsPH1Z2_index_V_ce0       | out |    1|  ap_memory | vmStubsPH1Z2_index_V |     array    |
|vmStubsPH1Z2_index_V_we0       | out |    1|  ap_memory | vmStubsPH1Z2_index_V |     array    |
|vmStubsPH1Z2_index_V_d0        | out |    6|  ap_memory | vmStubsPH1Z2_index_V |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stubsInLayer_z_V_addr [1/1] 0.00ns
:19  %stubsInLayer_z_V_addr = getelementptr [1 x i12]* %stubsInLayer_z_V, i64 0, i64 0

ST_1: stubsInLayer_phi_V_addr [1/1] 0.00ns
:20  %stubsInLayer_phi_V_addr = getelementptr [1 x i14]* %stubsInLayer_phi_V, i64 0, i64 0

ST_1: stubsInLayer_r_V_addr [1/1] 0.00ns
:21  %stubsInLayer_r_V_addr = getelementptr [1 x i7]* %stubsInLayer_r_V, i64 0, i64 0

ST_1: stubsInLayer_pt_V_addr [1/1] 0.00ns
:22  %stubsInLayer_pt_V_addr = getelementptr [1 x i3]* %stubsInLayer_pt_V, i64 0, i64 0

ST_1: stubsInLayer_z_V_load [2/2] 2.39ns
:23  %stubsInLayer_z_V_load = load i12* %stubsInLayer_z_V_addr, align 2

ST_1: stubsInLayer_phi_V_load [2/2] 2.39ns
:24  %stubsInLayer_phi_V_load = load i14* %stubsInLayer_phi_V_addr, align 2

ST_1: stubsInLayer_r_V_load [2/2] 2.39ns
:25  %stubsInLayer_r_V_load = load i7* %stubsInLayer_r_V_addr, align 1

ST_1: stubsInLayer_pt_V_load [2/2] 2.39ns
:26  %stubsInLayer_pt_V_load = load i3* %stubsInLayer_pt_V_addr, align 1


 <State 2>: 2.39ns
ST_2: stubsInLayer_z_V_load [1/2] 2.39ns
:23  %stubsInLayer_z_V_load = load i12* %stubsInLayer_z_V_addr, align 2

ST_2: stubsInLayer_phi_V_load [1/2] 2.39ns
:24  %stubsInLayer_phi_V_load = load i14* %stubsInLayer_phi_V_addr, align 2

ST_2: stubsInLayer_r_V_load [1/2] 2.39ns
:25  %stubsInLayer_r_V_load = load i7* %stubsInLayer_r_V_addr, align 1

ST_2: stubsInLayer_pt_V_load [1/2] 2.39ns
:26  %stubsInLayer_pt_V_load = load i3* %stubsInLayer_pt_V_addr, align 1

ST_2: op2_V_read_assign_s [1/1] 0.00ns
:35  %op2_V_read_assign_s = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %stubsInLayer_z_V_load, i32 5, i32 8)

ST_2: tmp_1 [1/1] 0.00ns
:36  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %stubsInLayer_phi_V_load, i32 11)

ST_2: tmp [1/1] 0.00ns
:38  %tmp = call i2 @_ssdm_op_PartSelect.i2.i14.i32.i32(i14 %stubsInLayer_phi_V_load, i32 9, i32 10)

ST_2: op2_V_read_assign_1 [1/1] 0.00ns
:40  %op2_V_read_assign_1 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %stubsInLayer_r_V_load, i32 5, i32 6)


 <State 3>: 2.39ns
ST_3: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([1 x i12]* %stubsInLayer_z_V), !map !65

ST_3: stg_22 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([1 x i14]* %stubsInLayer_phi_V), !map !69

ST_3: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([1 x i7]* %stubsInLayer_r_V), !map !73

ST_3: stg_24 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([1 x i3]* %stubsInLayer_pt_V), !map !77

ST_3: stg_25 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([1 x i12]* %allStubs_z_V), !map !81

ST_3: stg_26 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([1 x i14]* %allStubs_phi_V), !map !85

ST_3: stg_27 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([1 x i7]* %allStubs_r_V), !map !89

ST_3: stg_28 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([1 x i3]* %allStubs_pt_V), !map !93

ST_3: stg_29 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([1 x i4]* %vmStubsPH1Z1_z_V), !map !97

ST_3: stg_30 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([1 x i3]* %vmStubsPH1Z1_phi_V), !map !101

ST_3: stg_31 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([1 x i2]* %vmStubsPH1Z1_r_V), !map !105

ST_3: stg_32 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([1 x i3]* %vmStubsPH1Z1_pt_V), !map !109

ST_3: stg_33 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([1 x i6]* %vmStubsPH1Z1_index_V), !map !113

ST_3: stg_34 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([1 x i4]* %vmStubsPH1Z2_z_V), !map !117

ST_3: stg_35 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([1 x i3]* %vmStubsPH1Z2_phi_V), !map !121

ST_3: stg_36 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap([1 x i2]* %vmStubsPH1Z2_r_V), !map !125

ST_3: stg_37 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap([1 x i3]* %vmStubsPH1Z2_pt_V), !map !129

ST_3: stg_38 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap([1 x i6]* %vmStubsPH1Z2_index_V), !map !133

ST_3: stg_39 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @VMRouter_str) nounwind

ST_3: allStubs_z_V_addr [1/1] 0.00ns
:27  %allStubs_z_V_addr = getelementptr [1 x i12]* %allStubs_z_V, i64 0, i64 0

ST_3: allStubs_phi_V_addr [1/1] 0.00ns
:28  %allStubs_phi_V_addr = getelementptr [1 x i14]* %allStubs_phi_V, i64 0, i64 0

ST_3: allStubs_r_V_addr [1/1] 0.00ns
:29  %allStubs_r_V_addr = getelementptr [1 x i7]* %allStubs_r_V, i64 0, i64 0

ST_3: allStubs_pt_V_addr [1/1] 0.00ns
:30  %allStubs_pt_V_addr = getelementptr [1 x i3]* %allStubs_pt_V, i64 0, i64 0

ST_3: stg_44 [1/1] 2.39ns
:31  store i12 %stubsInLayer_z_V_load, i12* %allStubs_z_V_addr, align 2

ST_3: stg_45 [1/1] 2.39ns
:32  store i14 %stubsInLayer_phi_V_load, i14* %allStubs_phi_V_addr, align 2

ST_3: stg_46 [1/1] 2.39ns
:33  store i7 %stubsInLayer_r_V_load, i7* %allStubs_r_V_addr, align 1

ST_3: stg_47 [1/1] 2.39ns
:34  store i3 %stubsInLayer_pt_V_load, i3* %allStubs_pt_V_addr, align 1

ST_3: v_assign_6 [1/1] 0.84ns
:37  %v_assign_6 = xor i1 %tmp_1, true

ST_3: op2_V_read_assign [1/1] 0.00ns
:39  %op2_V_read_assign = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %v_assign_6, i2 %tmp)

ST_3: cond [1/1] 1.24ns
:41  %cond = icmp eq i4 %op2_V_read_assign_s, 0

ST_3: stg_51 [1/1] 0.00ns
:42  br i1 %cond, label %1, label %2

ST_3: vmStubsPH1Z2_z_V_addr [1/1] 0.00ns
:0  %vmStubsPH1Z2_z_V_addr = getelementptr [1 x i4]* %vmStubsPH1Z2_z_V, i64 0, i64 0

ST_3: vmStubsPH1Z2_r_V_addr [1/1] 0.00ns
:2  %vmStubsPH1Z2_r_V_addr = getelementptr [1 x i2]* %vmStubsPH1Z2_r_V, i64 0, i64 0

ST_3: vmStubsPH1Z2_pt_V_addr [1/1] 0.00ns
:3  %vmStubsPH1Z2_pt_V_addr = getelementptr [1 x i3]* %vmStubsPH1Z2_pt_V, i64 0, i64 0

ST_3: stg_55 [1/1] 2.39ns
:5  store i4 %op2_V_read_assign_s, i4* %vmStubsPH1Z2_z_V_addr, align 1

ST_3: stg_56 [1/1] 2.39ns
:7  store i2 %op2_V_read_assign_1, i2* %vmStubsPH1Z2_r_V_addr, align 1

ST_3: stg_57 [1/1] 2.39ns
:8  store i3 %stubsInLayer_pt_V_load, i3* %vmStubsPH1Z2_pt_V_addr, align 1

ST_3: vmStubsPH1Z1_r_V_addr [1/1] 0.00ns
:2  %vmStubsPH1Z1_r_V_addr = getelementptr [1 x i2]* %vmStubsPH1Z1_r_V, i64 0, i64 0

ST_3: vmStubsPH1Z1_pt_V_addr [1/1] 0.00ns
:3  %vmStubsPH1Z1_pt_V_addr = getelementptr [1 x i3]* %vmStubsPH1Z1_pt_V, i64 0, i64 0

ST_3: stg_60 [1/1] 2.39ns
:7  store i2 %op2_V_read_assign_1, i2* %vmStubsPH1Z1_r_V_addr, align 1

ST_3: stg_61 [1/1] 2.39ns
:8  store i3 %stubsInLayer_pt_V_load, i3* %vmStubsPH1Z1_pt_V_addr, align 1


 <State 4>: 2.39ns
ST_4: vmStubsPH1Z2_phi_V_addr [1/1] 0.00ns
:1  %vmStubsPH1Z2_phi_V_addr = getelementptr [1 x i3]* %vmStubsPH1Z2_phi_V, i64 0, i64 0

ST_4: vmStubsPH1Z2_index_V_addr [1/1] 0.00ns
:4  %vmStubsPH1Z2_index_V_addr = getelementptr [1 x i6]* %vmStubsPH1Z2_index_V, i64 0, i64 0

ST_4: stg_64 [1/1] 2.39ns
:6  store i3 %op2_V_read_assign, i3* %vmStubsPH1Z2_phi_V_addr, align 1

ST_4: stg_65 [1/1] 2.39ns
:9  store i6 0, i6* %vmStubsPH1Z2_index_V_addr, align 1

ST_4: stg_66 [1/1] 0.00ns
:10  br label %3

ST_4: vmStubsPH1Z1_z_V_addr [1/1] 0.00ns
:0  %vmStubsPH1Z1_z_V_addr = getelementptr [1 x i4]* %vmStubsPH1Z1_z_V, i64 0, i64 0

ST_4: vmStubsPH1Z1_phi_V_addr [1/1] 0.00ns
:1  %vmStubsPH1Z1_phi_V_addr = getelementptr [1 x i3]* %vmStubsPH1Z1_phi_V, i64 0, i64 0

ST_4: vmStubsPH1Z1_index_V_addr [1/1] 0.00ns
:4  %vmStubsPH1Z1_index_V_addr = getelementptr [1 x i6]* %vmStubsPH1Z1_index_V, i64 0, i64 0

ST_4: stg_70 [1/1] 2.39ns
:5  store i4 0, i4* %vmStubsPH1Z1_z_V_addr, align 1

ST_4: stg_71 [1/1] 2.39ns
:6  store i3 %op2_V_read_assign, i3* %vmStubsPH1Z1_phi_V_addr, align 1

ST_4: stg_72 [1/1] 2.39ns
:9  store i6 0, i6* %vmStubsPH1Z1_index_V_addr, align 1

ST_4: stg_73 [1/1] 0.00ns
:10  br label %3

ST_4: stg_74 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stubsInLayer_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stubsInLayer_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stubsInLayer_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stubsInLayer_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ allStubs_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ allStubs_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ allStubs_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ allStubs_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z1_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_phi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_pt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vmStubsPH1Z2_index_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stubsInLayer_z_V_addr     (getelementptr ) [ 00100]
stubsInLayer_phi_V_addr   (getelementptr ) [ 00100]
stubsInLayer_r_V_addr     (getelementptr ) [ 00100]
stubsInLayer_pt_V_addr    (getelementptr ) [ 00100]
stubsInLayer_z_V_load     (load          ) [ 00010]
stubsInLayer_phi_V_load   (load          ) [ 00010]
stubsInLayer_r_V_load     (load          ) [ 00010]
stubsInLayer_pt_V_load    (load          ) [ 00010]
op2_V_read_assign_s       (partselect    ) [ 00010]
tmp_1                     (bitselect     ) [ 00010]
tmp                       (partselect    ) [ 00010]
op2_V_read_assign_1       (partselect    ) [ 00010]
stg_21                    (specbitsmap   ) [ 00000]
stg_22                    (specbitsmap   ) [ 00000]
stg_23                    (specbitsmap   ) [ 00000]
stg_24                    (specbitsmap   ) [ 00000]
stg_25                    (specbitsmap   ) [ 00000]
stg_26                    (specbitsmap   ) [ 00000]
stg_27                    (specbitsmap   ) [ 00000]
stg_28                    (specbitsmap   ) [ 00000]
stg_29                    (specbitsmap   ) [ 00000]
stg_30                    (specbitsmap   ) [ 00000]
stg_31                    (specbitsmap   ) [ 00000]
stg_32                    (specbitsmap   ) [ 00000]
stg_33                    (specbitsmap   ) [ 00000]
stg_34                    (specbitsmap   ) [ 00000]
stg_35                    (specbitsmap   ) [ 00000]
stg_36                    (specbitsmap   ) [ 00000]
stg_37                    (specbitsmap   ) [ 00000]
stg_38                    (specbitsmap   ) [ 00000]
stg_39                    (spectopmodule ) [ 00000]
allStubs_z_V_addr         (getelementptr ) [ 00000]
allStubs_phi_V_addr       (getelementptr ) [ 00000]
allStubs_r_V_addr         (getelementptr ) [ 00000]
allStubs_pt_V_addr        (getelementptr ) [ 00000]
stg_44                    (store         ) [ 00000]
stg_45                    (store         ) [ 00000]
stg_46                    (store         ) [ 00000]
stg_47                    (store         ) [ 00000]
v_assign_6                (xor           ) [ 00000]
op2_V_read_assign         (bitconcatenate) [ 00001]
cond                      (icmp          ) [ 00011]
stg_51                    (br            ) [ 00000]
vmStubsPH1Z2_z_V_addr     (getelementptr ) [ 00000]
vmStubsPH1Z2_r_V_addr     (getelementptr ) [ 00000]
vmStubsPH1Z2_pt_V_addr    (getelementptr ) [ 00000]
stg_55                    (store         ) [ 00000]
stg_56                    (store         ) [ 00000]
stg_57                    (store         ) [ 00000]
vmStubsPH1Z1_r_V_addr     (getelementptr ) [ 00000]
vmStubsPH1Z1_pt_V_addr    (getelementptr ) [ 00000]
stg_60                    (store         ) [ 00000]
stg_61                    (store         ) [ 00000]
vmStubsPH1Z2_phi_V_addr   (getelementptr ) [ 00000]
vmStubsPH1Z2_index_V_addr (getelementptr ) [ 00000]
stg_64                    (store         ) [ 00000]
stg_65                    (store         ) [ 00000]
stg_66                    (br            ) [ 00000]
vmStubsPH1Z1_z_V_addr     (getelementptr ) [ 00000]
vmStubsPH1Z1_phi_V_addr   (getelementptr ) [ 00000]
vmStubsPH1Z1_index_V_addr (getelementptr ) [ 00000]
stg_70                    (store         ) [ 00000]
stg_71                    (store         ) [ 00000]
stg_72                    (store         ) [ 00000]
stg_73                    (br            ) [ 00000]
stg_74                    (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stubsInLayer_z_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stubsInLayer_z_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stubsInLayer_phi_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stubsInLayer_phi_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stubsInLayer_r_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stubsInLayer_r_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stubsInLayer_pt_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stubsInLayer_pt_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="allStubs_z_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allStubs_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="allStubs_phi_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allStubs_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="allStubs_r_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allStubs_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="allStubs_pt_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allStubs_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vmStubsPH1Z1_z_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vmStubsPH1Z1_phi_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vmStubsPH1Z1_r_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="vmStubsPH1Z1_pt_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="vmStubsPH1Z1_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z1_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="vmStubsPH1Z2_z_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_z_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="vmStubsPH1Z2_phi_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_phi_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="vmStubsPH1Z2_r_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_r_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vmStubsPH1Z2_pt_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_pt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vmStubsPH1Z2_index_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vmStubsPH1Z2_index_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VMRouter_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="stubsInLayer_z_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stubsInLayer_z_V_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="stubsInLayer_phi_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stubsInLayer_phi_V_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="stubsInLayer_r_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stubsInLayer_r_V_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stubsInLayer_pt_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stubsInLayer_pt_V_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="107" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stubsInLayer_z_V_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="112" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stubsInLayer_phi_V_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="117" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stubsInLayer_r_V_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="122" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stubsInLayer_pt_V_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="allStubs_z_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allStubs_z_V_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="allStubs_phi_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allStubs_phi_V_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="allStubs_r_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allStubs_r_V_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="allStubs_pt_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allStubs_pt_V_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="stg_44_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="1"/>
<pin id="159" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="stg_45_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="14" slack="1"/>
<pin id="164" dir="1" index="2" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="stg_46_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="1"/>
<pin id="169" dir="1" index="2" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_46/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="stg_47_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="1"/>
<pin id="174" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="vmStubsPH1Z2_z_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z2_z_V_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="vmStubsPH1Z2_r_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z2_r_V_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="vmStubsPH1Z2_pt_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z2_pt_V_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="stg_55_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="1"/>
<pin id="203" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="stg_56_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="2" slack="1"/>
<pin id="208" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="stg_57_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="1"/>
<pin id="213" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="vmStubsPH1Z1_r_V_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z1_r_V_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="vmStubsPH1Z1_pt_V_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z1_pt_V_addr/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="stg_60_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="1"/>
<pin id="234" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_60/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="stg_61_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="1"/>
<pin id="239" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_61/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="vmStubsPH1Z2_phi_V_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z2_phi_V_addr/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="vmStubsPH1Z2_index_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z2_index_V_addr/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="stg_64_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="1"/>
<pin id="260" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="stg_65_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="vmStubsPH1Z1_z_V_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z1_z_V_addr/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="vmStubsPH1Z1_phi_V_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z1_phi_V_addr/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="vmStubsPH1Z1_index_V_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vmStubsPH1Z1_index_V_addr/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="stg_70_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="stg_71_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="1"/>
<pin id="301" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_71/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="stg_72_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="6" slack="0"/>
<pin id="306" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_72/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="op2_V_read_assign_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="12" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="0" index="3" bw="5" slack="0"/>
<pin id="314" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_s/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="14" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="14" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="0" index="3" bw="5" slack="0"/>
<pin id="332" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="op2_V_read_assign_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="0" index="3" bw="4" slack="0"/>
<pin id="342" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="v_assign_6_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="v_assign_6/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="op2_V_read_assign_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="2" slack="1"/>
<pin id="356" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_V_read_assign/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="cond_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="stubsInLayer_z_V_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stubsInLayer_z_V_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="stubsInLayer_phi_V_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stubsInLayer_phi_V_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="stubsInLayer_r_V_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stubsInLayer_r_V_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="stubsInLayer_pt_V_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stubsInLayer_pt_V_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="stubsInLayer_z_V_load_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="1"/>
<pin id="386" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="stubsInLayer_z_V_load "/>
</bind>
</comp>

<comp id="389" class="1005" name="stubsInLayer_phi_V_load_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="1"/>
<pin id="391" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="stubsInLayer_phi_V_load "/>
</bind>
</comp>

<comp id="394" class="1005" name="stubsInLayer_r_V_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="1"/>
<pin id="396" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="stubsInLayer_r_V_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="stubsInLayer_pt_V_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="1"/>
<pin id="401" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="stubsInLayer_pt_V_load "/>
</bind>
</comp>

<comp id="406" class="1005" name="op2_V_read_assign_s_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_s "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="422" class="1005" name="op2_V_read_assign_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="1"/>
<pin id="424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="op2_V_read_assign_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="1"/>
<pin id="430" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign "/>
</bind>
</comp>

<comp id="434" class="1005" name="cond_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="72" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="80" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="88" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="96" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="124" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="132" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="140" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="148" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="176" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="184" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="192" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="215" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="223" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="241" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="267"><net_src comp="249" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="297"><net_src comp="268" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="276" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="70" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="308"><net_src comp="284" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="104" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="109" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="109" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="114" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="347" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="72" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="372"><net_src comp="80" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="377"><net_src comp="88" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="382"><net_src comp="96" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="387"><net_src comp="104" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="392"><net_src comp="109" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="397"><net_src comp="114" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="402"><net_src comp="119" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="409"><net_src comp="309" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="415"><net_src comp="319" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="420"><net_src comp="327" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="425"><net_src comp="337" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="431"><net_src comp="352" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="437"><net_src comp="359" pin="2"/><net_sink comp="434" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: allStubs_z_V | {3 }
	Port: allStubs_phi_V | {3 }
	Port: allStubs_r_V | {3 }
	Port: allStubs_pt_V | {3 }
	Port: vmStubsPH1Z1_z_V | {4 }
	Port: vmStubsPH1Z1_phi_V | {4 }
	Port: vmStubsPH1Z1_r_V | {3 }
	Port: vmStubsPH1Z1_pt_V | {3 }
	Port: vmStubsPH1Z1_index_V | {4 }
	Port: vmStubsPH1Z2_z_V | {3 }
	Port: vmStubsPH1Z2_phi_V | {4 }
	Port: vmStubsPH1Z2_r_V | {3 }
	Port: vmStubsPH1Z2_pt_V | {3 }
	Port: vmStubsPH1Z2_index_V | {4 }
 - Input state : 
	Port: VMRouter : stubsInLayer_z_V | {1 2 }
	Port: VMRouter : stubsInLayer_phi_V | {1 2 }
	Port: VMRouter : stubsInLayer_r_V | {1 2 }
	Port: VMRouter : stubsInLayer_pt_V | {1 2 }
  - Chain level:
	State 1
		stubsInLayer_z_V_load : 1
		stubsInLayer_phi_V_load : 1
		stubsInLayer_r_V_load : 1
		stubsInLayer_pt_V_load : 1
	State 2
		op2_V_read_assign_s : 1
		tmp_1 : 1
		tmp : 1
		op2_V_read_assign_1 : 1
	State 3
		stg_44 : 1
		stg_45 : 1
		stg_46 : 1
		stg_47 : 1
		stg_51 : 1
		stg_55 : 1
		stg_56 : 1
		stg_57 : 1
		stg_60 : 1
		stg_61 : 1
	State 4
		stg_64 : 1
		stg_65 : 1
		stg_70 : 1
		stg_71 : 1
		stg_72 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |         cond_fu_359        |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |      v_assign_6_fu_347     |    0    |    1    |
|----------|----------------------------|---------|---------|
|          | op2_V_read_assign_s_fu_309 |    0    |    0    |
|partselect|         tmp_fu_327         |    0    |    0    |
|          | op2_V_read_assign_1_fu_337 |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_1_fu_319        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|  op2_V_read_assign_fu_352  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    3    |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          cond_reg_434         |    1   |
|  op2_V_read_assign_1_reg_422  |    2   |
|   op2_V_read_assign_reg_428   |    3   |
|  op2_V_read_assign_s_reg_406  |    4   |
|stubsInLayer_phi_V_addr_reg_369|    1   |
|stubsInLayer_phi_V_load_reg_389|   14   |
| stubsInLayer_pt_V_addr_reg_379|    1   |
| stubsInLayer_pt_V_load_reg_399|    3   |
| stubsInLayer_r_V_addr_reg_374 |    1   |
| stubsInLayer_r_V_load_reg_394 |    7   |
| stubsInLayer_z_V_addr_reg_364 |    1   |
| stubsInLayer_z_V_load_reg_384 |   12   |
|         tmp_1_reg_412         |    1   |
|          tmp_reg_417          |    2   |
+-------------------------------+--------+
|             Total             |   53   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |   1  |    2   ||    1    |
| grp_access_fu_109 |  p0  |   2  |   1  |    2   ||    1    |
| grp_access_fu_114 |  p0  |   2  |   1  |    2   ||    1    |
| grp_access_fu_119 |  p0  |   2  |   1  |    2   ||    1    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||   4.34  ||    4    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    3   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |    4   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   53   |    7   |
+-----------+--------+--------+--------+
