
ubuntu-preinstalled/screendump:     file format elf32-littlearm


Disassembly of section .init:

000007bc <.init>:
 7bc:	push	{r3, lr}
 7c0:	bl	dd4 <abort@plt+0x4a8>
 7c4:	pop	{r3, pc}

Disassembly of section .plt:

000007c8 <strcmp@plt-0x14>:
 7c8:	push	{lr}		; (str lr, [sp, #-4]!)
 7cc:	ldr	lr, [pc, #4]	; 7d8 <strcmp@plt-0x4>
 7d0:	add	lr, pc, lr
 7d4:	ldr	pc, [lr, #8]!
 7d8:	andeq	r1, r1, r0, lsl #15

000007dc <strcmp@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1920]!	; 0x780

000007e8 <__cxa_finalize@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1912]!	; 0x778

000007f4 <strtol@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1904]!	; 0x770

00000800 <read@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1896]!	; 0x768

0000080c <free@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1888]!	; 0x760

00000818 <strndup@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1880]!	; 0x758

00000824 <dcgettext@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1872]!	; 0x750

00000830 <strdup@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1864]!	; 0x748

0000083c <__stack_chk_fail@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1856]!	; 0x740

00000848 <realloc@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1848]!	; 0x738

00000854 <textdomain@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1840]!	; 0x730

00000860 <perror@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1832]!	; 0x728

0000086c <ioctl@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1824]!	; 0x720

00000878 <malloc@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1816]!	; 0x718

00000884 <__libc_start_main@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1808]!	; 0x710

00000890 <strerror@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1800]!	; 0x708

0000089c <__vfprintf_chk@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1792]!	; 0x700

000008a8 <__gmon_start__@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1784]!	; 0x6f8

000008b4 <open@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1776]!	; 0x6f0

000008c0 <exit@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1768]!	; 0x6e8

000008cc <__errno_location@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1760]!	; 0x6e0

000008d8 <__sprintf_chk@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1752]!	; 0x6d8

000008e4 <__printf_chk@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1744]!	; 0x6d0

000008f0 <write@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1736]!	; 0x6c8

000008fc <__fprintf_chk@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #69632	; 0x11000
 904:	ldr	pc, [ip, #1728]!	; 0x6c0

00000908 <setlocale@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #69632	; 0x11000
 910:	ldr	pc, [ip, #1720]!	; 0x6b8

00000914 <strrchr@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #69632	; 0x11000
 91c:	ldr	pc, [ip, #1712]!	; 0x6b0

00000920 <bindtextdomain@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #69632	; 0x11000
 928:	ldr	pc, [ip, #1704]!	; 0x6a8

0000092c <abort@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #69632	; 0x11000
 934:	ldr	pc, [ip, #1696]!	; 0x6a0

Disassembly of section .text:

00000938 <.text>:
     938:	svcmi	0x00f0e92d
     93c:	mrcmi	0, 7, fp, cr13, cr11, {4}
     940:	blmi	fff52368 <progname@@Base+0xfff4035c>
     944:	ldrbtmi	r4, [lr], #-1665	; 0xfffff97f
     948:			; <UNDEFINED> instruction: 0x212f680d
     94c:			; <UNDEFINED> instruction: 0x462858f7
     950:	tstls	r9, #3866624	; 0x3b0000
     954:	svc	0x00def7ff
     958:	stfnep	f3, [r5], {-0}
     95c:	strdcs	r4, [r6], -r7
     960:			; <UNDEFINED> instruction: 0x4cf849f7
     964:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     968:	movwls	r4, #21628	; 0x547c
     96c:			; <UNDEFINED> instruction: 0xf7ff601d
     970:	ldmibmi	r5!, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
     974:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     978:	svc	0x00d2f7ff
     97c:			; <UNDEFINED> instruction: 0xf7ff4620
     980:			; <UNDEFINED> instruction: 0xf1b9ef6a
     984:			; <UNDEFINED> instruction: 0xf0000f02
     988:	vrhadd.u8	q4, q0, <illegal reg q1.5>
     98c:	strcs	r8, [r0, #-449]	; 0xfffffe3f
     990:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
     994:	andscs	r4, r4, #242688	; 0x3b400
     998:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
     99c:	strbmi	r9, [r8], -r0, lsl #10
     9a0:	vst3.32			; <UNDEFINED> instruction: 0xf485fab5
     9a4:	svc	0x0098f7ff
     9a8:	tstcs	r0, r8, asr #12
     9ac:			; <UNDEFINED> instruction: 0xf7ff0964
     9b0:	b	53c7c0 <progname@@Base+0x52a7b4>
     9b4:	pkhtbmi	r7, r2, r0, asr #7
     9b8:	adchi	pc, ip, r0, asr #32
     9bc:	svceq	0x0000f1ba
     9c0:	msrhi	(UNDEF: 102), r0
     9c4:	stmdbge	r9, {r2, r9, sp}
     9c8:			; <UNDEFINED> instruction: 0xf7ff4650
     9cc:	stmdacs	r4, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
     9d0:	adcshi	pc, pc, r0
     9d4:	blmi	ff7aba18 <progname@@Base+0xff799a0c>
     9d8:	tstcs	r1, r4, lsl r2
     9dc:	strls	r4, [r0, #-1147]	; 0xfffffb85
     9e0:			; <UNDEFINED> instruction: 0xf7ff4620
     9e4:	qsub16mi	lr, r0, sl
     9e8:			; <UNDEFINED> instruction: 0xf7ff2100
     9ec:	cdpne	15, 0, cr14, cr6, cr4, {3}
     9f0:	smlabthi	r1, r0, r2, pc	; <UNPREDICTABLE>
     9f4:	vpmax.s8	d26, d5, d7
     9f8:			; <UNDEFINED> instruction: 0x46304113
     9fc:	svc	0x0036f7ff
     a00:			; <UNDEFINED> instruction: 0xf0402800
     a04:			; <UNDEFINED> instruction: 0xf8bd8116
     a08:			; <UNDEFINED> instruction: 0xf04f301c
     a0c:			; <UNDEFINED> instruction: 0xf8bd0800
     a10:	blx	a92 <abort@plt+0x166>
     a14:	andcc	pc, r2, r3
     a18:	blx	183ca20 <progname@@Base+0x182aa14>
     a1c:	tstmi	ip, r5, asr #4	; <UNPREDICTABLE>
     a20:	subvc	r4, r5, r4, lsl #12
     a24:			; <UNDEFINED> instruction: 0xf8804602
     a28:	ldrtmi	r8, [r0], -r0
     a2c:	svc	0x001ef7ff
     a30:	mcrcs	1, 0, fp, cr0, cr8, {2}
     a34:	sbcshi	pc, r2, r0
     a38:	strtmi	r4, [r2], -r0, asr #12
     a3c:	tstmi	ip, r5, asr #4	; <UNPREDICTABLE>
     a40:	svc	0x0014f7ff
     a44:			; <UNDEFINED> instruction: 0xf0402800
     a48:	stmdavc	r6!, {r0, r3, r6, r7, pc}
     a4c:			; <UNDEFINED> instruction: 0x301cf8bd
     a50:	adcsmi	r7, r3, #6619136	; 0x650000
     a54:			; <UNDEFINED> instruction: 0xf8bdd103
     a58:	adcmi	r3, fp, #30
     a5c:	ldmibmi	sp!, {r0, r4, ip, lr, pc}
     a60:	andcs	r2, r0, r5, lsl #4
     a64:			; <UNDEFINED> instruction: 0xf7ff4479
     a68:			; <UNDEFINED> instruction: 0xf8bdeede
     a6c:			; <UNDEFINED> instruction: 0x9602301c
     a70:	stmib	sp, {r8, sp}^
     a74:			; <UNDEFINED> instruction: 0xf8bd3500
     a78:			; <UNDEFINED> instruction: 0x4602301e
     a7c:			; <UNDEFINED> instruction: 0xf0002001
     a80:	blx	17f4fe <progname@@Base+0x16d4f2>
     a84:			; <UNDEFINED> instruction: 0xf0006006
     a88:	vstmiane	r3!, {s30-s70}
     a8c:	cmnlt	r6, #128, 12	; 0x8000000
     a90:	stceq	0, cr15, [r0], {79}	; 0x4f
     a94:	cdpeq	0, 0, cr15, cr10, cr15, {2}
     a98:	ldmdbne	ip, {r0, r6, r9, sl, fp, ip}^
     a9c:			; <UNDEFINED> instruction: 0xf813b315
     aa0:	addsmi	r2, ip, #1024	; 0x400
     aa4:	svccs	0x0001f801
     aa8:	bcs	835294 <progname@@Base+0x823288>
     aac:	tsteq	r5, r0, lsl #22
     ab0:	sbchi	pc, r8, r0, asr #32
     ab4:	bl	fe8483e8 <progname@@Base+0xfe8363dc>
     ab8:	and	r0, r3, r5, lsl #18
     abc:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
     ac0:	tstle	r4, r0, lsr #20
     ac4:			; <UNDEFINED> instruction: 0xf1034599
     ac8:	ldrmi	r0, [r9], -r1
     acc:			; <UNDEFINED> instruction: 0xf10cd1f6
     ad0:			; <UNDEFINED> instruction: 0xf8810c01
     ad4:	strbmi	lr, [r6, #-0]!
     ad8:	strtmi	sp, [r3], -r9
     adc:	ldmdbne	ip, {r0, r6, r9, sl, fp, ip}^
     ae0:	bicsle	r2, ip, r0, lsl #26
     ae4:	ldrmi	r4, [ip], -r1, lsl #12
     ae8:	ldrb	r3, [r0, r1]!
     aec:	bl	fe8123f4 <progname@@Base+0xfe8003e8>
     af0:	strbmi	r0, [r1], -r8, lsl #8
     af4:	strtmi	r2, [r2], -r1
     af8:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
     afc:	svclt	0x00084284
     b00:	tstle	r9, r0
     b04:	ldmdavs	fp!, {r0, r3, r4, r9, fp, ip, pc}
     b08:			; <UNDEFINED> instruction: 0xf040429a
     b0c:	ldrshlt	r8, [fp], -pc	; <UNPREDICTABLE>
     b10:	svchi	0x00f0e8bd
     b14:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
     b18:	blcs	9ab2c <progname@@Base+0x88b20>
     b1c:	svcge	0x005af47f
     b20:	strbmi	r4, [fp], -sp, lsl #21
     b24:	bgt	1d1d14 <progname@@Base+0x1bfd08>
     b28:	tstcs	r0, r3, lsl #6
     b2c:	andshi	r4, sl, r8, asr #12
     b30:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     b34:	strb	r4, [r1, -r2, lsl #13]
     b38:	andcs	r4, r5, #136, 18	; 0x220000
     b3c:	ldrbtmi	r2, [r9], #-0
     b40:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     b44:	strmi	r2, [r2], -r0, lsl #2
     b48:			; <UNDEFINED> instruction: 0xf0002001
     b4c:	andcs	pc, r0, r7, lsr sl	; <UNPREDICTABLE>
     b50:			; <UNDEFINED> instruction: 0xf89de7d8
     b54:			; <UNDEFINED> instruction: 0xf89d6024
     b58:	blx	590bf6 <progname@@Base+0x57ebea>
     b5c:			; <UNDEFINED> instruction: 0xf1b8f804
     b60:			; <UNDEFINED> instruction: 0xf43f0f00
     b64:	b	13ec848 <progname@@Base+0x13da83c>
     b68:	ldrbmi	r0, [r8], -r8, asr #22
     b6c:			; <UNDEFINED> instruction: 0xf9b6f000
     b70:	bl	21238c <progname@@Base+0x200380>
     b74:			; <UNDEFINED> instruction: 0xf0000006
     b78:			; <UNDEFINED> instruction: 0x465af9b1
     b7c:	strmi	r4, [r0], r9, lsr #12
     b80:			; <UNDEFINED> instruction: 0xf7ff4650
     b84:	strmi	lr, [r3, #3646]	; 0xe3e
     b88:	mcrcs	1, 0, sp, cr0, cr1, {3}
     b8c:	b	13f4e4c <progname@@Base+0x13e2e40>
     b90:	strbmi	r0, [r0], -r4, asr #18
     b94:	stceq	0, cr15, [r0], {79}	; 0x4f
     b98:	cdpeq	0, 0, cr15, cr10, cr15, {2}
     b9c:			; <UNDEFINED> instruction: 0x4603b1bc
     ba0:	strtmi	r1, [r0], #-3242	; 0xfffff356
     ba4:	stcne	8, cr15, [r2], {18}
     ba8:			; <UNDEFINED> instruction: 0xf8033202
     bac:	addmi	r1, r3, #1024	; 0x400
     bb0:	stmdbcs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
     bb4:	ldrmi	r4, [r8], -sp, asr #8
     bb8:	lognee	f5, #1.0
     bbc:	and	r1, r3, fp, lsl fp
     bc0:	stcne	8, cr15, [r1, #-72]	; 0xffffffb8
     bc4:	tstle	r2, r0, lsr #18
     bc8:			; <UNDEFINED> instruction: 0x46104293
     bcc:			; <UNDEFINED> instruction: 0xf10cd1f8
     bd0:			; <UNDEFINED> instruction: 0xf8000c01
     bd4:	strbmi	lr, [r6, #-2817]!	; 0xfffff4ff
     bd8:	str	sp, [r8, r0, ror #3]
     bdc:	andcs	r4, r5, #96, 18	; 0x180000
     be0:	ldrbtmi	r2, [r9], #-0
     be4:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     be8:	strmi	r4, [r1], -sl, asr #12
     bec:			; <UNDEFINED> instruction: 0xf0002000
     bf0:	mulcs	r1, sp, r9
     bf4:			; <UNDEFINED> instruction: 0xf7ffe786
     bf8:			; <UNDEFINED> instruction: 0xf8d0ee6a
     bfc:	strmi	sl, [r0], r0
     c00:	svceq	0x0002f1ba
     c04:	strtmi	sp, [r0], -r0, lsr #32
     c08:			; <UNDEFINED> instruction: 0xf7ff2600
     c0c:	ldrbt	lr, [r1], sl, lsr #28
     c10:	ldrdmi	pc, [r4], -r8
     c14:			; <UNDEFINED> instruction: 0x46204953
     c18:			; <UNDEFINED> instruction: 0xf7ff4479
     c1c:	strmi	lr, [r6], -r0, ror #27
     c20:	rsble	r2, r3, r0, lsl #16
     c24:	andcs	r4, sl, #32, 12	; 0x2000000
     c28:			; <UNDEFINED> instruction: 0xf7ff2100
     c2c:	strmi	lr, [r5], -r4, ror #27
     c30:			; <UNDEFINED> instruction: 0xf7ffe6ae
     c34:	bmi	133c56c <progname@@Base+0x132a560>
     c38:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
     c3c:			; <UNDEFINED> instruction: 0xf0002001
     c40:			; <UNDEFINED> instruction: 0xe6e0f9bd
     c44:	strb	r1, [r2, -r8, asr #24]
     c48:	blmi	122c4a0 <progname@@Base+0x121a494>
     c4c:	tstcs	r1, r4, lsl r2
     c50:			; <UNDEFINED> instruction: 0x4630447b
     c54:			; <UNDEFINED> instruction: 0xf7ff9500
     c58:	ldrtmi	lr, [r0], -r0, asr #28
     c5c:			; <UNDEFINED> instruction: 0xf7ff2100
     c60:	cdpne	14, 0, cr14, cr6, cr10, {1}
     c64:	mcrge	6, 6, pc, cr6, cr15, {5}	; <UNPREDICTABLE>
     c68:	andge	pc, r0, r8, asr #17
     c6c:			; <UNDEFINED> instruction: 0xf7ffe7cb
     c70:	ldmdbmi	pc!, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
     c74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     c78:	ldrdge	pc, [r0], -r0
     c7c:			; <UNDEFINED> instruction: 0xf7ff2000
     c80:			; <UNDEFINED> instruction: 0x464bedd2
     c84:			; <UNDEFINED> instruction: 0x46024651
     c88:			; <UNDEFINED> instruction: 0xf0002001
     c8c:			; <UNDEFINED> instruction: 0xe77cf997
     c90:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
     c94:	strmi	r6, [r6], -r3, lsl #16
     c98:			; <UNDEFINED> instruction: 0xf47f2b02
     c9c:	blmi	d6c710 <progname@@Base+0xd5a704>
     ca0:	tstcs	r1, r4, lsl r2
     ca4:	ldrbtmi	r9, [fp], #-1280	; 0xfffffb00
     ca8:			; <UNDEFINED> instruction: 0xf7ff4648
     cac:	tstcs	r0, r6, lsl lr
     cb0:			; <UNDEFINED> instruction: 0xf7ff4648
     cb4:			; <UNDEFINED> instruction: 0xf1b0ee00
     cb8:	ble	4834c0 <progname@@Base+0x4714b4>
     cbc:	ldmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
     cc0:			; <UNDEFINED> instruction: 0xf47f2b02
     cc4:	bmi	b2c6e8 <progname@@Base+0xb1a6dc>
     cc8:	ldrbtmi	r4, [sl], #-1611	; 0xfffff9b5
     ccc:	movwgt	ip, #14855	; 0x3a07
     cd0:			; <UNDEFINED> instruction: 0xf8232100
     cd4:	strbmi	r2, [r8], -r2, lsl #22
     cd8:	andsvc	r0, sl, r2, lsl ip
     cdc:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
     ce0:			; <UNDEFINED> instruction: 0xf1ba4682
     ce4:			; <UNDEFINED> instruction: 0xf6ff0f00
     ce8:			; <UNDEFINED> instruction: 0xe66bae75
     cec:	andcs	r4, r5, #573440	; 0x8c000
     cf0:			; <UNDEFINED> instruction: 0xf7ff4479
     cf4:	blls	17c35c <progname@@Base+0x16a350>
     cf8:	blmi	85ad68 <progname@@Base+0x848d5c>
     cfc:			; <UNDEFINED> instruction: 0x4601447b
     d00:			; <UNDEFINED> instruction: 0xf7ff2001
     d04:			; <UNDEFINED> instruction: 0x4630edf0
     d08:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
     d0c:	ldc	7, cr15, [r6, #1020]	; 0x3fc
     d10:	andcs	r4, r5, #28, 22	; 0x7000
     d14:	andcs	r4, r0, ip, lsl r9
     d18:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     d1c:			; <UNDEFINED> instruction: 0xf7ff681c
     d20:	smlabbcs	r1, r2, sp, lr
     d24:	strtmi	r4, [r0], -r2, lsl #12
     d28:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
     d2c:			; <UNDEFINED> instruction: 0xf7ff2001
     d30:	svclt	0x0000edc8
     d34:	andeq	r1, r1, lr, lsl #12
     d38:	muleq	r0, r0, r0
     d3c:	andeq	r0, r0, ip, lsl #1
     d40:	andeq	r0, r0, lr, asr r8
     d44:	andeq	r0, r0, r8, lsr r7
     d48:	andeq	r0, r0, r6, lsl r7
     d4c:	andeq	r0, r0, lr, lsr r7
     d50:	andeq	r0, r0, r4, asr #14
     d54:	strdeq	r0, [r0], -ip
     d58:	andeq	r0, r0, r0, asr #11
     d5c:	andeq	r0, r0, r2, asr r6
     d60:	andeq	r0, r0, sl, ror #10
     d64:	andeq	r0, r0, ip, lsl #9
     d68:	andeq	r0, r0, r0, lsl #10
     d6c:	ldrdeq	r0, [r0], -ip
     d70:	muleq	r0, r6, r4
     d74:	andeq	r0, r0, sl, asr #8
     d78:	andeq	r0, r0, r6, lsr r4
     d7c:			; <UNDEFINED> instruction: 0x000003b8
     d80:			; <UNDEFINED> instruction: 0x000003b8
     d84:	muleq	r0, r4, r0
     d88:	andeq	r0, r0, r6, lsr #7
     d8c:	bleq	3ced0 <progname@@Base+0x2aec4>
     d90:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     d94:	strbtmi	fp, [sl], -r2, lsl #24
     d98:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     d9c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     da0:	ldrmi	sl, [sl], #776	; 0x308
     da4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     da8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     dac:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     db0:			; <UNDEFINED> instruction: 0xf85a4b06
     db4:	stmdami	r6, {r0, r1, ip, sp}
     db8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     dbc:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
     dc0:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
     dc4:	muleq	r1, r4, r1
     dc8:	andeq	r0, r0, r0, lsl #1
     dcc:	muleq	r0, ip, r0
     dd0:	andeq	r0, r0, r0, lsr #1
     dd4:	ldr	r3, [pc, #20]	; df0 <abort@plt+0x4c4>
     dd8:	ldr	r2, [pc, #20]	; df4 <abort@plt+0x4c8>
     ddc:	add	r3, pc, r3
     de0:	ldr	r2, [r3, r2]
     de4:	cmp	r2, #0
     de8:	bxeq	lr
     dec:	b	8a8 <__gmon_start__@plt>
     df0:	andeq	r1, r1, r4, ror r1
     df4:	muleq	r0, r8, r0
     df8:	blmi	1d2e18 <progname@@Base+0x1c0e0c>
     dfc:	bmi	1d1fe4 <progname@@Base+0x1bffd8>
     e00:	addmi	r4, r3, #2063597568	; 0x7b000000
     e04:	andle	r4, r3, sl, ror r4
     e08:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     e0c:	ldrmi	fp, [r8, -r3, lsl #2]
     e10:	svclt	0x00004770
     e14:	andeq	r1, r1, r8, lsl #4
     e18:	andeq	r1, r1, r4, lsl #4
     e1c:	andeq	r1, r1, r0, asr r1
     e20:	andeq	r0, r0, r8, lsl #1
     e24:	blmi	252e4c <progname@@Base+0x240e40>
     e28:	bmi	252010 <progname@@Base+0x240004>
     e2c:	bne	652020 <progname@@Base+0x640014>
     e30:	addne	r4, r9, sl, ror r4
     e34:	bicsvc	lr, r1, r1, lsl #22
     e38:	andle	r1, r3, r9, asr #32
     e3c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     e40:	ldrmi	fp, [r8, -r3, lsl #2]
     e44:	svclt	0x00004770
     e48:	ldrdeq	r1, [r1], -ip
     e4c:	ldrdeq	r1, [r1], -r8
     e50:	andeq	r1, r1, r4, lsr #2
     e54:	andeq	r0, r0, r4, lsr #1
     e58:	blmi	2ae280 <progname@@Base+0x29c274>
     e5c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     e60:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     e64:	blmi	26f418 <progname@@Base+0x25d40c>
     e68:	ldrdlt	r5, [r3, -r3]!
     e6c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     e70:			; <UNDEFINED> instruction: 0xf7ff6818
     e74:			; <UNDEFINED> instruction: 0xf7ffecba
     e78:	blmi	1c0d7c <progname@@Base+0x1aed70>
     e7c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     e80:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     e84:	andeq	r1, r1, r6, lsr #3
     e88:	strdeq	r1, [r1], -r4
     e8c:	andeq	r0, r0, r4, lsl #1
     e90:	muleq	r1, r2, r1
     e94:	andeq	r1, r1, r6, lsl #3
     e98:	svclt	0x0000e7c4
     e9c:	andcs	r4, r5, #2816	; 0xb00
     ea0:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
     ea4:	andcs	r4, r0, sl, lsl #22
     ea8:	stmiapl	r3!, {r1, r3, r8, fp, lr}^
     eac:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
     eb0:	ldc	7, cr15, [r8], #1020	; 0x3fc
     eb4:	tstcs	r1, r8, lsl #22
     eb8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
     ebc:	strtmi	r4, [r8], -r2, lsl #12
     ec0:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
     ec4:			; <UNDEFINED> instruction: 0xf7ff2047
     ec8:	svclt	0x0000ecfc
     ecc:	strheq	r1, [r1], -r2
     ed0:	muleq	r0, r4, r0
     ed4:	andeq	r0, r0, r0, lsl #6
     ed8:	andeq	r0, r0, ip, lsl #1
     edc:			; <UNDEFINED> instruction: 0xf7ffb508
     ee0:	smlabtlt	r0, ip, ip, lr
     ee4:			; <UNDEFINED> instruction: 0xf7ffbd08
     ee8:	svclt	0x0000ffd9
     eec:			; <UNDEFINED> instruction: 0xf7ffb508
     ef0:	smlatblt	r0, ip, ip, lr
     ef4:			; <UNDEFINED> instruction: 0xf7ffbd08
     ef8:	svclt	0x0000ffd1
     efc:			; <UNDEFINED> instruction: 0xf7ffb508
     f00:			; <UNDEFINED> instruction: 0xb100ec98
     f04:			; <UNDEFINED> instruction: 0xf7ffbd08
     f08:	svclt	0x0000ffc9
     f0c:			; <UNDEFINED> instruction: 0xf7ffb508
     f10:	smlabblt	r0, r4, ip, lr
     f14:			; <UNDEFINED> instruction: 0xf7ffbd08
     f18:	svclt	0x0000ffc1
     f1c:	strlt	fp, [r8, #-288]	; 0xfffffee0
     f20:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
     f24:	stclt	0, cr2, [r8, #-0]
     f28:	ldrbmi	r2, [r0, -r0]!
     f2c:	tstcs	r1, lr, lsl #8
     f30:	ldrblt	r4, [r0, #2844]!	; 0xb1c
     f34:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
     f38:	bge	26d150 <progname@@Base+0x25b144>
     f3c:			; <UNDEFINED> instruction: 0x46064c1b
     f40:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
     f44:	blvc	13f094 <progname@@Base+0x12d088>
     f48:	ldrdgt	pc, [r0], -r5
     f4c:	bmi	66575c <progname@@Base+0x653750>
     f50:	andgt	pc, ip, sp, asr #17
     f54:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
     f58:	ldmdapl	ip, {r0, sl, ip, pc}
     f5c:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
     f60:			; <UNDEFINED> instruction: 0xf7ff681b
     f64:	ldrtmi	lr, [sl], -ip, asr #25
     f68:	tstcs	r1, r0, lsr #16
     f6c:			; <UNDEFINED> instruction: 0xf7ff9b02
     f70:	mcrcs	12, 0, lr, cr0, cr6, {4}
     f74:	ldrtmi	sp, [r0], -sl, lsl #26
     f78:			; <UNDEFINED> instruction: 0xf7ff6824
     f7c:	bmi	3bc1ac <progname@@Base+0x3aa1a0>
     f80:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
     f84:	strtmi	r4, [r0], -r3, lsl #12
     f88:	ldc	7, cr15, [r8], #1020	; 0x3fc
     f8c:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
     f90:			; <UNDEFINED> instruction: 0xd104429a
     f94:	pop	{r2, ip, sp, pc}
     f98:	strdlt	r4, [r3], -r0
     f9c:			; <UNDEFINED> instruction: 0xf7ff4770
     fa0:	svclt	0x0000ec4e
     fa4:	andeq	r1, r1, r0, lsr #32
     fa8:	muleq	r0, r0, r0
     fac:	andeq	r0, r0, ip, lsl #1
     fb0:	muleq	r0, r4, r0
     fb4:	andeq	r0, r0, sl, ror #4
     fb8:	andeq	r0, r0, r6, asr #4
     fbc:	strmi	fp, [r6], -ip, lsl #8
     fc0:			; <UNDEFINED> instruction: 0x460d4b19
     fc4:	addlt	fp, r4, r0, lsl #11
     fc8:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
     fcc:	ldfeqd	f7, [r8], {13}
     fd0:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
     fd4:	ldmpl	sl, {r0, r8, sp}
     fd8:	blvc	13f150 <progname@@Base+0x12d144>
     fdc:	andgt	pc, r8, sp, asr #17
     fe0:	ldrdgt	pc, [r0], -r2
     fe4:			; <UNDEFINED> instruction: 0xf8cd4a14
     fe8:	ldrbtmi	ip, [sl], #-12
     fec:	strls	r5, [r1], #-2332	; 0xfffff6e4
     ff0:	blls	57068 <progname@@Base+0x4505c>
     ff4:	ldmdavs	fp, {r5, fp, sp, lr}
     ff8:	stc	7, cr15, [r0], {255}	; 0xff
     ffc:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    1000:	blls	8940c <progname@@Base+0x77400>
    1004:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1008:	stcle	13, cr2, [sl, #-0]
    100c:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    1010:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    1014:	tstcs	r1, r9, lsl #20
    1018:			; <UNDEFINED> instruction: 0x4603447a
    101c:			; <UNDEFINED> instruction: 0xf7ff4620
    1020:	ldrtmi	lr, [r0], -lr, ror #24
    1024:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1028:	andeq	r0, r1, sl, lsl #31
    102c:	muleq	r0, r0, r0
    1030:	andeq	r0, r0, ip, lsl #1
    1034:	muleq	r0, r4, r0
    1038:	ldrdeq	r0, [r0], -r6
    103c:			; <UNDEFINED> instruction: 0x000001b0
    1040:	mvnsmi	lr, #737280	; 0xb4000
    1044:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1048:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    104c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1050:	bl	fed3f054 <progname@@Base+0xfed2d048>
    1054:	blne	1d92250 <progname@@Base+0x1d80244>
    1058:	strhle	r1, [sl], -r6
    105c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1060:			; <UNDEFINED> instruction: 0xf8553401
    1064:	strbmi	r3, [sl], -r4, lsl #30
    1068:	ldrtmi	r4, [r8], -r1, asr #12
    106c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1070:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1074:	svclt	0x000083f8
    1078:	andeq	r0, r1, r2, lsl #28
    107c:	strdeq	r0, [r1], -r8
    1080:	svclt	0x00004770

Disassembly of section .fini:

00001084 <.fini>:
    1084:	push	{r3, lr}
    1088:	pop	{r3, pc}
