// Seed: 4049743199
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    output wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input tri id_13,
    input tri id_14,
    input uwire id_15,
    output wand id_16,
    input tri id_17
    , id_27,
    input tri1 id_18,
    output supply1 id_19,
    input tri1 id_20,
    output wire id_21,
    input wire id_22,
    output supply1 id_23,
    input tri id_24,
    output tri id_25
);
  supply0  id_28  =  {  id_6  ,  id_17  }  *  id_7  ,  id_29  =  id_14  ==  1  ,  id_30  =  -1  ,  id_31  =  {  id_24  ==  id_7  -  id_12  ,  id_18  }  ==  1  ;
  assign id_29 = (-1) == 1'b0;
  assign id_21 = id_31 < 1 + -1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    inout supply0 id_4,
    input supply0 id_5,
    output wand id_6,
    output uwire id_7,
    output supply0 id_8,
    input tri0 id_9
    , id_17,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input wand id_13,
    input wand id_14,
    output tri0 id_15
);
  logic id_18;
  ;
  final $signed(57);
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_3,
      id_4,
      id_10,
      id_6,
      id_7,
      id_5,
      id_15,
      id_14,
      id_12,
      id_10,
      id_11,
      id_3,
      id_10,
      id_11,
      id_4,
      id_9,
      id_8,
      id_11,
      id_4,
      id_11,
      id_7
  );
  assign modCall_1.id_29 = 0;
  wire id_19;
endmodule
