--
-- Generated by VASY
--
ENTITY and2_x1 IS
PORT(
  q	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT
);
END and2_x1;

ARCHITECTURE VBE OF and2_x1 IS

  SIGNAL nq	: BIT;

BEGIN

  q <= NOT(nq);
  nq <= (NOT(i1) OR NOT(i0));
END VBE;
