--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml alu4.twx alu4.ncd -o alu4.twr alu4.pcf -ucf Q1.ucf

Design file:              alu4.ncd
Physical constraint file: alu4.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 797 paths analyzed, 151 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.045ns.
--------------------------------------------------------------------------------

Paths for end point print_1/code_5 (SLICE_X54Y38.G2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               res_1 (FF)
  Destination:          print_1/code_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.045ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: res_1 to print_1/code_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.XQ      Tcko                  0.591   res_1
                                                       res_1
    SLICE_X53Y38.G1      net (fanout=8)        1.789   res_1
    SLICE_X53Y38.Y       Tilo                  0.704   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X55Y38.F3      net (fanout=5)        0.522   print_1/code_mux0001<1>_mand
    SLICE_X55Y38.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.COUT    Tbyp                  0.118   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X55Y40.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X55Y40.Y       Tciny                 0.869   print_1/code_addsub0000<4>
                                                       print_1/Maddsub_code_addsub0000_cy<4>
                                                       print_1/Maddsub_code_addsub0000_xor<5>
    SLICE_X54Y38.G2      net (fanout=1)        0.398   print_1/code_addsub0000<5>
    SLICE_X54Y38.CLK     Tgck                  0.892   print_1/code<5>
                                                       print_1/code_mux0000<0>1
                                                       print_1/code_5
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (4.336ns logic, 2.709ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               res_1 (FF)
  Destination:          print_1/code_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.027ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: res_1 to print_1/code_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.XQ      Tcko                  0.591   res_1
                                                       res_1
    SLICE_X53Y38.G1      net (fanout=8)        1.789   res_1
    SLICE_X53Y38.Y       Tilo                  0.704   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X55Y38.BX      net (fanout=5)        0.897   print_1/code_mux0001<1>_mand
    SLICE_X55Y38.COUT    Tbxcy                 0.769   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.COUT    Tbyp                  0.118   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X55Y40.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X55Y40.Y       Tciny                 0.869   print_1/code_addsub0000<4>
                                                       print_1/Maddsub_code_addsub0000_cy<4>
                                                       print_1/Maddsub_code_addsub0000_xor<5>
    SLICE_X54Y38.G2      net (fanout=1)        0.398   print_1/code_addsub0000<5>
    SLICE_X54Y38.CLK     Tgck                  0.892   print_1/code<5>
                                                       print_1/code_mux0000<0>1
                                                       print_1/code_5
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (3.943ns logic, 3.084ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               res_1 (FF)
  Destination:          print_1/code_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.909ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: res_1 to print_1/code_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.XQ      Tcko                  0.591   res_1
                                                       res_1
    SLICE_X53Y38.F1      net (fanout=8)        1.748   res_1
    SLICE_X53Y38.X       Tilo                  0.704   print_1/code_mux0001<5>
                                                       print_1/code_mux0001<5>1
    SLICE_X55Y38.F2      net (fanout=1)        0.427   print_1/code_mux0001<5>
    SLICE_X55Y38.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.COUT    Tbyp                  0.118   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X55Y40.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X55Y40.Y       Tciny                 0.869   print_1/code_addsub0000<4>
                                                       print_1/Maddsub_code_addsub0000_cy<4>
                                                       print_1/Maddsub_code_addsub0000_xor<5>
    SLICE_X54Y38.G2      net (fanout=1)        0.398   print_1/code_addsub0000<5>
    SLICE_X54Y38.CLK     Tgck                  0.892   print_1/code<5>
                                                       print_1/code_mux0000<0>1
                                                       print_1/code_5
    -------------------------------------------------  ---------------------------
    Total                                      6.909ns (4.336ns logic, 2.573ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point print_1/code_0 (SLICE_X54Y32.F2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               res_1 (FF)
  Destination:          print_1/code_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.022ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: res_1 to print_1/code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.XQ      Tcko                  0.591   res_1
                                                       res_1
    SLICE_X53Y38.G1      net (fanout=8)        1.789   res_1
    SLICE_X53Y38.Y       Tilo                  0.704   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X55Y38.BX      net (fanout=5)        0.897   print_1/code_mux0001<1>_mand
    SLICE_X55Y38.X       Tbxx                  1.185   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_xor<0>
    SLICE_X54Y32.F2      net (fanout=1)        0.571   print_1/code_addsub0000<0>
    SLICE_X54Y32.CLK     Tfck                  1.285   print_1/code<0>
                                                       print_1/code_mux0000<5>67_G
                                                       print_1/code_mux0000<5>67
                                                       print_1/code_0
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (3.765ns logic, 3.257ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               res_3 (FF)
  Destination:          print_1/code_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.622ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.093 - 0.099)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: res_3 to print_1/code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y55.XQ      Tcko                  0.592   res_3
                                                       res_3
    SLICE_X53Y38.G3      net (fanout=9)        1.388   res_3
    SLICE_X53Y38.Y       Tilo                  0.704   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X55Y38.BX      net (fanout=5)        0.897   print_1/code_mux0001<1>_mand
    SLICE_X55Y38.X       Tbxx                  1.185   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_xor<0>
    SLICE_X54Y32.F2      net (fanout=1)        0.571   print_1/code_addsub0000<0>
    SLICE_X54Y32.CLK     Tfck                  1.285   print_1/code<0>
                                                       print_1/code_mux0000<5>67_G
                                                       print_1/code_mux0000<5>67
                                                       print_1/code_0
    -------------------------------------------------  ---------------------------
    Total                                      6.622ns (3.766ns logic, 2.856ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               res_1 (FF)
  Destination:          print_1/code_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.522ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: res_1 to print_1/code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.XQ      Tcko                  0.591   res_1
                                                       res_1
    SLICE_X53Y38.G1      net (fanout=8)        1.789   res_1
    SLICE_X53Y38.Y       Tilo                  0.704   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X55Y38.F3      net (fanout=5)        0.522   print_1/code_mux0001<1>_mand
    SLICE_X55Y38.X       Topx                  1.060   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_xor<0>
    SLICE_X54Y32.F2      net (fanout=1)        0.571   print_1/code_addsub0000<0>
    SLICE_X54Y32.CLK     Tfck                  1.285   print_1/code<0>
                                                       print_1/code_mux0000<5>67_G
                                                       print_1/code_mux0000<5>67
                                                       print_1/code_0
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (3.640ns logic, 2.882ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point zf (SLICE_X54Y58.G1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_2 (FF)
  Destination:          zf (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.931ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.005 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: a_2 to zf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.YQ      Tcko                  0.587   a<3>
                                                       a_2
    SLICE_X54Y54.G1      net (fanout=13)       1.687   a<2>
    SLICE_X54Y54.Y       Tilo                  0.759   N22
                                                       _old_res1_1<2>1_SW0_SW0
    SLICE_X54Y54.F4      net (fanout=1)        0.023   _old_res1_1<2>1_SW0_SW0/O
    SLICE_X54Y54.X       Tilo                  0.759   N22
                                                       _old_res1_1<2>1_SW0
    SLICE_X55Y55.F1      net (fanout=1)        0.476   N22
    SLICE_X55Y55.X       Tilo                  0.704   N14
                                                       Mmux__old_zf1_5_4_SW0
    SLICE_X54Y58.G1      net (fanout=1)        0.651   N14
    SLICE_X54Y58.CLK     Tgck                  1.285   zf_OBUF
                                                       Mmux__old_zf1_5_2_f51
                                                       Mmux__old_zf1_5_2_f5_f5
                                                       zf
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (4.094ns logic, 2.837ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_2 (FF)
  Destination:          zf (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.348ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.005 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: a_2 to zf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.YQ      Tcko                  0.587   a<3>
                                                       a_2
    SLICE_X55Y54.G4      net (fanout=13)       1.589   a<2>
    SLICE_X55Y54.Y       Tilo                  0.704   N23
                                                       _old_res1_1<2>1_SW1_SW0
    SLICE_X55Y54.F3      net (fanout=1)        0.023   _old_res1_1<2>1_SW1_SW0/O
    SLICE_X55Y54.X       Tilo                  0.704   N23
                                                       _old_res1_1<2>1_SW1
    SLICE_X55Y55.F2      net (fanout=1)        0.101   N23
    SLICE_X55Y55.X       Tilo                  0.704   N14
                                                       Mmux__old_zf1_5_4_SW0
    SLICE_X54Y58.G1      net (fanout=1)        0.651   N14
    SLICE_X54Y58.CLK     Tgck                  1.285   zf_OBUF
                                                       Mmux__old_zf1_5_2_f51
                                                       Mmux__old_zf1_5_2_f5_f5
                                                       zf
    -------------------------------------------------  ---------------------------
    Total                                      6.348ns (3.984ns logic, 2.364ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_1 (FF)
  Destination:          zf (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.005 - 0.015)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: a_1 to zf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y50.XQ      Tcko                  0.591   a<1>
                                                       a_1
    SLICE_X54Y54.G4      net (fanout=11)       0.822   a<1>
    SLICE_X54Y54.Y       Tilo                  0.759   N22
                                                       _old_res1_1<2>1_SW0_SW0
    SLICE_X54Y54.F4      net (fanout=1)        0.023   _old_res1_1<2>1_SW0_SW0/O
    SLICE_X54Y54.X       Tilo                  0.759   N22
                                                       _old_res1_1<2>1_SW0
    SLICE_X55Y55.F1      net (fanout=1)        0.476   N22
    SLICE_X55Y55.X       Tilo                  0.704   N14
                                                       Mmux__old_zf1_5_4_SW0
    SLICE_X54Y58.G1      net (fanout=1)        0.651   N14
    SLICE_X54Y58.CLK     Tgck                  1.285   zf_OBUF
                                                       Mmux__old_zf1_5_2_f51
                                                       Mmux__old_zf1_5_2_f5_f5
                                                       zf
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (4.098ns logic, 1.972ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point print_1/Mshreg_e/SRL16E (SLICE_X54Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               print_1/count_20 (FF)
  Destination:          print_1/Mshreg_e/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.728ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: print_1/count_20 to print_1/Mshreg_e/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y32.XQ      Tcko                  0.473   print_1/count<20>
                                                       print_1/count_20
    SLICE_X54Y31.BY      net (fanout=2)        0.382   print_1/count<20>
    SLICE_X54Y31.CLK     Tdh         (-Th)     0.127   print_1/e
                                                       print_1/Mshreg_e/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.728ns (0.346ns logic, 0.382ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point print_1/rw (SLICE_X66Y39.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               print_1/code_4 (FF)
  Destination:          print_1/rw (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.069 - 0.036)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: print_1/code_4 to print_1/rw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y41.XQ      Tcko                  0.473   print_1/code<4>
                                                       print_1/code_4
    SLICE_X66Y39.BY      net (fanout=1)        0.646   print_1/code<4>
    SLICE_X66Y39.CLK     Tckdi       (-Th)    -0.152   print_1/rw
                                                       print_1/rw
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.625ns logic, 0.646ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point print_1/count_2 (SLICE_X55Y23.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               print_1/count_2 (FF)
  Destination:          print_1/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: print_1/count_2 to print_1/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y23.XQ      Tcko                  0.473   print_1/count<2>
                                                       print_1/count_2
    SLICE_X55Y23.F3      net (fanout=1)        0.306   print_1/count<2>
    SLICE_X55Y23.CLK     Tckf        (-Th)    -0.801   print_1/count<2>
                                                       print_1/count<2>_rt
                                                       print_1/Mcount_count_xor<2>
                                                       print_1/count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.274ns logic, 0.306ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: print_1/code<0>/CLK
  Logical resource: print_1/code_0/CK
  Location pin: SLICE_X54Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: print_1/code<0>/CLK
  Logical resource: print_1/code_0/CK
  Location pin: SLICE_X54Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: print_1/code<0>/CLK
  Logical resource: print_1/code_0/CK
  Location pin: SLICE_X54Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.045|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 797 paths, 0 nets, and 362 connections

Design statistics:
   Minimum period:   7.045ns{1}   (Maximum frequency: 141.945MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 14 04:04:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



