$date
	Wed Feb 14 06:42:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$var integer 32 & i [31:0] $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#1
1!
b1 &
1%
#2
1!
b10 &
1$
0%
#3
1"
1!
b11 &
1#
1%
#4
0"
1!
b100 &
0$
0%
#5
1"
0!
b101 &
1%
#6
0!
b110 &
1$
0%
#7
0!
b111 &
0#
1%
#1007
