#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 13 16:07:14 2022
# Process ID: 166668
# Current directory: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design
# Command line: vivado
# Log file: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/vivado.log
# Journal file: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7197.742 ; gain = 47.051 ; free physical = 7908 ; free virtual = 15131
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03E24A
set_property PROGRAM.FILE {/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
xvlog --incr --relax -L uvm -prj top_vlog.prj
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top ElevCtrl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ElevCtrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ElevCtrl_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ElevCtrl
Compiling module xil_defaultlib.ElevCtrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ElevCtrl_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim/xsim.dir/ElevCtrl_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim/xsim.dir/ElevCtrl_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 13 16:24:38 2022. For additional details about this file, please refer to the WebTalk help file at /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 13 16:24:38 2022...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8447.793 ; gain = 0.000 ; free physical = 6306 ; free virtual = 13707
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ElevCtrl_tb_behav -key {Behavioral:sim_1:Functional:ElevCtrl_tb} -tclbatch {ElevCtrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ElevCtrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
  floor one, door open
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
  press floor 2 button
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
clk:1 floorBtn:0010 rst:0 door:1 floorSel:00
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
Fatal: Bad door: expected 0, got 1
Time: 101 ns  Iteration: 0  Process: /ElevCtrl_tb/test_logic  Scope: ElevCtrl_tb.test_logic  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv Line: 24
$finish called at time : 101 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ElevCtrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 8568.852 ; gain = 121.059 ; free physical = 6273 ; free virtual = 13683
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ElevCtrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ElevCtrl_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ElevCtrl
Compiling module xil_defaultlib.ElevCtrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ElevCtrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ElevCtrl_tb_behav -key {Behavioral:sim_1:Functional:ElevCtrl_tb} -tclbatch {ElevCtrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ElevCtrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
  floor one, door open
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
  press floor 2 button
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
clk:1 floorBtn:0010 rst:0 door:1 floorSel:00
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
Fatal: Bad door: expected 0, got 1
Time: 101 ns  Iteration: 0  Process: /ElevCtrl_tb/test_logic  Scope: ElevCtrl_tb.test_logic  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv Line: 24
$finish called at time : 101 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ElevCtrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8596.727 ; gain = 27.875 ; free physical = 6253 ; free virtual = 13664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ElevCtrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ElevCtrl_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ElevCtrl
Compiling module xil_defaultlib.ElevCtrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ElevCtrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ElevCtrl_tb_behav -key {Behavioral:sim_1:Functional:ElevCtrl_tb} -tclbatch {ElevCtrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ElevCtrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
  floor one, door open
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
  press floor 2 button
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
clk:1 floorBtn:0010 rst:0 door:1 floorSel:00
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
Fatal: Bad door: expected 0, got 1
Time: 101 ns  Iteration: 0  Process: /ElevCtrl_tb/test_logic  Scope: ElevCtrl_tb.test_logic  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv Line: 24
$finish called at time : 101 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ElevCtrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8616.734 ; gain = 20.008 ; free physical = 6274 ; free virtual = 13685
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ElevCtrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ElevCtrl_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ElevCtrl
Compiling module xil_defaultlib.ElevCtrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ElevCtrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ElevCtrl_tb_behav -key {Behavioral:sim_1:Functional:ElevCtrl_tb} -tclbatch {ElevCtrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ElevCtrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
  floor one, door open
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
  press floor 2 button
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
clk:1 floorBtn:0010 rst:0 door:0 floorSel:00
clk:0 floorBtn:0010 rst:0 door:0 floorSel:00
clk:1 floorBtn:0010 rst:0 door:0 floorSel:01
clk:0 floorBtn:0000 rst:0 door:0 floorSel:01
clk:1 floorBtn:0000 rst:0 door:1 floorSel:01
clk:0 floorBtn:0000 rst:0 door:1 floorSel:01
clk:1 floorBtn:0000 rst:0 door:1 floorSel:01
  floor 2 to floor 3
clk:0 floorBtn:0100 rst:0 door:1 floorSel:01
clk:1 floorBtn:0100 rst:0 door:0 floorSel:01
clk:0 floorBtn:0000 rst:0 door:0 floorSel:01
clk:1 floorBtn:0000 rst:0 door:0 floorSel:10
clk:0 floorBtn:0000 rst:0 door:0 floorSel:10
clk:1 floorBtn:0000 rst:0 door:1 floorSel:10
clk:0 floorBtn:0000 rst:0 door:1 floorSel:10
clk:1 floorBtn:0000 rst:0 door:1 floorSel:10
  press floor 4 button
clk:0 floorBtn:1000 rst:0 door:1 floorSel:10
clk:1 floorBtn:1000 rst:0 door:0 floorSel:10
clk:0 floorBtn:0000 rst:0 door:0 floorSel:10
clk:1 floorBtn:0000 rst:0 door:0 floorSel:11
clk:0 floorBtn:0000 rst:0 door:0 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
  press floor 4 button (already at 4)
clk:0 floorBtn:1000 rst:0 door:1 floorSel:11
clk:1 floorBtn:1000 rst:0 door:1 floorSel:11
clk:0 floorBtn:1000 rst:0 door:1 floorSel:11
clk:1 floorBtn:1000 rst:0 door:1 floorSel:11
clk:0 floorBtn:1000 rst:0 door:1 floorSel:11
clk:1 floorBtn:1000 rst:0 door:1 floorSel:11
clk:0 floorBtn:1000 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
  press floor 3 button
clk:0 floorBtn:0100 rst:0 door:1 floorSel:11
clk:1 floorBtn:0100 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
Fatal: Bad door: expected 0, got 1
Time: 271 ns  Iteration: 0  Process: /ElevCtrl_tb/test_logic  Scope: ElevCtrl_tb.test_logic  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv Line: 24
$finish called at time : 271 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ElevCtrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8627.738 ; gain = 11.004 ; free physical = 6278 ; free virtual = 13689
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ElevCtrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ElevCtrl_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ElevCtrl
Compiling module xil_defaultlib.ElevCtrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ElevCtrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ElevCtrl_tb_behav -key {Behavioral:sim_1:Functional:ElevCtrl_tb} -tclbatch {ElevCtrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ElevCtrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:0 floorSel:00
clk:0 floorBtn:0000 rst:0 door:0 floorSel:00
clk:1 floorBtn:0000 rst:0 door:0 floorSel:01
clk:0 floorBtn:0000 rst:0 door:0 floorSel:01
clk:1 floorBtn:0000 rst:0 door:0 floorSel:10
clk:0 floorBtn:0000 rst:0 door:0 floorSel:10
clk:1 floorBtn:0000 rst:0 door:0 floorSel:11
clk:0 floorBtn:0000 rst:0 door:0 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
  floor one, door open
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
Fatal: Bad floorSel: expected 00, got 11
Time: 171 ns  Iteration: 0  Process: /ElevCtrl_tb/test_logic  Scope: ElevCtrl_tb.test_logic  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv Line: 23
$finish called at time : 171 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ElevCtrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8648.750 ; gain = 21.012 ; free physical = 6259 ; free virtual = 13671
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ElevCtrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ElevCtrl_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ElevCtrl
Compiling module xil_defaultlib.ElevCtrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ElevCtrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ElevCtrl_tb_behav -key {Behavioral:sim_1:Functional:ElevCtrl_tb} -tclbatch {ElevCtrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ElevCtrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
  floor one, door open
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
  press floor 2 button
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
clk:1 floorBtn:0010 rst:0 door:1 floorSel:00
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
Fatal: Bad door: expected 0, got 1
Time: 181 ns  Iteration: 0  Process: /ElevCtrl_tb/test_logic  Scope: ElevCtrl_tb.test_logic  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv Line: 24
$finish called at time : 181 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ElevCtrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8659.754 ; gain = 11.004 ; free physical = 6236 ; free virtual = 13647
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ElevCtrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ElevCtrl_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ElevCtrl
Compiling module xil_defaultlib.ElevCtrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ElevCtrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ElevCtrl_tb_behav -key {Behavioral:sim_1:Functional:ElevCtrl_tb} -tclbatch {ElevCtrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ElevCtrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
  floor one, door open
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
  press floor 2 button
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
clk:1 floorBtn:0010 rst:0 door:1 floorSel:00
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
clk:1 floorBtn:0010 rst:0 door:0 floorSel:00
clk:0 floorBtn:0010 rst:0 door:0 floorSel:00
clk:1 floorBtn:0010 rst:0 door:0 floorSel:01
clk:0 floorBtn:0000 rst:0 door:0 floorSel:01
clk:1 floorBtn:0000 rst:0 door:1 floorSel:01
clk:0 floorBtn:0000 rst:0 door:1 floorSel:01
clk:1 floorBtn:0000 rst:0 door:1 floorSel:01
  floor 2 to floor 3
clk:0 floorBtn:0100 rst:0 door:1 floorSel:01
clk:1 floorBtn:0100 rst:0 door:1 floorSel:01
clk:0 floorBtn:0000 rst:0 door:1 floorSel:01
Fatal: Bad door: expected 0, got 1
Time: 151 ns  Iteration: 0  Process: /ElevCtrl_tb/test_logic  Scope: ElevCtrl_tb.test_logic  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv Line: 24
$finish called at time : 151 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ElevCtrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8675.762 ; gain = 16.008 ; free physical = 6242 ; free virtual = 13653
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Apr 13 16:32:42 2022] Launched synth_1...
Run output will be captured here: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr 13 16:33:34 2022] Launched impl_1...
Run output will be captured here: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 13 16:34:37 2022] Launched impl_1...
Run output will be captured here: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ElevCtrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ElevCtrl_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ElevCtrl
Compiling module xil_defaultlib.ElevCtrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ElevCtrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ElevCtrl_tb_behav -key {Behavioral:sim_1:Functional:ElevCtrl_tb} -tclbatch {ElevCtrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ElevCtrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
  floor one, door open
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
  press floor 2 button
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
clk:1 floorBtn:0010 rst:0 door:0 floorSel:00
clk:0 floorBtn:0010 rst:0 door:0 floorSel:00
clk:1 floorBtn:0010 rst:0 door:0 floorSel:01
clk:0 floorBtn:0010 rst:0 door:0 floorSel:01
Fatal: Bad floorSel: expected 00, got 01
Time: 111 ns  Iteration: 0  Process: /ElevCtrl_tb/test_logic  Scope: ElevCtrl_tb.test_logic  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv Line: 23
$finish called at time : 111 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ElevCtrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8700.641 ; gain = 24.879 ; free physical = 6042 ; free virtual = 13558
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ElevCtrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ElevCtrl_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ElevCtrl_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 08c8b7ed81574c27b82efa88a42b1ebd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ElevCtrl_tb_behav xil_defaultlib.ElevCtrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ElevCtrl
Compiling module xil_defaultlib.ElevCtrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ElevCtrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ElevCtrl_tb_behav -key {Behavioral:sim_1:Functional:ElevCtrl_tb} -tclbatch {ElevCtrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ElevCtrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:1 door:1 floorSel:00
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
  floor one, door open
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
  press floor 2 button
clk:0 floorBtn:0010 rst:0 door:1 floorSel:00
clk:1 floorBtn:0010 rst:0 door:0 floorSel:00
clk:0 floorBtn:0010 rst:0 door:0 floorSel:00
clk:1 floorBtn:0010 rst:0 door:0 floorSel:01
clk:0 floorBtn:0000 rst:0 door:0 floorSel:01
clk:1 floorBtn:0000 rst:0 door:1 floorSel:01
clk:0 floorBtn:0000 rst:0 door:1 floorSel:01
clk:1 floorBtn:0000 rst:0 door:1 floorSel:01
  floor 2 to floor 3
clk:0 floorBtn:0100 rst:0 door:1 floorSel:01
clk:1 floorBtn:0100 rst:0 door:0 floorSel:01
clk:0 floorBtn:0000 rst:0 door:0 floorSel:01
clk:1 floorBtn:0000 rst:0 door:0 floorSel:10
clk:0 floorBtn:0000 rst:0 door:0 floorSel:10
clk:1 floorBtn:0000 rst:0 door:1 floorSel:10
clk:0 floorBtn:0000 rst:0 door:1 floorSel:10
clk:1 floorBtn:0000 rst:0 door:1 floorSel:10
  press floor 4 button
clk:0 floorBtn:1000 rst:0 door:1 floorSel:10
clk:1 floorBtn:1000 rst:0 door:0 floorSel:10
clk:0 floorBtn:0000 rst:0 door:0 floorSel:10
clk:1 floorBtn:0000 rst:0 door:0 floorSel:11
clk:0 floorBtn:0000 rst:0 door:0 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
  press floor 4 button (already at 4)
clk:0 floorBtn:1000 rst:0 door:1 floorSel:11
clk:1 floorBtn:1000 rst:0 door:1 floorSel:11
clk:0 floorBtn:1000 rst:0 door:1 floorSel:11
clk:1 floorBtn:1000 rst:0 door:1 floorSel:11
clk:0 floorBtn:1000 rst:0 door:1 floorSel:11
clk:1 floorBtn:1000 rst:0 door:1 floorSel:11
clk:0 floorBtn:1000 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
clk:0 floorBtn:0000 rst:0 door:1 floorSel:11
clk:1 floorBtn:0000 rst:0 door:1 floorSel:11
  press floor 3 button
clk:0 floorBtn:0100 rst:0 door:1 floorSel:11
clk:1 floorBtn:0100 rst:0 door:0 floorSel:11
clk:0 floorBtn:0000 rst:0 door:0 floorSel:11
clk:1 floorBtn:0000 rst:0 door:0 floorSel:10
clk:0 floorBtn:0000 rst:0 door:0 floorSel:10
clk:1 floorBtn:0000 rst:0 door:1 floorSel:10
clk:0 floorBtn:0000 rst:0 door:1 floorSel:10
clk:1 floorBtn:0000 rst:0 door:1 floorSel:10
  press floor 2 button
clk:0 floorBtn:0010 rst:0 door:1 floorSel:10
clk:1 floorBtn:0010 rst:0 door:0 floorSel:10
clk:0 floorBtn:0000 rst:0 door:0 floorSel:10
clk:1 floorBtn:0000 rst:0 door:0 floorSel:01
clk:0 floorBtn:0000 rst:0 door:0 floorSel:01
clk:1 floorBtn:0000 rst:0 door:1 floorSel:01
clk:0 floorBtn:0000 rst:0 door:1 floorSel:01
clk:1 floorBtn:0000 rst:0 door:1 floorSel:01
  press floor 1 button
clk:0 floorBtn:0001 rst:0 door:1 floorSel:01
clk:1 floorBtn:0001 rst:0 door:0 floorSel:01
clk:0 floorBtn:0000 rst:0 door:0 floorSel:01
clk:1 floorBtn:0000 rst:0 door:0 floorSel:00
clk:0 floorBtn:0000 rst:0 door:0 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
  press floor 3 button
clk:0 floorBtn:0100 rst:0 door:1 floorSel:00
clk:1 floorBtn:0100 rst:0 door:0 floorSel:00
clk:0 floorBtn:0100 rst:0 door:0 floorSel:00
clk:1 floorBtn:0100 rst:0 door:0 floorSel:01
clk:0 floorBtn:0000 rst:0 door:0 floorSel:01
clk:1 floorBtn:0000 rst:0 door:0 floorSel:10
clk:0 floorBtn:0000 rst:0 door:0 floorSel:10
clk:1 floorBtn:0000 rst:0 door:1 floorSel:10
clk:0 floorBtn:0000 rst:0 door:1 floorSel:10
clk:1 floorBtn:0000 rst:0 door:1 floorSel:10
clk:0 floorBtn:0000 rst:0 door:1 floorSel:10
clk:1 floorBtn:0000 rst:0 door:1 floorSel:10
  press reset
clk:0 floorBtn:0000 rst:1 door:1 floorSel:10
clk:1 floorBtn:0000 rst:1 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
clk:0 floorBtn:0000 rst:0 door:1 floorSel:00
clk:1 floorBtn:0000 rst:0 door:1 floorSel:00
@@@Passed

$finish called at time : 480 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.srcs/sources_1/new/ElevCtrl_tb.sv" Line 157
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ElevCtrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8712.641 ; gain = 12.000 ; free physical = 6033 ; free virtual = 13549
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Apr 13 16:43:09 2022] Launched synth_1...
Run output will be captured here: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr 13 16:44:06 2022] Launched impl_1...
Run output will be captured here: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 13 16:45:04 2022] Launched impl_1...
Run output will be captured here: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8903.223 ; gain = 0.000 ; free physical = 5687 ; free virtual = 13211
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9475.875 ; gain = 0.000 ; free physical = 4890 ; free virtual = 12415
Restored from archive | CPU: 0.010000 secs | Memory: 0.135803 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9475.875 ; gain = 0.000 ; free physical = 4890 ; free virtual = 12415
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9475.875 ; gain = 0.000 ; free physical = 4888 ; free virtual = 12413
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 9683.531 ; gain = 970.891 ; free physical = 4626 ; free virtual = 12153
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project8/Project8.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
