module enable1 (clk, enable);

	input clk;
	output reg enable;
	reg [13:0] num = 14'b00000000000000;
	
	always @(posedge clk)
		if (num == 14'b00000000000000) begin
			enable <= 1'b1;
			num <= 14'b00000000000001;
		end
		else begin
			enable <= 1'b0;
			num <= num + 14'b00000000000001;
		end
		
endmodule

module enable2 (clk, enable);

	input clk;
	output reg enable;
	reg [12:0] num = 13'b0000000000000;
	
	always @(posedge clk)
		if (num == 13'b0000000000000) begin
			enable <= 1'b1;
			num <= 13'b0000000000001;
		end
		else begin
			enable <= 1'b0;
			num <= num + 13'b0000000000001;
		end
		
endmodule

module enable3 (clk, enable);

	input clk;
	output reg enable;
	reg [11:0] num = 12'b000000000000;
	
	always @(posedge clk)
		if (num == 12'b000000000000) begin
			enable <= 1'b1;
			num <= 12'b000000000001;
		end
		else begin
			enable <= 1'b0;
			num <= num + 12'b000000000001;
		end
		
endmodule

module enable4 (clk, enable);

	input clk;
	output reg enable;
	reg [10:0] num = 11'b00000000000;
	
	always @(posedge clk)
		if (num == 11'b00000000000) begin
			enable <= 1'b1;
			num <= 11'b00000000001;
		end
		else begin
			enable <= 1'b0;
			num <= num + 11'b00000000001;
		end
		
endmodule


module enable_testbench ();
	 reg clk;
	 wire enable;
	 
	 enable4 dut(.clk, .enable);
	 
	 // Set up the clock
	 parameter CLOCK_PERIOD=100;
	 initial clk=1;
	 
	 always begin
		#(CLOCK_PERIOD/2); clk = ~clk;
	 end
	 
	 // Set up the inputs to the design (each line is a clock cycle)
	 initial begin
		 @(posedge clk);
		 repeat (10000) begin
			@(posedge clk);
		 end 
		 $stop; // End the simulation
	 end
	 
endmodule
