<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5042" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5042{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5042{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5042{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5042{left:69px;bottom:1089px;letter-spacing:0.1px;}
#t5_5042{left:155px;bottom:1089px;letter-spacing:0.09px;}
#t6_5042{left:124px;bottom:1076px;letter-spacing:0.1px;word-spacing:0.01px;}
#t7_5042{left:69px;bottom:1062px;letter-spacing:0.1px;}
#t8_5042{left:147px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.03px;}
#t9_5042{left:69px;bottom:1048px;letter-spacing:0.09px;}
#ta_5042{left:151px;bottom:1048px;letter-spacing:0.09px;}
#tb_5042{left:124px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#tc_5042{left:69px;bottom:1021px;letter-spacing:0.09px;}
#td_5042{left:87px;bottom:1007px;letter-spacing:0.09px;}
#te_5042{left:158px;bottom:1007px;letter-spacing:0.09px;}
#tf_5042{left:87px;bottom:993px;letter-spacing:0.09px;word-spacing:-0.02px;}
#tg_5042{left:251px;bottom:993px;letter-spacing:0.1px;}
#th_5042{left:69px;bottom:979px;letter-spacing:0.09px;}
#ti_5042{left:226px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#tj_5042{left:69px;bottom:966px;letter-spacing:0.1px;}
#tk_5042{left:144px;bottom:966px;letter-spacing:0.1px;word-spacing:0.09px;}
#tl_5042{left:87px;bottom:952px;letter-spacing:0.09px;}
#tm_5042{left:158px;bottom:952px;letter-spacing:0.09px;}
#tn_5042{left:87px;bottom:938px;letter-spacing:0.1px;word-spacing:0.01px;}
#to_5042{left:154px;bottom:938px;letter-spacing:0.1px;}
#tp_5042{left:87px;bottom:924px;letter-spacing:0.09px;}
#tq_5042{left:164px;bottom:924px;letter-spacing:0.1px;}
#tr_5042{left:69px;bottom:911px;letter-spacing:0.09px;}
#ts_5042{left:177px;bottom:911px;letter-spacing:0.09px;word-spacing:0.01px;}
#tt_5042{left:87px;bottom:897px;letter-spacing:0.1px;}
#tu_5042{left:126px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#tv_5042{left:87px;bottom:883px;letter-spacing:0.11px;}
#tw_5042{left:160px;bottom:883px;letter-spacing:0.1px;}
#tx_5042{left:87px;bottom:869px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ty_5042{left:123px;bottom:869px;letter-spacing:0.1px;}
#tz_5042{left:69px;bottom:856px;letter-spacing:0.09px;}
#t10_5042{left:234px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t11_5042{left:69px;bottom:842px;letter-spacing:0.09px;}
#t12_5042{left:87px;bottom:828px;letter-spacing:0.12px;}
#t13_5042{left:145px;bottom:828px;letter-spacing:0.09px;word-spacing:0.1px;}
#t14_5042{left:87px;bottom:814px;letter-spacing:0.1px;}
#t15_5042{left:208px;bottom:814px;letter-spacing:0.1px;}
#t16_5042{left:69px;bottom:801px;letter-spacing:0.1px;}
#t17_5042{left:87px;bottom:787px;letter-spacing:0.09px;}
#t18_5042{left:144px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t19_5042{left:69px;bottom:773px;letter-spacing:0.1px;}
#t1a_5042{left:154px;bottom:773px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1b_5042{left:69px;bottom:759px;letter-spacing:0.1px;}
#t1c_5042{left:159px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1d_5042{left:124px;bottom:746px;letter-spacing:0.1px;}
#t1e_5042{left:69px;bottom:732px;letter-spacing:0.09px;}
#t1f_5042{left:240px;bottom:732px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1g_5042{left:69px;bottom:718px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1h_5042{left:283px;bottom:718px;letter-spacing:0.1px;}
#t1i_5042{left:69px;bottom:704px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t1j_5042{left:122px;bottom:704px;letter-spacing:0.1px;}
#t1k_5042{left:87px;bottom:691px;letter-spacing:0.11px;}
#t1l_5042{left:151px;bottom:691px;letter-spacing:0.1px;}
#t1m_5042{left:87px;bottom:677px;letter-spacing:0.1px;}
#t1n_5042{left:158px;bottom:677px;letter-spacing:0.1px;}
#t1o_5042{left:87px;bottom:663px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1p_5042{left:237px;bottom:663px;letter-spacing:0.1px;}
#t1q_5042{left:87px;bottom:649px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1r_5042{left:251px;bottom:649px;letter-spacing:0.1px;}
#t1s_5042{left:87px;bottom:636px;letter-spacing:0.1px;}
#t1t_5042{left:158px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1u_5042{left:87px;bottom:622px;letter-spacing:0.1px;}
#t1v_5042{left:157px;bottom:622px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1w_5042{left:87px;bottom:608px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1x_5042{left:142px;bottom:608px;letter-spacing:0.1px;word-spacing:0.1px;}
#t1y_5042{left:87px;bottom:594px;letter-spacing:0.09px;}
#t1z_5042{left:202px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t20_5042{left:87px;bottom:581px;letter-spacing:0.09px;}
#t21_5042{left:158px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t22_5042{left:87px;bottom:567px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t23_5042{left:197px;bottom:567px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t24_5042{left:87px;bottom:553px;letter-spacing:0.09px;}
#t25_5042{left:259px;bottom:553px;letter-spacing:0.1px;}
#t26_5042{left:87px;bottom:539px;letter-spacing:0.09px;}
#t27_5042{left:233px;bottom:539px;letter-spacing:0.1px;}
#t28_5042{left:87px;bottom:526px;letter-spacing:0.09px;}
#t29_5042{left:200px;bottom:526px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2a_5042{left:87px;bottom:512px;letter-spacing:0.09px;}
#t2b_5042{left:186px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2c_5042{left:87px;bottom:498px;letter-spacing:0.09px;}
#t2d_5042{left:106px;bottom:484px;letter-spacing:0.1px;}
#t2e_5042{left:237px;bottom:484px;letter-spacing:0.1px;}
#t2f_5042{left:106px;bottom:471px;letter-spacing:0.11px;}
#t2g_5042{left:188px;bottom:471px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2h_5042{left:87px;bottom:457px;letter-spacing:0.1px;}
#t2i_5042{left:169px;bottom:457px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2j_5042{left:87px;bottom:443px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2k_5042{left:178px;bottom:443px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2l_5042{left:87px;bottom:429px;letter-spacing:0.11px;}
#t2m_5042{left:202px;bottom:429px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2n_5042{left:87px;bottom:416px;letter-spacing:0.09px;}
#t2o_5042{left:192px;bottom:416px;letter-spacing:0.1px;}
#t2p_5042{left:87px;bottom:402px;letter-spacing:0.09px;}
#t2q_5042{left:211px;bottom:402px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2r_5042{left:87px;bottom:388px;letter-spacing:0.09px;}
#t2s_5042{left:256px;bottom:388px;letter-spacing:0.1px;}
#t2t_5042{left:87px;bottom:374px;letter-spacing:0.09px;}
#t2u_5042{left:195px;bottom:374px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2v_5042{left:87px;bottom:361px;letter-spacing:0.09px;}
#t2w_5042{left:256px;bottom:361px;letter-spacing:0.1px;}
#t2x_5042{left:87px;bottom:347px;letter-spacing:0.09px;}
#t2y_5042{left:177px;bottom:347px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2z_5042{left:87px;bottom:333px;letter-spacing:0.09px;}
#t30_5042{left:248px;bottom:333px;letter-spacing:0.1px;}
#t31_5042{left:87px;bottom:319px;letter-spacing:0.09px;}
#t32_5042{left:129px;bottom:319px;letter-spacing:0.1px;}
#t33_5042{left:87px;bottom:306px;letter-spacing:0.1px;}
#t34_5042{left:213px;bottom:306px;letter-spacing:0.1px;}
#t35_5042{left:87px;bottom:292px;letter-spacing:0.09px;}
#t36_5042{left:204px;bottom:292px;letter-spacing:0.09px;word-spacing:0.01px;}
#t37_5042{left:87px;bottom:278px;letter-spacing:0.09px;}
#t38_5042{left:207px;bottom:278px;letter-spacing:0.1px;word-spacing:0.01px;}
#t39_5042{left:87px;bottom:264px;letter-spacing:0.09px;}
#t3a_5042{left:212px;bottom:264px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3b_5042{left:87px;bottom:251px;letter-spacing:0.09px;}
#t3c_5042{left:254px;bottom:251px;letter-spacing:0.1px;}
#t3d_5042{left:87px;bottom:237px;letter-spacing:0.1px;}
#t3e_5042{left:199px;bottom:237px;letter-spacing:0.1px;}
#t3f_5042{left:87px;bottom:223px;letter-spacing:0.1px;}
#t3g_5042{left:272px;bottom:223px;letter-spacing:0.1px;}
#t3h_5042{left:87px;bottom:209px;letter-spacing:0.1px;}
#t3i_5042{left:150px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3j_5042{left:87px;bottom:196px;letter-spacing:0.1px;}
#t3k_5042{left:256px;bottom:196px;letter-spacing:0.09px;word-spacing:0.1px;}
#t3l_5042{left:87px;bottom:182px;letter-spacing:0.09px;}
#t3m_5042{left:221px;bottom:182px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3n_5042{left:87px;bottom:168px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t3o_5042{left:236px;bottom:168px;letter-spacing:0.1px;}
#t3p_5042{left:87px;bottom:154px;letter-spacing:0.09px;}
#t3q_5042{left:196px;bottom:154px;letter-spacing:0.1px;}
#t3r_5042{left:87px;bottom:141px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3s_5042{left:176px;bottom:141px;letter-spacing:0.1px;}
#t3t_5042{left:87px;bottom:127px;letter-spacing:0.09px;}
#t3u_5042{left:155px;bottom:127px;letter-spacing:0.1px;}
#t3v_5042{left:87px;bottom:113px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t3w_5042{left:180px;bottom:113px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3x_5042{left:490px;bottom:1089px;letter-spacing:0.09px;}
#t3y_5042{left:664px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3z_5042{left:490px;bottom:1076px;letter-spacing:0.09px;}
#t40_5042{left:667px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t41_5042{left:490px;bottom:1062px;letter-spacing:0.1px;}
#t42_5042{left:667px;bottom:1062px;letter-spacing:0.1px;}
#t43_5042{left:490px;bottom:1048px;letter-spacing:0.09px;}
#t44_5042{left:629px;bottom:1048px;letter-spacing:0.1px;}
#t45_5042{left:490px;bottom:1034px;letter-spacing:0.09px;}
#t46_5042{left:531px;bottom:1034px;letter-spacing:0.1px;word-spacing:0.1px;}
#t47_5042{left:490px;bottom:1021px;letter-spacing:0.09px;}
#t48_5042{left:696px;bottom:1021px;letter-spacing:0.09px;word-spacing:0.01px;}
#t49_5042{left:490px;bottom:1007px;letter-spacing:0.08px;}
#t4a_5042{left:518px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4b_5042{left:490px;bottom:993px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t4c_5042{left:629px;bottom:993px;letter-spacing:0.1px;}
#t4d_5042{left:490px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4e_5042{left:634px;bottom:979px;letter-spacing:0.1px;}
#t4f_5042{left:490px;bottom:966px;letter-spacing:0.09px;}
#t4g_5042{left:569px;bottom:966px;letter-spacing:0.09px;word-spacing:0.11px;}
#t4h_5042{left:490px;bottom:952px;letter-spacing:0.09px;}
#t4i_5042{left:572px;bottom:952px;letter-spacing:0.1px;}
#t4j_5042{left:472px;bottom:938px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t4k_5042{left:472px;bottom:924px;letter-spacing:0.09px;}
#t4l_5042{left:472px;bottom:911px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4m_5042{left:490px;bottom:897px;letter-spacing:0.09px;}
#t4n_5042{left:561px;bottom:897px;letter-spacing:0.1px;}
#t4o_5042{left:490px;bottom:883px;letter-spacing:0.09px;}
#t4p_5042{left:561px;bottom:883px;letter-spacing:0.1px;}
#t4q_5042{left:472px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4r_5042{left:539px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4s_5042{left:472px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4t_5042{left:545px;bottom:856px;letter-spacing:0.1px;}
#t4u_5042{left:472px;bottom:842px;letter-spacing:0.1px;}
#t4v_5042{left:533px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4w_5042{left:527px;bottom:828px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4x_5042{left:527px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4y_5042{left:527px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4z_5042{left:527px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t50_5042{left:527px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t51_5042{left:472px;bottom:759px;letter-spacing:0.1px;}
#t52_5042{left:532px;bottom:759px;letter-spacing:0.1px;}
#t53_5042{left:472px;bottom:746px;letter-spacing:0.09px;}
#t54_5042{left:490px;bottom:732px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t55_5042{left:602px;bottom:732px;letter-spacing:0.1px;}
#t56_5042{left:490px;bottom:718px;letter-spacing:0.09px;}
#t57_5042{left:547px;bottom:718px;letter-spacing:0.1px;}
#t58_5042{left:490px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t59_5042{left:581px;bottom:704px;letter-spacing:0.1px;}
#t5a_5042{left:490px;bottom:691px;letter-spacing:0.09px;}
#t5b_5042{left:639px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5c_5042{left:490px;bottom:677px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5d_5042{left:594px;bottom:677px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5e_5042{left:490px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5f_5042{left:552px;bottom:663px;letter-spacing:0.09px;}
#t5g_5042{left:490px;bottom:649px;letter-spacing:0.1px;}
#t5h_5042{left:653px;bottom:649px;letter-spacing:0.1px;}
#t5i_5042{left:472px;bottom:636px;letter-spacing:0.09px;}
#t5j_5042{left:564px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5042{left:472px;bottom:622px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5l_5042{left:540px;bottom:622px;letter-spacing:0.09px;word-spacing:0.03px;}
#t5m_5042{left:472px;bottom:608px;letter-spacing:0.09px;}
#t5n_5042{left:558px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5o_5042{left:472px;bottom:594px;letter-spacing:0.1px;}
#t5p_5042{left:565px;bottom:594px;letter-spacing:0.1px;}
#t5q_5042{left:472px;bottom:581px;letter-spacing:0.1px;}
#t5r_5042{left:566px;bottom:581px;letter-spacing:0.1px;}
#t5s_5042{left:472px;bottom:567px;letter-spacing:0.09px;}
#t5t_5042{left:566px;bottom:567px;letter-spacing:0.1px;}
#t5u_5042{left:472px;bottom:553px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t5v_5042{left:568px;bottom:553px;letter-spacing:0.1px;}
#t5w_5042{left:472px;bottom:539px;letter-spacing:0.09px;}
#t5x_5042{left:633px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5y_5042{left:472px;bottom:526px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t5z_5042{left:638px;bottom:526px;letter-spacing:0.1px;word-spacing:0.01px;}
#t60_5042{left:472px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t61_5042{left:551px;bottom:512px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t62_5042{left:490px;bottom:498px;letter-spacing:0.09px;}
#t63_5042{left:561px;bottom:498px;letter-spacing:0.1px;}
#t64_5042{left:490px;bottom:484px;letter-spacing:0.1px;word-spacing:0.01px;}
#t65_5042{left:557px;bottom:484px;letter-spacing:0.1px;}
#t66_5042{left:472px;bottom:471px;letter-spacing:0.09px;}
#t67_5042{left:625px;bottom:471px;letter-spacing:0.1px;}
#t68_5042{left:472px;bottom:457px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t69_5042{left:655px;bottom:457px;letter-spacing:0.1px;}
#t6a_5042{left:472px;bottom:443px;letter-spacing:0.08px;word-spacing:0.01px;}
#t6b_5042{left:490px;bottom:429px;letter-spacing:0.1px;}
#t6c_5042{left:597px;bottom:429px;letter-spacing:0.1px;}
#t6d_5042{left:472px;bottom:416px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6e_5042{left:561px;bottom:416px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6f_5042{left:472px;bottom:402px;letter-spacing:0.1px;}
#t6g_5042{left:564px;bottom:402px;letter-spacing:0.1px;}
#t6h_5042{left:472px;bottom:388px;letter-spacing:0.1px;}
#t6i_5042{left:575px;bottom:388px;letter-spacing:0.1px;}
#t6j_5042{left:472px;bottom:374px;letter-spacing:0.09px;}
#t6k_5042{left:663px;bottom:374px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6l_5042{left:472px;bottom:361px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t6m_5042{left:549px;bottom:361px;letter-spacing:0.1px;}
#t6n_5042{left:472px;bottom:347px;letter-spacing:0.09px;}
#t6o_5042{left:549px;bottom:347px;letter-spacing:0.09px;word-spacing:0.03px;}
#t6p_5042{left:472px;bottom:333px;letter-spacing:0.09px;}
#t6q_5042{left:551px;bottom:333px;letter-spacing:0.09px;word-spacing:0.03px;}
#t6r_5042{left:527px;bottom:319px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6s_5042{left:472px;bottom:306px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t6t_5042{left:472px;bottom:292px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t6u_5042{left:718px;bottom:292px;letter-spacing:0.1px;}
#t6v_5042{left:472px;bottom:255px;}
#t6w_5042{left:472px;bottom:240px;letter-spacing:0.1px;}
#t6x_5042{left:490px;bottom:226px;letter-spacing:0.1px;}
#t6y_5042{left:544px;bottom:226px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6z_5042{left:490px;bottom:212px;letter-spacing:0.09px;}
#t70_5042{left:547px;bottom:212px;letter-spacing:0.1px;}
#t71_5042{left:472px;bottom:199px;letter-spacing:0.09px;}
#t72_5042{left:595px;bottom:199px;letter-spacing:0.1px;}
#t73_5042{left:472px;bottom:185px;letter-spacing:0.1px;}
#t74_5042{left:490px;bottom:171px;letter-spacing:0.09px;word-spacing:0.01px;}
#t75_5042{left:553px;bottom:171px;letter-spacing:0.09px;word-spacing:0.01px;}
#t76_5042{left:490px;bottom:157px;letter-spacing:0.08px;word-spacing:0.01px;}
#t77_5042{left:617px;bottom:157px;letter-spacing:0.09px;word-spacing:0.01px;}
#t78_5042{left:490px;bottom:144px;letter-spacing:0.08px;}
#t79_5042{left:594px;bottom:144px;letter-spacing:0.09px;word-spacing:0.1px;}
#t7a_5042{left:490px;bottom:130px;letter-spacing:0.09px;}
#t7b_5042{left:673px;bottom:130px;letter-spacing:0.1px;}
#t7c_5042{left:490px;bottom:116px;letter-spacing:0.08px;word-spacing:0.01px;}
#t7d_5042{left:589px;bottom:116px;letter-spacing:0.1px;}

.s1_5042{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5042{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5042{font-size:12px;font-family:Arial_b5v;color:#000;}
.s4_5042{font-size:15px;font-family:Verdana-Bold_b5u;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5042" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5042Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5042" style="-webkit-user-select: none;"><object width="935" height="1210" data="5042/5042.svg" type="image/svg+xml" id="pdf5042" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5042" class="t s1_5042">INDEX </span>
<span id="t2_5042" class="t s2_5042">Index-18 </span><span id="t3_5042" class="t s2_5042">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5042" class="t s2_5042">LGDT instruction</span><span id="t5_5042" class="t s3_5042">, Vol.2-3-599, Vol.3-2-24, Vol.3-5-23, Vol.3-9-18, </span>
<span id="t6_5042" class="t s3_5042">Vol.3-10-10, Vol.1-23-20 </span>
<span id="t7_5042" class="t s2_5042">LGS instruction</span><span id="t8_5042" class="t s3_5042">, Vol.1-7-23, Vol.2-3-587, Vol.3-3-8, Vol.3-5-8 </span>
<span id="t9_5042" class="t s2_5042">LIDT instruction</span><span id="ta_5042" class="t s3_5042">, Vol.2-3-599, Vol.3-2-24, Vol.3-5-24, Vol.3-6-9, </span>
<span id="tb_5042" class="t s3_5042">Vol.3-9-18, Vol.3-10-9, Vol.3-21-5, Vol.1-23-27 </span>
<span id="tc_5042" class="t s2_5042">Limit checking </span>
<span id="td_5042" class="t s2_5042">description of</span><span id="te_5042" class="t s3_5042">, Vol.3-5-4 </span>
<span id="tf_5042" class="t s2_5042">pointer offsets are within limits</span><span id="tg_5042" class="t s3_5042">, Vol.3-5-25 </span>
<span id="th_5042" class="t s2_5042">Limit field, segment descriptor</span><span id="ti_5042" class="t s3_5042">, Vol.3-5-2, Vol.3-5-4 </span>
<span id="tj_5042" class="t s2_5042">Linear address</span><span id="tk_5042" class="t s3_5042">, Vol.1-3-7 </span>
<span id="tl_5042" class="t s2_5042">description of</span><span id="tm_5042" class="t s3_5042">, Vol.3-3-6 </span>
<span id="tn_5042" class="t s2_5042">IA-32e mode</span><span id="to_5042" class="t s3_5042">, Vol.3-3-7 </span>
<span id="tp_5042" class="t s2_5042">introduction to</span><span id="tq_5042" class="t s3_5042">, Vol.3-2-6 </span>
<span id="tr_5042" class="t s2_5042">Linear address space</span><span id="ts_5042" class="t s3_5042">, Vol.3-3-6 </span>
<span id="tt_5042" class="t s2_5042">defined</span><span id="tu_5042" class="t s3_5042">, Vol.1-3-7, Vol.3-3-1 </span>
<span id="tv_5042" class="t s2_5042">maximum size</span><span id="tw_5042" class="t s3_5042">, Vol.1-3-7 </span>
<span id="tx_5042" class="t s2_5042">of task</span><span id="ty_5042" class="t s3_5042">, Vol.3-8-17 </span>
<span id="tz_5042" class="t s2_5042">Link (to previous task) field, TSS</span><span id="t10_5042" class="t s3_5042">, Vol.3-6-17 </span>
<span id="t11_5042" class="t s2_5042">Linking tasks </span>
<span id="t12_5042" class="t s2_5042">mechanism</span><span id="t13_5042" class="t s3_5042">, Vol.3-8-15 </span>
<span id="t14_5042" class="t s2_5042">modifying task linkages</span><span id="t15_5042" class="t s3_5042">, Vol.3-8-16 </span>
<span id="t16_5042" class="t s2_5042">LINT pins </span>
<span id="t17_5042" class="t s2_5042">function of</span><span id="t18_5042" class="t s3_5042">, Vol.3-6-2 </span>
<span id="t19_5042" class="t s2_5042">LLDT instruction</span><span id="t1a_5042" class="t s3_5042">, Vol.2-3-602, Vol.3-2-24, Vol.3-5-23, Vol.3-9-18 </span>
<span id="t1b_5042" class="t s2_5042">LMSW instruction</span><span id="t1c_5042" class="t s3_5042">, Vol.2-3-604, Vol.3-2-24, Vol.3-5-24, Vol.3-26-3, </span>
<span id="t1d_5042" class="t s3_5042">Vol.3-26-8 </span>
<span id="t1e_5042" class="t s2_5042">Load effective address operation</span><span id="t1f_5042" class="t s3_5042">, Vol.2-3-594 </span>
<span id="t1g_5042" class="t s2_5042">LOADIWKEY—Load Internal Wrapping Key</span><span id="t1h_5042" class="t s3_5042">, Vol.2-3-606 </span>
<span id="t1i_5042" class="t s2_5042">Local APIC</span><span id="t1j_5042" class="t s3_5042">, Vol.3-11-38 </span>
<span id="t1k_5042" class="t s2_5042">64-bit mode</span><span id="t1l_5042" class="t s3_5042">, Vol.3-11-32 </span>
<span id="t1m_5042" class="t s2_5042">APIC_ID value</span><span id="t1n_5042" class="t s3_5042">, Vol.3-9-34 </span>
<span id="t1o_5042" class="t s2_5042">arbitration over the APIC bus</span><span id="t1p_5042" class="t s3_5042">, Vol.3-11-26 </span>
<span id="t1q_5042" class="t s2_5042">arbitration over the system bus</span><span id="t1r_5042" class="t s3_5042">, Vol.3-11-26 </span>
<span id="t1s_5042" class="t s2_5042">block diagram</span><span id="t1t_5042" class="t s3_5042">, Vol.3-11-4 </span>
<span id="t1u_5042" class="t s2_5042">cluster model</span><span id="t1v_5042" class="t s3_5042">, Vol.3-11-24 </span>
<span id="t1w_5042" class="t s2_5042">CR8 usage</span><span id="t1x_5042" class="t s3_5042">, Vol.3-11-32 </span>
<span id="t1y_5042" class="t s2_5042">current-count register</span><span id="t1z_5042" class="t s3_5042">, Vol.3-11-16 </span>
<span id="t20_5042" class="t s2_5042">description of</span><span id="t21_5042" class="t s3_5042">, Vol.3-11-1 </span>
<span id="t22_5042" class="t s2_5042">detecting with CPUID</span><span id="t23_5042" class="t s3_5042">, Vol.3-11-7 </span>
<span id="t24_5042" class="t s2_5042">DFR (destination format register)</span><span id="t25_5042" class="t s3_5042">, Vol.3-11-24 </span>
<span id="t26_5042" class="t s2_5042">divide configuration register</span><span id="t27_5042" class="t s3_5042">, Vol.3-11-17 </span>
<span id="t28_5042" class="t s2_5042">enabling and disabling</span><span id="t29_5042" class="t s3_5042">, Vol.3-11-7 </span>
<span id="t2a_5042" class="t s2_5042">external interrupts</span><span id="t2b_5042" class="t s3_5042">, Vol.3-6-2 </span>
<span id="t2c_5042" class="t s2_5042">features </span>
<span id="t2d_5042" class="t s2_5042">Pentium 4 and Intel Xeon</span><span id="t2e_5042" class="t s3_5042">, Vol.1-23-28 </span>
<span id="t2f_5042" class="t s2_5042">Pentium and P6</span><span id="t2g_5042" class="t s3_5042">, Vol.1-23-28 </span>
<span id="t2h_5042" class="t s2_5042">focus processor</span><span id="t2i_5042" class="t s3_5042">, Vol.3-11-26 </span>
<span id="t2j_5042" class="t s2_5042">global enable flag</span><span id="t2k_5042" class="t s3_5042">, Vol.3-11-8 </span>
<span id="t2l_5042" class="t s2_5042">IA32_APIC_BASE MSR</span><span id="t2m_5042" class="t s3_5042">, Vol.3-11-8 </span>
<span id="t2n_5042" class="t s2_5042">initial-count register</span><span id="t2o_5042" class="t s3_5042">, Vol.3-11-16 </span>
<span id="t2p_5042" class="t s2_5042">internal error interrupts</span><span id="t2q_5042" class="t s3_5042">, Vol.3-11-1 </span>
<span id="t2r_5042" class="t s2_5042">interrupt command register (ICR)</span><span id="t2s_5042" class="t s3_5042">, Vol.3-11-19 </span>
<span id="t2t_5042" class="t s2_5042">interrupt destination</span><span id="t2u_5042" class="t s3_5042">, Vol.3-11-26 </span>
<span id="t2v_5042" class="t s2_5042">interrupt distribution mechanism</span><span id="t2w_5042" class="t s3_5042">, Vol.3-11-25 </span>
<span id="t2x_5042" class="t s2_5042">interrupt sources</span><span id="t2y_5042" class="t s3_5042">, Vol.3-11-2 </span>
<span id="t2z_5042" class="t s2_5042">IRR (interrupt request register)</span><span id="t30_5042" class="t s3_5042">, Vol.3-11-30 </span>
<span id="t31_5042" class="t s2_5042">I/O APIC</span><span id="t32_5042" class="t s3_5042">, Vol.3-11-1 </span>
<span id="t33_5042" class="t s2_5042">local APIC and 82489DX</span><span id="t34_5042" class="t s3_5042">, Vol.1-23-28 </span>
<span id="t35_5042" class="t s2_5042">local APIC and I/O APIC</span><span id="t36_5042" class="t s3_5042">, Vol.3-11-2, Vol.3-11-3 </span>
<span id="t37_5042" class="t s2_5042">local vector table (LVT)</span><span id="t38_5042" class="t s3_5042">, Vol.3-11-12 </span>
<span id="t39_5042" class="t s2_5042">logical destination mode</span><span id="t3a_5042" class="t s3_5042">, Vol.3-11-23 </span>
<span id="t3b_5042" class="t s2_5042">LVT (local-APIC version register)</span><span id="t3c_5042" class="t s3_5042">, Vol.3-11-11 </span>
<span id="t3d_5042" class="t s2_5042">mapping of resources</span><span id="t3e_5042" class="t s3_5042">, Vol.3-9-34 </span>
<span id="t3f_5042" class="t s2_5042">MDA (message destination address)</span><span id="t3g_5042" class="t s3_5042">, Vol.3-11-23 </span>
<span id="t3h_5042" class="t s2_5042">overview of</span><span id="t3i_5042" class="t s3_5042">, Vol.3-11-1 </span>
<span id="t3j_5042" class="t s2_5042">performance-monitoring counter</span><span id="t3k_5042" class="t s3_5042">, Vol.3-20-136 </span>
<span id="t3l_5042" class="t s2_5042">physical destination mode</span><span id="t3m_5042" class="t s3_5042">, Vol.3-11-23 </span>
<span id="t3n_5042" class="t s2_5042">receiving external interrupts</span><span id="t3o_5042" class="t s3_5042">, Vol.3-6-2 </span>
<span id="t3p_5042" class="t s2_5042">register address map</span><span id="t3q_5042" class="t s3_5042">, Vol.3-11-6, Vol.3-11-38 </span>
<span id="t3r_5042" class="t s2_5042">shared resources</span><span id="t3s_5042" class="t s3_5042">, Vol.3-9-34 </span>
<span id="t3t_5042" class="t s2_5042">SMI interrupt</span><span id="t3u_5042" class="t s3_5042">, Vol.4-32-2 </span>
<span id="t3v_5042" class="t s2_5042">spurious interrupt</span><span id="t3w_5042" class="t s3_5042">, Vol.3-11-32 </span>
<span id="t3x_5042" class="t s2_5042">spurious-interrupt vector register</span><span id="t3y_5042" class="t s3_5042">, Vol.3-11-8 </span>
<span id="t3z_5042" class="t s2_5042">state after a software (INIT) reset</span><span id="t40_5042" class="t s3_5042">, Vol.3-11-10 </span>
<span id="t41_5042" class="t s2_5042">state after INIT-deassert message</span><span id="t42_5042" class="t s3_5042">, Vol.3-11-11 </span>
<span id="t43_5042" class="t s2_5042">state after power-up reset</span><span id="t44_5042" class="t s3_5042">, Vol.3-11-10 </span>
<span id="t45_5042" class="t s2_5042">state of</span><span id="t46_5042" class="t s3_5042">, Vol.3-11-33 </span>
<span id="t47_5042" class="t s2_5042">SVR (spurious-interrupt vector register)</span><span id="t48_5042" class="t s3_5042">, Vol.3-11-8 </span>
<span id="t49_5042" class="t s2_5042">timer</span><span id="t4a_5042" class="t s3_5042">, Vol.3-11-16 </span>
<span id="t4b_5042" class="t s2_5042">timer generated interrupts</span><span id="t4c_5042" class="t s3_5042">, Vol.3-11-1 </span>
<span id="t4d_5042" class="t s2_5042">TMR (trigger mode register)</span><span id="t4e_5042" class="t s3_5042">, Vol.3-11-30 </span>
<span id="t4f_5042" class="t s2_5042">valid interrupts</span><span id="t4g_5042" class="t s3_5042">, Vol.3-11-15 </span>
<span id="t4h_5042" class="t s2_5042">version register</span><span id="t4i_5042" class="t s3_5042">, Vol.3-11-11 </span>
<span id="t4j_5042" class="t s2_5042">Local descriptor table register (see LDTR) </span>
<span id="t4k_5042" class="t s2_5042">Local descriptor table (see LDT) </span>
<span id="t4l_5042" class="t s2_5042">Local vector table (LVT) </span>
<span id="t4m_5042" class="t s2_5042">description of</span><span id="t4n_5042" class="t s3_5042">, Vol.3-11-12 </span>
<span id="t4o_5042" class="t s2_5042">thermal entry</span><span id="t4p_5042" class="t s3_5042">, Vol.3-15-39 </span>
<span id="t4q_5042" class="t s2_5042">Local x2APIC</span><span id="t4r_5042" class="t s3_5042">, Vol.3-11-31, Vol.3-11-41, Vol.3-11-46 </span>
<span id="t4s_5042" class="t s2_5042">Local xAPIC ID</span><span id="t4t_5042" class="t s3_5042">, Vol.3-11-41 </span>
<span id="t4u_5042" class="t s2_5042">LOCK prefix</span><span id="t4v_5042" class="t s3_5042">, Vol.2-3-28, Vol.2-3-33, Vol.2-3-78, Vol.2-3-132, </span>
<span id="t4w_5042" class="t s3_5042">Vol.2-3-134, Vol.2-3-136, Vol.2-3-208, Vol.2-3-320, </span>
<span id="t4x_5042" class="t s3_5042">Vol.2-3-506, Vol.2-3-609, Vol.2-4-163, Vol.2-4-166, </span>
<span id="t4y_5042" class="t s3_5042">Vol.2-4-168, Vol.2-4-602, Vol.2-4-674, Vol.1-6-23, </span>
<span id="t4z_5042" class="t s3_5042">Vol.1-6-28, Vol.1-6-36, Vol.3-2-26, Vol.3-6-31, Vol.3-9-1, </span>
<span id="t50_5042" class="t s3_5042">Vol.3-9-3, Vol.3-9-4, Vol.3-9-16, Vol.1-23-35 </span>
<span id="t51_5042" class="t s2_5042">LOCK signal</span><span id="t52_5042" class="t s3_5042">, Vol.1-7-4 </span>
<span id="t53_5042" class="t s2_5042">Locked (atomic) operations </span>
<span id="t54_5042" class="t s2_5042">automatic bus locking</span><span id="t55_5042" class="t s3_5042">, Vol.3-9-3 </span>
<span id="t56_5042" class="t s2_5042">bus locking</span><span id="t57_5042" class="t s3_5042">, Vol.3-9-3 </span>
<span id="t58_5042" class="t s2_5042">effects on caches</span><span id="t59_5042" class="t s3_5042">, Vol.3-9-6 </span>
<span id="t5a_5042" class="t s2_5042">loading a segment descriptor</span><span id="t5b_5042" class="t s3_5042">, Vol.1-23-20 </span>
<span id="t5c_5042" class="t s2_5042">on IA-32 processors</span><span id="t5d_5042" class="t s3_5042">, Vol.1-23-35 </span>
<span id="t5e_5042" class="t s2_5042">overview of</span><span id="t5f_5042" class="t s3_5042">, Vol.3-9-1 </span>
<span id="t5g_5042" class="t s2_5042">software-controlled bus locking</span><span id="t5h_5042" class="t s3_5042">, Vol.3-9-4 </span>
<span id="t5i_5042" class="t s2_5042">Locking operation</span><span id="t5j_5042" class="t s3_5042">, Vol.2-3-609 </span>
<span id="t5k_5042" class="t s2_5042">LOCK# signal</span><span id="t5l_5042" class="t s3_5042">, Vol.3-2-26, Vol.3-9-1, Vol.3-9-3, Vol.3-9-4, Vol.3-9-6 </span>
<span id="t5m_5042" class="t s2_5042">LODS instruction</span><span id="t5n_5042" class="t s3_5042">, Vol.1-3-17, Vol.1-7-18, Vol.2-3-611, Vol.2-4-555 </span>
<span id="t5o_5042" class="t s2_5042">LODSB instruction</span><span id="t5p_5042" class="t s3_5042">, Vol.2-3-611 </span>
<span id="t5q_5042" class="t s2_5042">LODSD instruction</span><span id="t5r_5042" class="t s3_5042">, Vol.2-3-611 </span>
<span id="t5s_5042" class="t s2_5042">LODSQ instruction</span><span id="t5t_5042" class="t s3_5042">, Vol.2-3-611 </span>
<span id="t5u_5042" class="t s2_5042">LODSW instruction</span><span id="t5v_5042" class="t s3_5042">, Vol.2-3-611 </span>
<span id="t5w_5042" class="t s2_5042">Log epsilon, x87 FPU operation</span><span id="t5x_5042" class="t s3_5042">, Vol.1-8-21, Vol.2-3-471 </span>
<span id="t5y_5042" class="t s2_5042">Log (base 2), x87 FPU operation</span><span id="t5z_5042" class="t s3_5042">, Vol.2-3-473 </span>
<span id="t60_5042" class="t s2_5042">Logical address</span><span id="t61_5042" class="t s3_5042">, Vol.1-3-7 </span>
<span id="t62_5042" class="t s2_5042">description of</span><span id="t63_5042" class="t s3_5042">, Vol.3-3-6 </span>
<span id="t64_5042" class="t s2_5042">IA-32e mode</span><span id="t65_5042" class="t s3_5042">, Vol.3-3-7 </span>
<span id="t66_5042" class="t s2_5042">Logical address space, of task</span><span id="t67_5042" class="t s3_5042">, Vol.3-8-18 </span>
<span id="t68_5042" class="t s2_5042">Logical destination mode, local APIC</span><span id="t69_5042" class="t s3_5042">, Vol.3-11-23 </span>
<span id="t6a_5042" class="t s2_5042">Logical processors </span>
<span id="t6b_5042" class="t s2_5042">per physical package</span><span id="t6c_5042" class="t s3_5042">, Vol.3-9-25 </span>
<span id="t6d_5042" class="t s2_5042">Logical x2APIC ID</span><span id="t6e_5042" class="t s3_5042">, Vol.3-11-46 </span>
<span id="t6f_5042" class="t s2_5042">LOOP instructions</span><span id="t6g_5042" class="t s3_5042">, Vol.1-7-16, Vol.2-3-614 </span>
<span id="t6h_5042" class="t s2_5042">LOOPcc instructions</span><span id="t6i_5042" class="t s3_5042">, Vol.1-3-17, Vol.1-7-16, Vol.2-3-614 </span>
<span id="t6j_5042" class="t s2_5042">low-temperature interrupt enable bit</span><span id="t6k_5042" class="t s3_5042">, Vol.3-15-44, Vol.3-15-47 </span>
<span id="t6l_5042" class="t s2_5042">LSL instruction</span><span id="t6m_5042" class="t s3_5042">, Vol.2-3-617, Vol.3-2-25, Vol.3-5-25 </span>
<span id="t6n_5042" class="t s2_5042">LSS instruction</span><span id="t6o_5042" class="t s3_5042">, Vol.1-7-23, Vol.2-3-587, Vol.3-3-8, Vol.3-5-8 </span>
<span id="t6p_5042" class="t s2_5042">LTR instruction</span><span id="t6q_5042" class="t s3_5042">, Vol.2-3-620, Vol.3-2-24, Vol.3-5-24, Vol.3-8-7, </span>
<span id="t6r_5042" class="t s3_5042">Vol.3-9-18, Vol.3-10-11 </span>
<span id="t6s_5042" class="t s2_5042">LVT (see Local vector table) </span>
<span id="t6t_5042" class="t s2_5042">LZCNT - Count the Number of Leading Zero Bits</span><span id="t6u_5042" class="t s3_5042">, Vol.2-3-622 </span>
<span id="t6v_5042" class="t s4_5042">M </span>
<span id="t6w_5042" class="t s2_5042">Machine check architecture </span>
<span id="t6x_5042" class="t s2_5042">CPUID flag</span><span id="t6y_5042" class="t s3_5042">, Vol.2-3-245 </span>
<span id="t6z_5042" class="t s2_5042">description</span><span id="t70_5042" class="t s3_5042">, Vol.2-3-245 </span>
<span id="t71_5042" class="t s2_5042">Machine check registers</span><span id="t72_5042" class="t s3_5042">, Vol.1-3-4 </span>
<span id="t73_5042" class="t s2_5042">Machine instructions </span>
<span id="t74_5042" class="t s2_5042">64-bit mode</span><span id="t75_5042" class="t s3_5042">, Vol.1-B-1 </span>
<span id="t76_5042" class="t s2_5042">condition test (tttn) field</span><span id="t77_5042" class="t s3_5042">, Vol.1-B-6 </span>
<span id="t78_5042" class="t s2_5042">direction bit (d) field</span><span id="t79_5042" class="t s3_5042">, Vol.1-B-6 </span>
<span id="t7a_5042" class="t s2_5042">floating-point instruction encodings</span><span id="t7b_5042" class="t s3_5042">, Vol.1-B-61 </span>
<span id="t7c_5042" class="t s2_5042">general description</span><span id="t7d_5042" class="t s3_5042">, Vol.1-B-1 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
