//conditional operator
module mux4x1(Y,I,S);
	input [3:0]I;
	input [1:0]S;
	output Y;
	assign Y=S[1]?(S[0]?I[3]:I[2]):(S[0]?I[1]:I[0]);
endmodule


module mux4x1(Y,I,S);
	input [3:0]I;
	input [1:0]S;
	output Y;
	assign Y=~S[1]&~S[0]&I[0]|~S[1]&S[0]&I[1]|S[1]&~S[0]&I[2]|S[1]&S[0]&I[3];
endmodule