# Verilog Testbenches 
basic test benches in verilog 

# OR
[](https://raw.githubusercontent.com/8G6/test_bench/main/or/or.png)
