

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Fri Mar  1 05:35:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shiftreg_i = alloca i32 1"   --->   Operation 5 'alloca' 'shiftreg_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input1, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%gmem0_load_i_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %gmem0_load_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:46->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 8 'read' 'gmem0_load_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln46 = store i128 %gmem0_load_i_read, i128 %shiftreg_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:46->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 10 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_21 = load i4 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 12 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "%icmp_ln47 = icmp_eq  i4 %i_21, i4 8" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 13 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln47 = add i4 %i_21, i4 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 15 'add' 'add_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.split.i, void %read_input.exit.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 16 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln47 = store i4 %add_ln47, i4 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 17 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shiftreg_i_load = load i128 %shiftreg_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 18 'load' 'shiftreg_i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:48->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 19 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 20 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i128 %shiftreg_i_load" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 21 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln_i = partselect i112 @_ssdm_op_PartSelect.i112.i128.i32.i32, i128 %shiftreg_i_load, i32 16, i32 127" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 22 'partselect' 'lshr_ln_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i112 %lshr_ln_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 23 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %input1, i16 %trunc_ln52" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 24 'write' 'write_ln54' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln47 = store i128 %zext_ln52, i128 %shiftreg_i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 25 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc.i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:47->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:119]   --->   Operation 26 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0_load_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg_i        (alloca           ) [ 011]
i                 (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
gmem0_load_i_read (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln46        (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_21              (load             ) [ 000]
icmp_ln47         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln47          (add              ) [ 000]
br_ln47           (br               ) [ 000]
store_ln47        (store            ) [ 000]
shiftreg_i_load   (load             ) [ 000]
specpipeline_ln48 (specpipeline     ) [ 000]
specloopname_ln47 (specloopname     ) [ 000]
trunc_ln52        (trunc            ) [ 000]
lshr_ln_i         (partselect       ) [ 000]
zext_ln52         (zext             ) [ 000]
write_ln54        (write            ) [ 000]
store_ln47        (store            ) [ 000]
br_ln47           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0_load_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0_load_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="shiftreg_i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg_i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="gmem0_load_i_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="128" slack="0"/>
<pin id="52" dir="0" index="1" bw="128" slack="0"/>
<pin id="53" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_load_i_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln54_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="16" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="4" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln46_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_21_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_21/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln47_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln47_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln47_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="shiftreg_i_load_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="128" slack="1"/>
<pin id="95" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_i_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln52_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="128" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="lshr_ln_i_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="112" slack="0"/>
<pin id="103" dir="0" index="1" bw="128" slack="0"/>
<pin id="104" dir="0" index="2" bw="6" slack="0"/>
<pin id="105" dir="0" index="3" bw="8" slack="0"/>
<pin id="106" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln_i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln52_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="112" slack="0"/>
<pin id="113" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln47_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="112" slack="0"/>
<pin id="117" dir="0" index="1" bw="128" slack="1"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="shiftreg_i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="128" slack="0"/>
<pin id="122" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg_i "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="50" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="93" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="114"><net_src comp="101" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="42" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="130"><net_src comp="46" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="88" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input1 | {2 }
 - Input state : 
	Port: read_input_Pipeline_VITIS_LOOP_47_1 : gmem0_load_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_21 : 1
		icmp_ln47 : 2
		add_ln47 : 2
		br_ln47 : 3
		store_ln47 : 3
	State 2
		trunc_ln52 : 1
		lshr_ln_i : 1
		zext_ln52 : 2
		write_ln54 : 2
		store_ln47 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln47_fu_82        |    0    |    12   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln47_fu_76       |    0    |    9    |
|----------|------------------------------|---------|---------|
|   read   | gmem0_load_i_read_read_fu_50 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln54_write_fu_56    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln52_fu_96       |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|       lshr_ln_i_fu_101       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln52_fu_111       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    21   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_127    |    4   |
|shiftreg_i_reg_120|   128  |
+------------------+--------+
|       Total      |   132  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   132  |    -   |
+-----------+--------+--------+
|   Total   |   132  |   21   |
+-----------+--------+--------+
