{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 14:51:25 2011 " "Info: Processing started: Thu Jul 14 14:51:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PSM -c PSM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PSM -c PSM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_divider:inst3\|out_clk_r " "Info: Detected ripple clock \"clk_divider:inst3\|out_clk_r\" as buffer" {  } { { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } } { "c:/programs/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programs/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_divider:inst3\|out_clk_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 1 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register 74161:inst1\|f74161:sub\|87 memory ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg1 17.24 ns " "Info: Slack time is 17.24 ns for clock \"CLOCK_50\" between source register \"74161:inst1\|f74161:sub\|87\" and destination memory \"ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg1\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "260.01 MHz " "Info: Fmax is restricted to 260.01 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.034 ns + Largest register memory " "Info: + Largest register to memory requirement is 18.034 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.824 ns + Largest " "Info: + Largest clock skew is -1.824 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 1.866 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 1.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.571 ns) 0.571 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.571 ns) = 0.571 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.186 ns) + CELL(0.000 ns) 0.757 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.186 ns) + CELL(0.000 ns) = 0.757 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.186 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.427 ns) 1.866 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X41_Y2 16 " "Info: 3: + IC(0.682 ns) + CELL(0.427 ns) = 1.866 ns; Loc. = M4K_X41_Y2; Fanout = 16; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.998 ns ( 53.48 % ) " "Info: Total cell delay = 0.998 ns ( 53.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.868 ns ( 46.52 % ) " "Info: Total interconnect delay = 0.868 ns ( 46.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.866 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.186ns 0.682ns } { 0.000ns 0.571ns 0.000ns 0.427ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 3.690 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 3.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.571 ns) 0.571 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.571 ns) = 0.571 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.463 ns) 1.471 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(0.437 ns) + CELL(0.463 ns) = 1.471 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.000 ns) 2.654 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(1.183 ns) + CELL(0.000 ns) = 2.654 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.322 ns) 3.690 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X26_Y2_N29 5 " "Info: 4: + IC(0.714 ns) + CELL(0.322 ns) = 3.690 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.356 ns ( 36.75 % ) " "Info: Total cell delay = 1.356 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.334 ns ( 63.25 % ) " "Info: Total interconnect delay = 2.334 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.866 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.186ns 0.682ns } { 0.000ns 0.571ns 0.000ns 0.427ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.141 ns - " "Info: - Micro clock to output delay of source is 0.141 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.001 ns - " "Info: - Micro setup delay of destination is 0.001 ns" {  } { { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.866 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.186ns 0.682ns } { 0.000ns 0.571ns 0.000ns 0.427ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.794 ns - Longest register memory " "Info: - Longest register to memory delay is 0.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|87 1 REG LCFF_X26_Y2_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.086 ns) 0.794 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X41_Y2 16 " "Info: 2: + IC(0.708 ns) + CELL(0.086 ns) = 0.794 ns; Loc. = M4K_X41_Y2; Fanout = 16; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { 74161:inst1|f74161:sub|87 ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.086 ns ( 10.83 % ) " "Info: Total cell delay = 0.086 ns ( 10.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 89.17 % ) " "Info: Total interconnect delay = 0.708 ns ( 89.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { 74161:inst1|f74161:sub|87 ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.794 ns" { 74161:inst1|f74161:sub|87 {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.708ns } { 0.000ns 0.086ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.866 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.186ns 0.682ns } { 0.000ns 0.571ns 0.000ns 0.427ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { 74161:inst1|f74161:sub|87 ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.794 ns" { 74161:inst1|f74161:sub|87 {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.708ns } { 0.000ns 0.086ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register 74161:inst1\|f74161:sub\|87 register 74161:inst1\|f74161:sub\|87 215 ps " "Info: Minimum slack time is 215 ps for clock \"CLOCK_50\" between source register \"74161:inst1\|f74161:sub\|87\" and destination register \"74161:inst1\|f74161:sub\|87\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|87 1 REG LCFF_X26_Y2_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.184 ns) 0.184 ns 74161:inst1\|f74161:sub\|92~1 2 COMB LCCOMB_X26_Y2_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.184 ns) = 0.184 ns; Loc. = LCCOMB_X26_Y2_N28; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|92~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.184 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|92~1 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.042 ns) 0.226 ns 74161:inst1\|f74161:sub\|87 3 REG LCFF_X26_Y2_N29 5 " "Info: 3: + IC(0.000 ns) + CELL(0.042 ns) = 0.226 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.042 ns" { 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.226 ns ( 100.00 % ) " "Info: Total cell delay = 0.226 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.226 ns" { 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|92~1 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.184ns 0.042ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.011 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.011 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.690 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.571 ns) 0.571 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.571 ns) = 0.571 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.463 ns) 1.471 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(0.437 ns) + CELL(0.463 ns) = 1.471 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.000 ns) 2.654 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(1.183 ns) + CELL(0.000 ns) = 2.654 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.322 ns) 3.690 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X26_Y2_N29 5 " "Info: 4: + IC(0.714 ns) + CELL(0.322 ns) = 3.690 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.356 ns ( 36.75 % ) " "Info: Total cell delay = 1.356 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.334 ns ( 63.25 % ) " "Info: Total interconnect delay = 2.334 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 3.690 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 3.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.571 ns) 0.571 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.571 ns) = 0.571 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.463 ns) 1.471 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(0.437 ns) + CELL(0.463 ns) = 1.471 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.000 ns) 2.654 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(1.183 ns) + CELL(0.000 ns) = 2.654 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.322 ns) 3.690 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X26_Y2_N29 5 " "Info: 4: + IC(0.714 ns) + CELL(0.322 ns) = 3.690 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.356 ns ( 36.75 % ) " "Info: Total cell delay = 1.356 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.334 ns ( 63.25 % ) " "Info: Total interconnect delay = 2.334 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.141 ns - " "Info: - Micro clock to output delay of source is 0.141 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.152 ns + " "Info: + Micro hold delay of destination is 0.152 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.226 ns" { 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|92~1 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.184ns 0.042ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74161:inst1\|f74161:sub\|9 IN2 CLOCK_50 -0.814 ns register " "Info: tsu for register \"74161:inst1\|f74161:sub\|9\" (data pin = \"IN2\", clock pin = \"CLOCK_50\") is -0.814 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.908 ns + Longest pin register " "Info: + Longest pin to register delay is 2.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.581 ns) 0.581 ns IN2 1 PIN PIN_M22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.581 ns) = 0.581 ns; Loc. = PIN_M22; Fanout = 1; PIN Node = 'IN2'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 416 184 352 432 "IN2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.107 ns) 1.636 ns 74151:inst\|f74151:sub\|81~0 2 COMB LCCOMB_X26_Y2_N30 5 " "Info: 2: + IC(0.948 ns) + CELL(0.107 ns) = 1.636 ns; Loc. = LCCOMB_X26_Y2_N30; Fanout = 5; COMB Node = '74151:inst\|f74151:sub\|81~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { IN2 74151:inst|f74151:sub|81~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.178 ns) 2.147 ns 74161:inst1\|f74161:sub\|75~0 3 COMB LCCOMB_X26_Y2_N20 1 " "Info: 3: + IC(0.333 ns) + CELL(0.178 ns) = 2.147 ns; Loc. = LCCOMB_X26_Y2_N20; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|75~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { 74151:inst|f74151:sub|81~0 74161:inst1|f74161:sub|75~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.059 ns) 2.866 ns 74161:inst1\|f74161:sub\|75~1 4 COMB LCCOMB_X26_Y2_N22 1 " "Info: 4: + IC(0.660 ns) + CELL(0.059 ns) = 2.866 ns; Loc. = LCCOMB_X26_Y2_N22; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|75~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { 74161:inst1|f74161:sub|75~0 74161:inst1|f74161:sub|75~1 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.042 ns) 2.908 ns 74161:inst1\|f74161:sub\|9 5 REG LCFF_X26_Y2_N23 7 " "Info: 5: + IC(0.000 ns) + CELL(0.042 ns) = 2.908 ns; Loc. = LCFF_X26_Y2_N23; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.042 ns" { 74161:inst1|f74161:sub|75~1 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.967 ns ( 33.25 % ) " "Info: Total cell delay = 0.967 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.941 ns ( 66.75 % ) " "Info: Total interconnect delay = 1.941 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { IN2 74151:inst|f74151:sub|81~0 74161:inst1|f74161:sub|75~0 74161:inst1|f74161:sub|75~1 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { IN2 {} IN2~combout {} 74151:inst|f74151:sub|81~0 {} 74161:inst1|f74161:sub|75~0 {} 74161:inst1|f74161:sub|75~1 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.948ns 0.333ns 0.660ns 0.000ns } { 0.000ns 0.581ns 0.107ns 0.178ns 0.059ns 0.042ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.032 ns + " "Info: + Micro setup delay of destination is -0.032 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.690 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 3.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.571 ns) 0.571 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.571 ns) = 0.571 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.463 ns) 1.471 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(0.437 ns) + CELL(0.463 ns) = 1.471 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.000 ns) 2.654 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(1.183 ns) + CELL(0.000 ns) = 2.654 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.322 ns) 3.690 ns 74161:inst1\|f74161:sub\|9 4 REG LCFF_X26_Y2_N23 7 " "Info: 4: + IC(0.714 ns) + CELL(0.322 ns) = 3.690 ns; Loc. = LCFF_X26_Y2_N23; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.356 ns ( 36.75 % ) " "Info: Total cell delay = 1.356 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.334 ns ( 63.25 % ) " "Info: Total interconnect delay = 2.334 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { IN2 74151:inst|f74151:sub|81~0 74161:inst1|f74161:sub|75~0 74161:inst1|f74161:sub|75~1 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { IN2 {} IN2~combout {} 74151:inst|f74151:sub|81~0 {} 74161:inst1|f74161:sub|75~0 {} 74161:inst1|f74161:sub|75~1 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.948ns 0.333ns 0.660ns 0.000ns } { 0.000ns 0.581ns 0.107ns 0.178ns 0.059ns 0.042ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 Y ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\] 7.116 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"Y\" through memory \"ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\]\" is 7.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 1.848 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 1.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.571 ns) 0.571 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.571 ns) = 0.571 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.186 ns) + CELL(0.000 ns) 0.757 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.186 ns) + CELL(0.000 ns) = 0.757 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.186 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.409 ns) 1.848 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\] 3 MEM M4K_X41_Y2 2 " "Info: 3: + IC(0.682 ns) + CELL(0.409 ns) = 1.848 ns; Loc. = M4K_X41_Y2; Fanout = 2; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\]'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns ( 53.03 % ) " "Info: Total cell delay = 0.980 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.868 ns ( 46.97 % ) " "Info: Total interconnect delay = 0.868 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.848 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.186ns 0.682ns } { 0.000ns 0.571ns 0.000ns 0.409ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.122 ns + " "Info: + Micro clock to output delay of source is 0.122 ns" {  } { { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.146 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.054 ns) 0.054 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\] 1 MEM M4K_X41_Y2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.054 ns) = 0.054 ns; Loc. = M4K_X41_Y2; Fanout = 2; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\]'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.059 ns) 1.157 ns 74151:inst\|f74151:sub\|77~0 2 COMB LCCOMB_X26_Y2_N10 1 " "Info: 2: + IC(1.044 ns) + CELL(0.059 ns) = 1.157 ns; Loc. = LCCOMB_X26_Y2_N10; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|77~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] 74151:inst|f74151:sub|77~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 632 696 488 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.180 ns) 1.449 ns 74151:inst\|f74151:sub\|77~1 3 COMB LCCOMB_X26_Y2_N12 5 " "Info: 3: + IC(0.112 ns) + CELL(0.180 ns) = 1.449 ns; Loc. = LCCOMB_X26_Y2_N12; Fanout = 5; COMB Node = '74151:inst\|f74151:sub\|77~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.292 ns" { 74151:inst|f74151:sub|77~0 74151:inst|f74151:sub|77~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 632 696 488 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.180 ns) 2.537 ns 74151:inst\|f74151:sub\|81~1 4 COMB LCCOMB_X26_Y2_N0 1 " "Info: 4: + IC(0.908 ns) + CELL(0.180 ns) = 2.537 ns; Loc. = LCCOMB_X26_Y2_N0; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|81~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(1.658 ns) 5.146 ns Y 5 PIN PIN_V4 0 " "Info: 5: + IC(0.951 ns) + CELL(1.658 ns) = 5.146 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 416 472 648 432 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.131 ns ( 41.41 % ) " "Info: Total cell delay = 2.131 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.015 ns ( 58.59 % ) " "Info: Total interconnect delay = 3.015 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] 74151:inst|f74151:sub|77~0 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] {} 74151:inst|f74151:sub|77~0 {} 74151:inst|f74151:sub|77~1 {} 74151:inst|f74151:sub|81~1 {} Y {} } { 0.000ns 1.044ns 0.112ns 0.908ns 0.951ns } { 0.054ns 0.059ns 0.180ns 0.180ns 1.658ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.848 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.186ns 0.682ns } { 0.000ns 0.571ns 0.000ns 0.409ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] 74151:inst|f74151:sub|77~0 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] {} 74151:inst|f74151:sub|77~0 {} 74151:inst|f74151:sub|77~1 {} 74151:inst|f74151:sub|81~1 {} Y {} } { 0.000ns 1.044ns 0.112ns 0.908ns 0.951ns } { 0.054ns 0.059ns 0.180ns 0.180ns 1.658ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN7 Y 5.113 ns Longest " "Info: Longest tpd from source pin \"IN7\" to destination pin \"Y\" is 5.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.571 ns) 0.571 ns IN7 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.571 ns) = 0.571 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'IN7'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 496 184 352 512 "IN7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.107 ns) 1.416 ns 74151:inst\|f74151:sub\|77~1 2 COMB LCCOMB_X26_Y2_N12 5 " "Info: 2: + IC(0.738 ns) + CELL(0.107 ns) = 1.416 ns; Loc. = LCCOMB_X26_Y2_N12; Fanout = 5; COMB Node = '74151:inst\|f74151:sub\|77~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { IN7 74151:inst|f74151:sub|77~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 632 696 488 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.180 ns) 2.504 ns 74151:inst\|f74151:sub\|81~1 3 COMB LCCOMB_X26_Y2_N0 1 " "Info: 3: + IC(0.908 ns) + CELL(0.180 ns) = 2.504 ns; Loc. = LCCOMB_X26_Y2_N0; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|81~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(1.658 ns) 5.113 ns Y 4 PIN PIN_V4 0 " "Info: 4: + IC(0.951 ns) + CELL(1.658 ns) = 5.113 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 416 472 648 432 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.516 ns ( 49.21 % ) " "Info: Total cell delay = 2.516 ns ( 49.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.597 ns ( 50.79 % ) " "Info: Total interconnect delay = 2.597 ns ( 50.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.113 ns" { IN7 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.113 ns" { IN7 {} IN7~combout {} 74151:inst|f74151:sub|77~1 {} 74151:inst|f74151:sub|81~1 {} Y {} } { 0.000ns 0.000ns 0.738ns 0.908ns 0.951ns } { 0.000ns 0.571ns 0.107ns 0.180ns 1.658ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74161:inst1\|f74161:sub\|87 IN6 CLOCK_50 1.909 ns register " "Info: th for register \"74161:inst1\|f74161:sub\|87\" (data pin = \"IN6\", clock pin = \"CLOCK_50\") is 1.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.690 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.571 ns) 0.571 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.571 ns) = 0.571 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.463 ns) 1.471 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(0.437 ns) + CELL(0.463 ns) = 1.471 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.000 ns) 2.654 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(1.183 ns) + CELL(0.000 ns) = 2.654 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.322 ns) 3.690 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X26_Y2_N29 5 " "Info: 4: + IC(0.714 ns) + CELL(0.322 ns) = 3.690 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.356 ns ( 36.75 % ) " "Info: Total cell delay = 1.356 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.334 ns ( 63.25 % ) " "Info: Total interconnect delay = 2.334 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.152 ns + " "Info: + Micro hold delay of destination is 0.152 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.933 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.551 ns) 0.551 ns IN6 1 PIN PIN_U11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.551 ns) = 0.551 ns; Loc. = PIN_U11; Fanout = 1; PIN Node = 'IN6'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 480 184 352 496 "IN6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.059 ns) 1.001 ns 74151:inst\|f74151:sub\|77~1 2 COMB LCCOMB_X26_Y2_N12 5 " "Info: 2: + IC(0.391 ns) + CELL(0.059 ns) = 1.001 ns; Loc. = LCCOMB_X26_Y2_N12; Fanout = 5; COMB Node = '74151:inst\|f74151:sub\|77~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { IN6 74151:inst|f74151:sub|77~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 632 696 488 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.180 ns) 1.295 ns 74161:inst1\|f74161:sub\|92~0 3 COMB LCCOMB_X26_Y2_N2 1 " "Info: 3: + IC(0.114 ns) + CELL(0.180 ns) = 1.295 ns; Loc. = LCCOMB_X26_Y2_N2; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|92~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { 74151:inst|f74151:sub|77~1 74161:inst1|f74161:sub|92~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.059 ns) 1.891 ns 74161:inst1\|f74161:sub\|92~1 4 COMB LCCOMB_X26_Y2_N28 1 " "Info: 4: + IC(0.537 ns) + CELL(0.059 ns) = 1.891 ns; Loc. = LCCOMB_X26_Y2_N28; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|92~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { 74161:inst1|f74161:sub|92~0 74161:inst1|f74161:sub|92~1 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.042 ns) 1.933 ns 74161:inst1\|f74161:sub\|87 5 REG LCFF_X26_Y2_N29 5 " "Info: 5: + IC(0.000 ns) + CELL(0.042 ns) = 1.933 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.042 ns" { 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.891 ns ( 46.09 % ) " "Info: Total cell delay = 0.891 ns ( 46.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 53.91 % ) " "Info: Total interconnect delay = 1.042 ns ( 53.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { IN6 74151:inst|f74151:sub|77~1 74161:inst1|f74161:sub|92~0 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.933 ns" { IN6 {} IN6~combout {} 74151:inst|f74151:sub|77~1 {} 74161:inst1|f74161:sub|92~0 {} 74161:inst1|f74161:sub|92~1 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.391ns 0.114ns 0.537ns 0.000ns } { 0.000ns 0.551ns 0.059ns 0.180ns 0.059ns 0.042ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.437ns 1.183ns 0.714ns } { 0.000ns 0.571ns 0.463ns 0.000ns 0.322ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { IN6 74151:inst|f74151:sub|77~1 74161:inst1|f74161:sub|92~0 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.933 ns" { IN6 {} IN6~combout {} 74151:inst|f74151:sub|77~1 {} 74161:inst1|f74161:sub|92~0 {} 74161:inst1|f74161:sub|92~1 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.391ns 0.114ns 0.537ns 0.000ns } { 0.000ns 0.551ns 0.059ns 0.180ns 0.059ns 0.042ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "CLOCK_50 OUT6 ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[14\] 4.037 ns memory " "Info: Minimum tco from clock \"CLOCK_50\" to destination pin \"OUT6\" through memory \"ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[14\]\" is 4.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 1.848 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to source memory is 1.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.571 ns) 0.571 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.571 ns) = 0.571 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.186 ns) + CELL(0.000 ns) 0.757 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.186 ns) + CELL(0.000 ns) = 0.757 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.186 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.409 ns) 1.848 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[14\] 3 MEM M4K_X41_Y2 1 " "Info: 3: + IC(0.682 ns) + CELL(0.409 ns) = 1.848 ns; Loc. = M4K_X41_Y2; Fanout = 1; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[14\]'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns ( 53.03 % ) " "Info: Total cell delay = 0.980 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.868 ns ( 46.97 % ) " "Info: Total interconnect delay = 0.868 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.848 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] {} } { 0.000ns 0.000ns 0.186ns 0.682ns } { 0.000ns 0.571ns 0.000ns 0.409ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.122 ns + " "Info: + Micro clock to output delay of source is 0.122 ns" {  } { { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.067 ns + Shortest memory pin " "Info: + Shortest memory to pin delay is 2.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.054 ns) 0.054 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[14\] 1 MEM M4K_X41_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.054 ns) = 0.054 ns; Loc. = M4K_X41_Y2; Fanout = 1; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[14\]'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(1.548 ns) 2.067 ns OUT6 2 PIN PIN_Y18 0 " "Info: 2: + IC(0.465 ns) + CELL(1.548 ns) = 2.067 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'OUT6'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] OUT6 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 344 768 944 360 "OUT6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.602 ns ( 77.50 % ) " "Info: Total cell delay = 1.602 ns ( 77.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 22.50 % ) " "Info: Total interconnect delay = 0.465 ns ( 22.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] OUT6 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.067 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] {} OUT6 {} } { 0.000ns 0.465ns } { 0.054ns 1.548ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.848 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] {} } { 0.000ns 0.000ns 0.186ns 0.682ns } { 0.000ns 0.571ns 0.000ns 0.409ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] OUT6 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.067 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[14] {} OUT6 {} } { 0.000ns 0.465ns } { 0.054ns 1.548ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN3 Y 4.019 ns Shortest " "Info: Shortest tpd from source pin \"IN3\" to destination pin \"Y\" is 4.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.551 ns) 0.551 ns IN3 1 PIN PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.551 ns) = 0.551 ns; Loc. = PIN_V12; Fanout = 1; PIN Node = 'IN3'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN3 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 432 184 352 448 "IN3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.175 ns) 1.018 ns 74151:inst\|f74151:sub\|81~0 2 COMB LCCOMB_X26_Y2_N30 5 " "Info: 2: + IC(0.292 ns) + CELL(0.175 ns) = 1.018 ns; Loc. = LCCOMB_X26_Y2_N30; Fanout = 5; COMB Node = '74151:inst\|f74151:sub\|81~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { IN3 74151:inst|f74151:sub|81~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.059 ns) 1.410 ns 74151:inst\|f74151:sub\|81~1 3 COMB LCCOMB_X26_Y2_N0 1 " "Info: 3: + IC(0.333 ns) + CELL(0.059 ns) = 1.410 ns; Loc. = LCCOMB_X26_Y2_N0; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|81~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { 74151:inst|f74151:sub|81~0 74151:inst|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(1.658 ns) 4.019 ns Y 4 PIN PIN_V4 0 " "Info: 4: + IC(0.951 ns) + CELL(1.658 ns) = 4.019 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 416 472 648 432 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.443 ns ( 60.79 % ) " "Info: Total cell delay = 2.443 ns ( 60.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.576 ns ( 39.21 % ) " "Info: Total interconnect delay = 1.576 ns ( 39.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.019 ns" { IN3 74151:inst|f74151:sub|81~0 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.019 ns" { IN3 {} IN3~combout {} 74151:inst|f74151:sub|81~0 {} 74151:inst|f74151:sub|81~1 {} Y {} } { 0.000ns 0.000ns 0.292ns 0.333ns 0.951ns } { 0.000ns 0.551ns 0.175ns 0.059ns 1.658ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_FAST" "" "Info: All timing requirements were met for fast timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for fast timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_divider:inst3\|out_clk_r " "Info: Detected ripple clock \"clk_divider:inst3\|out_clk_r\" as buffer" {  } { { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } } { "c:/programs/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programs/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_divider:inst3\|out_clk_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 1 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register 74161:inst1\|f74161:sub\|99 memory ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg2 13.608 ns " "Info: Slack time is 13.608 ns for clock \"CLOCK_50\" between source register \"74161:inst1\|f74161:sub\|99\" and destination memory \"ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg2\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "156.45 MHz 6.392 ns " "Info: Fmax is 156.45 MHz (period= 6.392 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.643 ns + Largest register memory " "Info: + Largest register to memory requirement is 15.643 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.040 ns + Largest " "Info: + Largest clock skew is -4.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.944 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.747 ns) 2.944 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X41_Y2 16 " "Info: 3: + IC(0.933 ns) + CELL(0.747 ns) = 2.944 ns; Loc. = M4K_X41_Y2; Fanout = 16; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.22 % ) " "Info: Total cell delay = 1.773 ns ( 60.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 39.78 % ) " "Info: Total interconnect delay = 1.171 ns ( 39.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.984 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.879 ns) 3.038 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(1.133 ns) + CELL(0.879 ns) = 3.038 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.000 ns) 5.392 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(2.354 ns) + CELL(0.000 ns) = 5.392 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 6.984 ns 74161:inst1\|f74161:sub\|99 4 REG LCFF_X26_Y2_N19 4 " "Info: 4: + IC(0.990 ns) + CELL(0.602 ns) = 6.984 ns; Loc. = LCFF_X26_Y2_N19; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.90 % ) " "Info: Total cell delay = 2.507 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.477 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.477 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns - " "Info: - Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.035 ns - Longest register memory " "Info: - Longest register to memory delay is 2.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|99 1 REG LCFF_X26_Y2_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N19; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.159 ns) 2.035 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X41_Y2 16 " "Info: 2: + IC(1.876 ns) + CELL(0.159 ns) = 2.035 ns; Loc. = M4K_X41_Y2; Fanout = 16; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { 74161:inst1|f74161:sub|99 ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.159 ns ( 7.81 % ) " "Info: Total cell delay = 0.159 ns ( 7.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.876 ns ( 92.19 % ) " "Info: Total interconnect delay = 1.876 ns ( 92.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { 74161:inst1|f74161:sub|99 ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { 74161:inst1|f74161:sub|99 {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 1.876ns } { 0.000ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { 74161:inst1|f74161:sub|99 ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { 74161:inst1|f74161:sub|99 {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 1.876ns } { 0.000ns 0.159ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register 74161:inst1\|f74161:sub\|87 register 74161:inst1\|f74161:sub\|87 445 ps " "Info: Minimum slack time is 445 ps for clock \"CLOCK_50\" between source register \"74161:inst1\|f74161:sub\|87\" and destination register \"74161:inst1\|f74161:sub\|87\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|87 1 REG LCFF_X26_Y2_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns 74161:inst1\|f74161:sub\|92~1 2 COMB LCCOMB_X26_Y2_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X26_Y2_N28; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|92~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|92~1 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns 74161:inst1\|f74161:sub\|87 3 REG LCFF_X26_Y2_N29 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|92~1 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.984 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.879 ns) 3.038 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(1.133 ns) + CELL(0.879 ns) = 3.038 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.000 ns) 5.392 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(2.354 ns) + CELL(0.000 ns) = 5.392 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 6.984 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X26_Y2_N29 5 " "Info: 4: + IC(0.990 ns) + CELL(0.602 ns) = 6.984 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.90 % ) " "Info: Total cell delay = 2.507 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.477 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.477 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.984 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 6.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.879 ns) 3.038 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(1.133 ns) + CELL(0.879 ns) = 3.038 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.000 ns) 5.392 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(2.354 ns) + CELL(0.000 ns) = 5.392 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 6.984 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X26_Y2_N29 5 " "Info: 4: + IC(0.990 ns) + CELL(0.602 ns) = 6.984 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.90 % ) " "Info: Total cell delay = 2.507 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.477 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.477 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { 74161:inst1|f74161:sub|87 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { 74161:inst1|f74161:sub|87 {} 74161:inst1|f74161:sub|92~1 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74161:inst1\|f74161:sub\|9 IN2 CLOCK_50 -0.130 ns register " "Info: tsu for register \"74161:inst1\|f74161:sub\|9\" (data pin = \"IN2\", clock pin = \"CLOCK_50\") is -0.130 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.892 ns + Longest pin register " "Info: + Longest pin to register delay is 6.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns IN2 1 PIN PIN_M22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 1; PIN Node = 'IN2'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 416 184 352 432 "IN2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.239 ns) + CELL(0.322 ns) 3.597 ns 74151:inst\|f74151:sub\|81~0 2 COMB LCCOMB_X26_Y2_N30 5 " "Info: 2: + IC(2.239 ns) + CELL(0.322 ns) = 3.597 ns; Loc. = LCCOMB_X26_Y2_N30; Fanout = 5; COMB Node = '74151:inst\|f74151:sub\|81~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { IN2 74151:inst|f74151:sub|81~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.521 ns) 4.964 ns 74161:inst1\|f74161:sub\|75~0 3 COMB LCCOMB_X26_Y2_N20 1 " "Info: 3: + IC(0.846 ns) + CELL(0.521 ns) = 4.964 ns; Loc. = LCCOMB_X26_Y2_N20; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|75~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { 74151:inst|f74151:sub|81~0 74161:inst1|f74161:sub|75~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.178 ns) 6.796 ns 74161:inst1\|f74161:sub\|75~1 4 COMB LCCOMB_X26_Y2_N22 1 " "Info: 4: + IC(1.654 ns) + CELL(0.178 ns) = 6.796 ns; Loc. = LCCOMB_X26_Y2_N22; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|75~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { 74161:inst1|f74161:sub|75~0 74161:inst1|f74161:sub|75~1 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.892 ns 74161:inst1\|f74161:sub\|9 5 REG LCFF_X26_Y2_N23 7 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 6.892 ns; Loc. = LCFF_X26_Y2_N23; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { 74161:inst1|f74161:sub|75~1 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.153 ns ( 31.24 % ) " "Info: Total cell delay = 2.153 ns ( 31.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 68.76 % ) " "Info: Total interconnect delay = 4.739 ns ( 68.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { IN2 74151:inst|f74151:sub|81~0 74161:inst1|f74161:sub|75~0 74161:inst1|f74161:sub|75~1 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { IN2 {} IN2~combout {} 74151:inst|f74151:sub|81~0 {} 74161:inst1|f74161:sub|75~0 {} 74161:inst1|f74161:sub|75~1 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.239ns 0.846ns 1.654ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.984 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.879 ns) 3.038 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(1.133 ns) + CELL(0.879 ns) = 3.038 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.000 ns) 5.392 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(2.354 ns) + CELL(0.000 ns) = 5.392 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 6.984 ns 74161:inst1\|f74161:sub\|9 4 REG LCFF_X26_Y2_N23 7 " "Info: 4: + IC(0.990 ns) + CELL(0.602 ns) = 6.984 ns; Loc. = LCFF_X26_Y2_N23; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.90 % ) " "Info: Total cell delay = 2.507 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.477 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.477 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { IN2 74151:inst|f74151:sub|81~0 74161:inst1|f74161:sub|75~0 74161:inst1|f74161:sub|75~1 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { IN2 {} IN2~combout {} 74151:inst|f74151:sub|81~0 {} 74161:inst1|f74161:sub|75~0 {} 74161:inst1|f74161:sub|75~1 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.239ns 0.846ns 1.654ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.521ns 0.178ns 0.096ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 Y ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\] 15.180 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"Y\" through memory \"ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\]\" is 15.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.921 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 2.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.724 ns) 2.921 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\] 3 MEM M4K_X41_Y2 2 " "Info: 3: + IC(0.933 ns) + CELL(0.724 ns) = 2.921 ns; Loc. = M4K_X41_Y2; Fanout = 2; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\]'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 59.91 % ) " "Info: Total cell delay = 1.750 ns ( 59.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 40.09 % ) " "Info: Total interconnect delay = 1.171 ns ( 40.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.025 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\] 1 MEM M4K_X41_Y2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y2; Fanout = 2; MEM Node = 'ROM64x16:inst4\|altsyncram:altsyncram_component\|altsyncram_nk71:auto_generated\|q_a\[5\]'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_nk71.tdf" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/db/altsyncram_nk71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.607 ns) + CELL(0.178 ns) 2.883 ns 74151:inst\|f74151:sub\|77~0 2 COMB LCCOMB_X26_Y2_N10 1 " "Info: 2: + IC(2.607 ns) + CELL(0.178 ns) = 2.883 ns; Loc. = LCCOMB_X26_Y2_N10; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|77~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] 74151:inst|f74151:sub|77~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 632 696 488 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 3.740 ns 74151:inst\|f74151:sub\|77~1 3 COMB LCCOMB_X26_Y2_N12 5 " "Info: 3: + IC(0.312 ns) + CELL(0.545 ns) = 3.740 ns; Loc. = LCCOMB_X26_Y2_N12; Fanout = 5; COMB Node = '74151:inst\|f74151:sub\|77~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { 74151:inst|f74151:sub|77~0 74151:inst|f74151:sub|77~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 632 696 488 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.545 ns) 6.404 ns 74151:inst\|f74151:sub\|81~1 4 COMB LCCOMB_X26_Y2_N0 1 " "Info: 4: + IC(2.119 ns) + CELL(0.545 ns) = 6.404 ns; Loc. = LCCOMB_X26_Y2_N0; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|81~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.476 ns) + CELL(3.145 ns) 12.025 ns Y 5 PIN PIN_V4 0 " "Info: 5: + IC(2.476 ns) + CELL(3.145 ns) = 12.025 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 416 472 648 432 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.511 ns ( 37.51 % ) " "Info: Total cell delay = 4.511 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.514 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.514 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.025 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] 74151:inst|f74151:sub|77~0 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.025 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] {} 74151:inst|f74151:sub|77~0 {} 74151:inst|f74151:sub|77~1 {} 74151:inst|f74151:sub|81~1 {} Y {} } { 0.000ns 2.607ns 0.312ns 2.119ns 2.476ns } { 0.098ns 0.178ns 0.545ns 0.545ns 3.145ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { CLOCK_50 CLOCK_50~clkctrl ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.025 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] 74151:inst|f74151:sub|77~0 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.025 ns" { ROM64x16:inst4|altsyncram:altsyncram_component|altsyncram_nk71:auto_generated|q_a[5] {} 74151:inst|f74151:sub|77~0 {} 74151:inst|f74151:sub|77~1 {} 74151:inst|f74151:sub|81~1 {} Y {} } { 0.000ns 2.607ns 0.312ns 2.119ns 2.476ns } { 0.098ns 0.178ns 0.545ns 0.545ns 3.145ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN5 Y 11.467 ns Longest " "Info: Longest tpd from source pin \"IN5\" to destination pin \"Y\" is 11.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns IN5 1 PIN PIN_U12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 1; PIN Node = 'IN5'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 464 184 352 480 "IN5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.516 ns) 2.325 ns 74151:inst\|f74151:sub\|77~0 2 COMB LCCOMB_X26_Y2_N10 1 " "Info: 2: + IC(0.803 ns) + CELL(0.516 ns) = 2.325 ns; Loc. = LCCOMB_X26_Y2_N10; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|77~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { IN5 74151:inst|f74151:sub|77~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 632 696 488 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 3.182 ns 74151:inst\|f74151:sub\|77~1 3 COMB LCCOMB_X26_Y2_N12 5 " "Info: 3: + IC(0.312 ns) + CELL(0.545 ns) = 3.182 ns; Loc. = LCCOMB_X26_Y2_N12; Fanout = 5; COMB Node = '74151:inst\|f74151:sub\|77~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { 74151:inst|f74151:sub|77~0 74151:inst|f74151:sub|77~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 632 696 488 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.545 ns) 5.846 ns 74151:inst\|f74151:sub\|81~1 4 COMB LCCOMB_X26_Y2_N0 1 " "Info: 4: + IC(2.119 ns) + CELL(0.545 ns) = 5.846 ns; Loc. = LCCOMB_X26_Y2_N0; Fanout = 1; COMB Node = '74151:inst\|f74151:sub\|81~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.476 ns) + CELL(3.145 ns) 11.467 ns Y 5 PIN PIN_V4 0 " "Info: 5: + IC(2.476 ns) + CELL(3.145 ns) = 11.467 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 416 472 648 432 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.757 ns ( 50.20 % ) " "Info: Total cell delay = 5.757 ns ( 50.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.710 ns ( 49.80 % ) " "Info: Total interconnect delay = 5.710 ns ( 49.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.467 ns" { IN5 74151:inst|f74151:sub|77~0 74151:inst|f74151:sub|77~1 74151:inst|f74151:sub|81~1 Y } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.467 ns" { IN5 {} IN5~combout {} 74151:inst|f74151:sub|77~0 {} 74151:inst|f74151:sub|77~1 {} 74151:inst|f74151:sub|81~1 {} Y {} } { 0.000ns 0.000ns 0.803ns 0.312ns 2.119ns 2.476ns } { 0.000ns 1.006ns 0.516ns 0.545ns 0.545ns 3.145ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74161:inst1\|f74161:sub\|87 IN6 CLOCK_50 2.533 ns register " "Info: th for register \"74161:inst1\|f74161:sub\|87\" (data pin = \"IN6\", clock pin = \"CLOCK_50\") is 2.533 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.984 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 256 -32 136 272 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.879 ns) 3.038 ns clk_divider:inst3\|out_clk_r 2 REG LCFF_X7_Y15_N9 2 " "Info: 2: + IC(1.133 ns) + CELL(0.879 ns) = 3.038 ns; Loc. = LCFF_X7_Y15_N9; Fanout = 2; REG Node = 'clk_divider:inst3\|out_clk_r'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { CLOCK_50 clk_divider:inst3|out_clk_r } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.000 ns) 5.392 ns clk_divider:inst3\|out_clk_r~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(2.354 ns) + CELL(0.000 ns) = 5.392 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk_divider:inst3\|out_clk_r~clkctrl'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl } "NODE_NAME" } } { "clk_divider.vhd" "" { Text "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/clk_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 6.984 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X26_Y2_N29 5 " "Info: 4: + IC(0.990 ns) + CELL(0.602 ns) = 6.984 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.90 % ) " "Info: Total cell delay = 2.507 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.477 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.477 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.737 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns IN6 1 PIN PIN_U11 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 1; PIN Node = 'IN6'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6 } "NODE_NAME" } } { "PSM.bdf" "" { Schematic "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.bdf" { { 480 184 352 496 "IN6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.178 ns) 2.133 ns 74151:inst\|f74151:sub\|77~1 2 COMB LCCOMB_X26_Y2_N12 5 " "Info: 2: + IC(0.949 ns) + CELL(0.178 ns) = 2.133 ns; Loc. = LCCOMB_X26_Y2_N12; Fanout = 5; COMB Node = '74151:inst\|f74151:sub\|77~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { IN6 74151:inst|f74151:sub|77~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 632 696 488 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.545 ns) 2.999 ns 74161:inst1\|f74161:sub\|92~0 3 COMB LCCOMB_X26_Y2_N2 1 " "Info: 3: + IC(0.321 ns) + CELL(0.545 ns) = 2.999 ns; Loc. = LCCOMB_X26_Y2_N2; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|92~0'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { 74151:inst|f74151:sub|77~1 74161:inst1|f74161:sub|92~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.178 ns) 4.641 ns 74161:inst1\|f74161:sub\|92~1 4 COMB LCCOMB_X26_Y2_N28 1 " "Info: 4: + IC(1.464 ns) + CELL(0.178 ns) = 4.641 ns; Loc. = LCCOMB_X26_Y2_N28; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|92~1'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { 74161:inst1|f74161:sub|92~0 74161:inst1|f74161:sub|92~1 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.737 ns 74161:inst1\|f74161:sub\|87 5 REG LCFF_X26_Y2_N29 5 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 4.737 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/programs/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.003 ns ( 42.28 % ) " "Info: Total cell delay = 2.003 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.734 ns ( 57.72 % ) " "Info: Total interconnect delay = 2.734 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { IN6 74151:inst|f74151:sub|77~1 74161:inst1|f74161:sub|92~0 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { IN6 {} IN6~combout {} 74151:inst|f74151:sub|77~1 {} 74161:inst1|f74161:sub|92~0 {} 74161:inst1|f74161:sub|92~1 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.949ns 0.321ns 1.464ns 0.000ns } { 0.000ns 1.006ns 0.178ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { CLOCK_50 clk_divider:inst3|out_clk_r clk_divider:inst3|out_clk_r~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_divider:inst3|out_clk_r {} clk_divider:inst3|out_clk_r~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.133ns 2.354ns 0.990ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programs/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { IN6 74151:inst|f74151:sub|77~1 74161:inst1|f74161:sub|92~0 74161:inst1|f74161:sub|92~1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programs/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { IN6 {} IN6~combout {} 74151:inst|f74151:sub|77~1 {} 74161:inst1|f74161:sub|92~0 {} 74161:inst1|f74161:sub|92~1 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.949ns 0.321ns 1.464ns 0.000ns } { 0.000ns 1.006ns 0.178ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.tan.smsg " "Info: Generated suppressed messages file C:/Courses/EECE259/2011/Lecture 1/FPGA/PSM_DE1/PSM.tan.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 14:51:26 2011 " "Info: Processing ended: Thu Jul 14 14:51:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
