/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\methods\T_call_expr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\testing.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-processor.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-hindsight.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-device.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_call_expr.h"
#include "T_call_expr-protos.c"

static attr_value_t get_runtest(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v3_value UNUSED ;
    memset((void *)&v3_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v6_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v6_value, 0, sizeof(attr_value_t ));
        {
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            attr_value_t v8_value UNUSED ;
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            memset((void *)&v8_value, 0, sizeof(attr_value_t ));
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            {
                bool v9_result UNUSED  = 1;
                {
                    #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
                    bool v10_ok UNUSED  = 0;
                    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
                    _DML_M_mark(_dev);
                    _DML_M_b__g__mark(_dev, 4, 7);
                    _DML_M_ret(_dev, 0);
                    v10_ok = _dev->called && _dev->b.g.called[4][7];
                    v10_ok = (v10_ok && _DML_M_ret(_dev, 3) == 3) && _DML_M_b__g__ret(_dev, 5, 4) == 9;
                    v10_ok = v10_ok && _DML_M_zero(_dev) == 0;
                    _dev->fun = ext_fun;
                    v10_ok = v10_ok && _dev->fun() == 5;
                    #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
                    v9_result = v10_ok;
                    #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
                }
                v8_value = SIM_make_attr_boolean(v9_result);
            }
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            v6_value = v8_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3_value = v6_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 130 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    _val0 = v3_value;
    return _val0;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v14__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v14__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v14__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v15__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v15__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v15__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v16__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v16__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v16__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v17__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v17__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v17__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v22__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v22__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v22__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v23__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v23__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v23__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v24__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v24__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v24__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v25__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v25__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v25__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v30__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v30__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v30__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v31__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v31__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v31__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v32__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v32__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v32__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v33__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v33__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v33__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v38__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 2, connection, offset, size, after_read, user_data, &v38__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        handle = v38__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v39__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 2, connection, offset, size, after_write, user_data, &v39__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        handle = v39__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v40__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 2, connection, offset, size, before_read, user_data, &v40__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        handle = v40__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v41__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 2, connection, offset, size, before_write, user_data, &v41__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        handle = v41__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__2(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 2, callback))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v46__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 3, connection, offset, size, after_read, user_data, &v46__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        handle = v46__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v47__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 3, connection, offset, size, after_write, user_data, &v47__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        handle = v47__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v48__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 3, connection, offset, size, before_read, user_data, &v48__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        handle = v48__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v49__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 3, connection, offset, size, before_write, user_data, &v49__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        handle = v49__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__3(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 3, callback))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v54__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 4, connection, offset, size, after_read, user_data, &v54__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        handle = v54__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v55__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 4, connection, offset, size, after_write, user_data, &v55__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        handle = v55__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v56__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 4, connection, offset, size, before_read, user_data, &v56__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        handle = v56__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v57__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 4, connection, offset, size, before_write, user_data, &v57__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        handle = v57__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__4(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 4, callback))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v62__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 5, connection, offset, size, after_read, user_data, &v62__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        handle = v62__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v63__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 5, connection, offset, size, after_write, user_data, &v63__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        handle = v63__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v64__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 5, connection, offset, size, before_read, user_data, &v64__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        handle = v64__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v65__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 5, connection, offset, size, before_write, user_data, &v65__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        handle = v65__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__5(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 5, callback))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v70__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 6, connection, offset, size, after_read, user_data, &v70__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        handle = v70__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v71__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 6, connection, offset, size, after_write, user_data, &v71__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        handle = v71__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v72__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 6, connection, offset, size, before_read, user_data, &v72__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        handle = v72__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v73__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 6, connection, offset, size, before_write, user_data, &v73__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        handle = v73__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__6(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 6, callback))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v78__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 7, connection, offset, size, after_read, user_data, &v78__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        handle = v78__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v79__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 7, connection, offset, size, after_write, user_data, &v79__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        handle = v79__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v80__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 7, connection, offset, size, before_read, user_data, &v80__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        handle = v80__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v81__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 7, connection, offset, size, before_write, user_data, &v81__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        handle = v81__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__7(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 7, callback))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v86__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 8, connection, offset, size, after_read, user_data, &v86__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        handle = v86__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v87__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 8, connection, offset, size, after_write, user_data, &v87__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        handle = v87__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v88__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 8, connection, offset, size, before_read, user_data, &v88__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        handle = v88__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v89__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 8, connection, offset, size, before_write, user_data, &v89__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        handle = v89__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__8(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 8, callback))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v94__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 9, connection, offset, size, after_read, user_data, &v94__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        handle = v94__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v95__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 9, connection, offset, size, after_write, user_data, &v95__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        handle = v95__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v96__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 9, connection, offset, size, before_read, user_data, &v96__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        handle = v96__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v97__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 9, connection, offset, size, before_write, user_data, &v97__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        handle = v97__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__9(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 9, callback))
    SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v102__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 10, connection, offset, size, after_read, user_data, &v102__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        handle = v102__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v103__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 10, connection, offset, size, after_write, user_data, &v103__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        handle = v103__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v104__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 10, connection, offset, size, before_read, user_data, &v104__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        handle = v104__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v105__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 10, connection, offset, size, before_write, user_data, &v105__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        handle = v105__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__10(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 10, callback))
    SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v108__ret_connections UNUSED ;
        memset((void *)&v108__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v108__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v108__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v109__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v109__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v109__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v110__ret_connections UNUSED ;
        memset((void *)&v110__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 0, &v110__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        connections = v110__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v111__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 0, connection, before, &v111__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        success = v111__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v112__ret_connections UNUSED ;
        memset((void *)&v112__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 1, &v112__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        connections = v112__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v113__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 1, connection, before, &v113__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        success = v113__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v114__ret_connections UNUSED ;
        memset((void *)&v114__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 2, &v114__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        connections = v114__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__2(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v115__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 2, connection, before, &v115__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        success = v115__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v116__ret_connections UNUSED ;
        memset((void *)&v116__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 3, &v116__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        connections = v116__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__3(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v117__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 3, connection, before, &v117__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        success = v117__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v118__ret_connections UNUSED ;
        memset((void *)&v118__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 4, &v118__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        connections = v118__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__4(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v119__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 4, connection, before, &v119__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        success = v119__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v120__ret_connections UNUSED ;
        memset((void *)&v120__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 5, &v120__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        connections = v120__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__5(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v121__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 5, connection, before, &v121__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        success = v121__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v122__ret_connections UNUSED ;
        memset((void *)&v122__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 6, &v122__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        connections = v122__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__6(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v123__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 6, connection, before, &v123__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        success = v123__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v124__ret_connections UNUSED ;
        memset((void *)&v124__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 7, &v124__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        connections = v124__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__7(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v125__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 7, connection, before, &v125__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        success = v125__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v126__ret_connections UNUSED ;
        memset((void *)&v126__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 8, &v126__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        connections = v126__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__8(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v127__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 8, connection, before, &v127__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        success = v127__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v128__ret_connections UNUSED ;
        memset((void *)&v128__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 9, &v128__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        connections = v128__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__9(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v129__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 9, connection, before, &v129__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        success = v129__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v130__ret_connections UNUSED ;
        memset((void *)&v130__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 10, &v130__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        connections = v130__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__10(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v131__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 10, connection, before, &v131__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        success = v131__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_b__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v132__ret_vals UNUSED ;
        memset((void *)&v132__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, (_portobj->indices)[0], &v132__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v132__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_b__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v133__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, (_portobj->indices)[0], num, &v133__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v133__ret_name;
    }
    return name;
}

static int _DML_PIFACE_b__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v134__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, (_portobj->indices)[0], name, &v134__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v134__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_b__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v135__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, (_portobj->indices)[0], num, &v135__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v135__ret_val;
    }
    return val;
}

static int _DML_PIFACE_b__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v136__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v136__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v136__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v138__ret_vals UNUSED ;
        memset((void *)&v138__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 0, &v138__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        vals = v138__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v139__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 0, num, &v139__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        name = v139__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v140__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 0, name, &v140__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        num = v140__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v141__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 0, num, &v141__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        val = v141__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v142__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 0, reg, reqinfo, &v142__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        info = v142__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v144__ret_vals UNUSED ;
        memset((void *)&v144__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 1, &v144__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        vals = v144__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v145__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 1, num, &v145__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        name = v145__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v146__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 1, name, &v146__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        num = v146__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v147__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 1, num, &v147__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        val = v147__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v148__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 1, reg, reqinfo, &v148__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        info = v148__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v150__ret_vals UNUSED ;
        memset((void *)&v150__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 2, &v150__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        vals = v150__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v151__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 2, num, &v151__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        name = v151__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__2(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v152__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 2, name, &v152__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        num = v152__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v153__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 2, num, &v153__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        val = v153__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__2(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v154__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 2, reg, reqinfo, &v154__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        info = v154__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__2(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 2, num, val))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v156__ret_vals UNUSED ;
        memset((void *)&v156__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 3, &v156__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        vals = v156__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v157__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 3, num, &v157__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        name = v157__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__3(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v158__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 3, name, &v158__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        num = v158__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v159__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 3, num, &v159__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        val = v159__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__3(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v160__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 3, reg, reqinfo, &v160__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        info = v160__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__3(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 3, num, val))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v162__ret_vals UNUSED ;
        memset((void *)&v162__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 4, &v162__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        vals = v162__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v163__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 4, num, &v163__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        name = v163__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__4(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v164__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 4, name, &v164__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        num = v164__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v165__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 4, num, &v165__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        val = v165__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__4(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v166__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 4, reg, reqinfo, &v166__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        info = v166__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__4(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 4, num, val))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v168__ret_vals UNUSED ;
        memset((void *)&v168__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 5, &v168__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        vals = v168__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v169__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 5, num, &v169__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        name = v169__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__5(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v170__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 5, name, &v170__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        num = v170__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v171__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 5, num, &v171__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        val = v171__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__5(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v172__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 5, reg, reqinfo, &v172__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        info = v172__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__5(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 5, num, val))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v174__ret_vals UNUSED ;
        memset((void *)&v174__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 6, &v174__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        vals = v174__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v175__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 6, num, &v175__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        name = v175__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__6(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v176__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 6, name, &v176__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        num = v176__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v177__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 6, num, &v177__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        val = v177__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__6(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v178__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 6, reg, reqinfo, &v178__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        info = v178__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__6(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 6, num, val))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v180__ret_vals UNUSED ;
        memset((void *)&v180__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 7, &v180__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        vals = v180__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v181__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 7, num, &v181__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        name = v181__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__7(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v182__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 7, name, &v182__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        num = v182__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v183__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 7, num, &v183__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        val = v183__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__7(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v184__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 7, reg, reqinfo, &v184__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        info = v184__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__7(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 7, num, val))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v186__ret_vals UNUSED ;
        memset((void *)&v186__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 8, &v186__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        vals = v186__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v187__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 8, num, &v187__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        name = v187__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__8(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v188__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 8, name, &v188__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        num = v188__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v189__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 8, num, &v189__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        val = v189__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__8(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v190__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 8, reg, reqinfo, &v190__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        info = v190__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__8(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 8, num, val))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v192__ret_vals UNUSED ;
        memset((void *)&v192__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 9, &v192__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        vals = v192__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v193__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 9, num, &v193__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        name = v193__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__9(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v194__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 9, name, &v194__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        num = v194__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v195__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 9, num, &v195__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        val = v195__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__9(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v196__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 9, reg, reqinfo, &v196__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        info = v196__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__9(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 9, num, val))
    SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v198__ret_vals UNUSED ;
        memset((void *)&v198__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 10, &v198__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        vals = v198__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v199__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 10, num, &v199__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        name = v199__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__10(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v200__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 10, name, &v200__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        num = v200__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v201__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 10, num, &v201__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        val = v201__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__10(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v202__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 10, reg, reqinfo, &v202__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        info = v202__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__10(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 10, num, val))
    SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v204__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v204__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v204__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v205__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 0, mem_op, map_info, &v205__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        ex = v205__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v206__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 1, mem_op, map_info, &v206__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        ex = v206__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__2(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v207__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 2, mem_op, map_info, &v207__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        ex = v207__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__3(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v208__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 3, mem_op, map_info, &v208__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        ex = v208__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__4(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v209__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 4, mem_op, map_info, &v209__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        ex = v209__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__5(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v210__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 5, mem_op, map_info, &v210__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        ex = v210__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__6(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v211__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 6, mem_op, map_info, &v211__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        ex = v211__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__7(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v212__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 7, mem_op, map_info, &v212__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        ex = v212__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__8(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v213__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 8, mem_op, map_info, &v213__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        ex = v213__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__9(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v214__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 9, mem_op, map_info, &v214__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        ex = v214__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__10(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v215__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 10, mem_op, map_info, &v215__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        ex = v215__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v216__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v216__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v216__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v217__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, (_portobj->indices)[0], &v217__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v217__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v218__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v218__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v218__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v219__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v219__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v219__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v220__ret_info UNUSED ;
        memset((void *)&v220__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v220__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v220__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v222__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 0, &v222__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        big_endian = v222__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v223__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 0, &v223__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        desc = v223__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v224__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 0, reg, &v224__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        val = v224__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v225__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 0, &v225__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        num = v225__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v226__ret_info UNUSED ;
        memset((void *)&v226__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 0, reg, &v226__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        info = v226__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v228__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 1, &v228__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        big_endian = v228__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v229__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 1, &v229__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        desc = v229__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v230__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 1, reg, &v230__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        val = v230__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v231__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 1, &v231__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        num = v231__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v232__ret_info UNUSED ;
        memset((void *)&v232__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 1, reg, &v232__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        info = v232__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v234__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 2, &v234__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        big_endian = v234__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v235__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 2, &v235__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        desc = v235__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v236__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 2, reg, &v236__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        val = v236__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v237__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 2, &v237__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        num = v237__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v238__ret_info UNUSED ;
        memset((void *)&v238__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 2, reg, &v238__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        info = v238__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__2(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 2, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v240__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 3, &v240__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        big_endian = v240__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v241__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 3, &v241__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        desc = v241__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v242__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 3, reg, &v242__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        val = v242__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v243__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 3, &v243__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        num = v243__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v244__ret_info UNUSED ;
        memset((void *)&v244__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 3, reg, &v244__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        info = v244__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__3(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 3, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v246__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 4, &v246__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        big_endian = v246__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v247__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 4, &v247__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        desc = v247__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v248__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 4, reg, &v248__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        val = v248__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v249__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 4, &v249__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        num = v249__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v250__ret_info UNUSED ;
        memset((void *)&v250__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 4, reg, &v250__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        info = v250__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__4(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 4, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v252__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 5, &v252__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        big_endian = v252__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v253__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 5, &v253__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        desc = v253__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v254__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 5, reg, &v254__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        val = v254__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v255__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 5, &v255__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        num = v255__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v256__ret_info UNUSED ;
        memset((void *)&v256__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 5, reg, &v256__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        info = v256__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__5(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 5, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v258__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 6, &v258__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        big_endian = v258__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v259__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 6, &v259__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        desc = v259__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v260__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 6, reg, &v260__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        val = v260__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v261__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 6, &v261__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        num = v261__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v262__ret_info UNUSED ;
        memset((void *)&v262__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 6, reg, &v262__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        info = v262__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__6(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 6, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v264__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 7, &v264__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        big_endian = v264__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v265__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 7, &v265__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        desc = v265__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v266__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 7, reg, &v266__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        val = v266__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v267__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 7, &v267__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        num = v267__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v268__ret_info UNUSED ;
        memset((void *)&v268__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 7, reg, &v268__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        info = v268__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__7(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 7, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v270__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 8, &v270__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        big_endian = v270__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v271__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 8, &v271__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        desc = v271__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v272__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 8, reg, &v272__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        val = v272__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v273__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 8, &v273__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        num = v273__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v274__ret_info UNUSED ;
        memset((void *)&v274__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 8, reg, &v274__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        info = v274__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__8(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 8, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v276__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 9, &v276__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        big_endian = v276__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v277__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 9, &v277__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        desc = v277__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v278__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 9, reg, &v278__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        val = v278__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v279__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 9, &v279__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        num = v279__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v280__ret_info UNUSED ;
        memset((void *)&v280__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 9, reg, &v280__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        info = v280__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__9(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 9, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v282__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 10, &v282__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        big_endian = v282__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v283__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 10, &v283__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        desc = v283__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v284__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 10, reg, &v284__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        val = v284__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v285__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 10, &v285__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        num = v285__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v286__ret_info UNUSED ;
        memset((void *)&v286__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 10, reg, &v286__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        info = v286__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__10(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 10, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v288__ret_ret UNUSED ;
        memset((void *)&v288__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v288__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v288__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v289__ret_ret UNUSED ;
        memset((void *)&v289__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v289__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v289__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v290__ret_ret UNUSED ;
        memset((void *)&v290__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 0, &v290__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        ret = v290__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v291__ret_ret UNUSED ;
        memset((void *)&v291__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 0, &v291__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        ret = v291__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v292__ret_ret UNUSED ;
        memset((void *)&v292__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 1, &v292__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        ret = v292__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v293__ret_ret UNUSED ;
        memset((void *)&v293__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 1, &v293__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        ret = v293__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v294__ret_ret UNUSED ;
        memset((void *)&v294__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 2, &v294__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        ret = v294__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v295__ret_ret UNUSED ;
        memset((void *)&v295__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 2, &v295__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        ret = v295__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v296__ret_ret UNUSED ;
        memset((void *)&v296__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 3, &v296__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        ret = v296__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v297__ret_ret UNUSED ;
        memset((void *)&v297__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 3, &v297__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        ret = v297__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v298__ret_ret UNUSED ;
        memset((void *)&v298__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 4, &v298__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        ret = v298__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v299__ret_ret UNUSED ;
        memset((void *)&v299__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 4, &v299__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        ret = v299__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v300__ret_ret UNUSED ;
        memset((void *)&v300__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 5, &v300__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        ret = v300__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v301__ret_ret UNUSED ;
        memset((void *)&v301__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 5, &v301__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        ret = v301__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v302__ret_ret UNUSED ;
        memset((void *)&v302__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 6, &v302__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        ret = v302__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v303__ret_ret UNUSED ;
        memset((void *)&v303__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 6, &v303__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        ret = v303__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v304__ret_ret UNUSED ;
        memset((void *)&v304__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 7, &v304__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        ret = v304__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v305__ret_ret UNUSED ;
        memset((void *)&v305__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 7, &v305__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        ret = v305__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v306__ret_ret UNUSED ;
        memset((void *)&v306__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 8, &v306__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        ret = v306__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v307__ret_ret UNUSED ;
        memset((void *)&v307__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 8, &v307__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        ret = v307__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v308__ret_ret UNUSED ;
        memset((void *)&v308__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 9, &v308__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        ret = v308__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v309__ret_ret UNUSED ;
        memset((void *)&v309__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 9, &v309__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[9], 0, "Uncaught DML exception");
        ret = v309__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v310__ret_ret UNUSED ;
        memset((void *)&v310__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 10, &v310__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        ret = v310__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v311__ret_ret UNUSED ;
        memset((void *)&v311__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 10, &v311__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[10], 0, "Uncaught DML exception");
        ret = v311__ret_ret;
    }
    return ret;
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    if (_DML_M_init(_dev))
    return 0;
    if (_DML_M_hard_reset(_dev))
    return 0;
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[10] UNUSED = {
    {"dev", NULL, 0, 1},
    {"b[%u].bank_instrumentation_subscribe", (const uint32 []) {11}, 1, 2},
    {"b[%u].g[%u]", (const uint32 []) {11, 11}, 2, 3},
    {"b[%u].instrumentation_order", (const uint32 []) {11}, 1, 4},
    {"b[%u].int_register", (const uint32 []) {11}, 1, 5},
    {"b[%u].io_memory", (const uint32 []) {11}, 1, 6},
    {"b[%u].register_view", (const uint32 []) {11}, 1, 7},
    {"b[%u].register_view_catalog", (const uint32 []) {11}, 1, 8},
    {"b[%u]", (const uint32 []) {11}, 1, 9},
    {"runtest", NULL, 0, 10}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[10] UNUSED = {(&_tr__dev__object), (&_tr_b_bank_instrumentation_subscribe__object), (&_tr_b_g__object), (&_tr_b_instrumentation_order__object), (&_tr_b_int_register__object), (&_tr_b_io_memory__object), (&_tr_b_register_view__object), (&_tr_b_register_view_catalog__object), (&_tr_b__object), (&_tr_runtest__object)};
static void _startup_calls(void)
{
}
static void _init_data_objs(test_t *_dev)
{
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 3835 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    #line 273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 3838 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
}

void
hard_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_hard_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

void
soft_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_soft_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

/* init */
static bool _DML_M_init(test_t *_dev)
#line 247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai0_0;
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai0_0 = 0; (_ai0_0) < 11; ({
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai0_0;
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__init(_dev, _ai0_0))
        #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 3876 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    }
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3882 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].init */
static bool _DML_M_b__init(test_t *_dev, uint32 _idx0)
#line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3892 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].register_view_catalog.register_offsets */
static bool _DML_M_b__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v329_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v329_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v330_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v331__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, _idx0, &v331__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v330_table_size = v331__ret_num;
            #line 3914 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v329_ret = SIM_alloc_attr_list(v330_table_size);
        int v330_i UNUSED  = 0;
        for (v330_i = 0; v330_i < v330_table_size; (v330_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v332_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v333__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v333__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, _idx0, v330_i, &v333__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v332_full_info = v333__ret_info;
                #line 3935 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v329_ret, v330_i, SIM_attr_copy(SIM_attr_list_item(v332_full_info, 3)));
            SIM_attr_free(&v332_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v329_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3948 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].register_view_catalog.register_names */
static bool _DML_M_b__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v334_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v334_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v335_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v336__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, _idx0, &v336__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v335_table_size = v336__ret_num;
            #line 3970 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v334_ret = SIM_alloc_attr_list(v335_table_size);
        int v335_i UNUSED  = 0;
        for (v335_i = 0; v335_i < v335_table_size; (v335_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v337_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v338__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v338__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, _idx0, v335_i, &v338__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v337_full_info = v338__ret_info;
                #line 3991 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v334_ret, v335_i, SIM_attr_copy(SIM_attr_list_item(v337_full_info, 0)));
            SIM_attr_free(&v337_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v334_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4004 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].register_view.set_register_value */
static bool _DML_M_b__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v340_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v340_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v340_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v340_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v340_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4026 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].register_view.register_info */
static bool _DML_M_b__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v341_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v341_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v342_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v342_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v342_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v341_info = VT_call_python_module_function("register_view", "register_info", &v342_args);
        SIM_attr_free(&v342_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v341_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4053 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].register_view.number_of_registers */
static bool _DML_M_b__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v343_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v344_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v344_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v344_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v344_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v344_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v344_ret = VT_call_python_module_function("register_view", "number_of_registers", &v344_args);
        SIM_attr_free(&v344_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v343_num = SIM_attr_integer(v344_ret);
        SIM_attr_free(&v344_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v343_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4085 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].register_view.get_register_value */
static bool _DML_M_b__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v345_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v346_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v346_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v346_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v346_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v346_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v346_ret = VT_call_python_module_function("register_view", "get_register_value", &v346_args);
        SIM_attr_free(&v346_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v345_val = SIM_attr_integer(v346_ret);
        SIM_attr_free(&v346_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v345_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4117 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].register_view.description */
static bool _DML_M_b__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v347_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v348_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v348_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v348_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v348_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v348_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v348_ret = VT_call_python_module_function("register_view", "description", &v348_args);
        SIM_attr_free(&v348_args);
        v347_desc = SIM_attr_string(v348_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v347_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4147 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].register_view.big_endian_bitorder */
static bool _DML_M_b__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v349_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v350_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v350_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v350_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v350_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v350_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v350_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v350_args);
        SIM_attr_free(&v350_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v349_big_endian = SIM_attr_boolean(v350_ret);
        SIM_attr_free(&v350_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v349_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4179 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].io_memory.operation */
static bool _DML_M_b__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v351_ex UNUSED  = 0;
    v351_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw1;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw1:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v351_ex = 0x407;
    *ex = v351_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4201 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].access */
static bool _DML_M_b__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->b._obj[_idx0], 0, "Oversized access to %s", "b");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v358_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v358_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v358_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v359_success UNUSED  = 0;
            uint64 v359_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v360__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v360__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__read_access(_dev, _idx0, v358_memop, v358_offset, v358_size, &v360__ret_success, &v360__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v359_success = v360__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v359_val = v360__ret_readvalue;
                #line 4238 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v359_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v362_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v362_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v362_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v359_success = v362_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v359_val = v362_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v359_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v365_memop UNUSED  = v358_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v365_offset UNUSED  = v358_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v365_size UNUSED  = v358_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj[_idx0], 0, "Missed in bank %s", "b");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_b__log_miss(_dev, _idx0, v365_memop, v365_offset, v365_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v370_memop UNUSED  = v358_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v370_val UNUSED  = v359_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v372_memop UNUSED  = v370_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v372_value UNUSED  = v370_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v372_memop, v372_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v374_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v375_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v375_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v375_writeval = SIM_get_mem_op_value_le(v375_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v374_writeval = v375_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v377_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v377_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v377_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v377_value UNUSED  = v374_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v378_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v379__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__write_access(_dev, _idx0, v377_memop, v377_offset, v377_size, v377_value, &v379__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v378_success = v379__ret_success;
                    #line 4329 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v378_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v381_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v381_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v378_success = v381_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v378_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v384_memop UNUSED  = v377_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v384_offset UNUSED  = v377_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v384_size UNUSED  = v377_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->b._obj[_idx0], 0, "Missed in bank %s", "b");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_b__log_miss(_dev, _idx0, v384_memop, v384_offset, v384_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4370 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].write_access */
static bool _DML_M_b__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v391_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v392_bank_obj UNUSED  = NULL;
        v392_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v392_suppress UNUSED  = 0;
        conf_object_t *v392_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v392_bank_obj, v392_ini, &offset, size, &writevalue, &v392_suppress, &_dev->b._connections[_idx0], &_dev->b._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v392_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v391_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v392_bank_obj, v392_ini, &offset, size, &v391_success, &_dev->b._connections[_idx0], &_dev->b._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit30;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v397_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v398__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v398__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v397_accessed_size = v398__ret_access_size;
                #line 4411 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v391_success = v397_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v392_bank_obj, v392_ini, &offset, size, &v391_success, &_dev->b._connections[_idx0], &_dev->b._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit30: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v391_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4430 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i]._write_one_reg */
static bool _DML_M_b___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    bool v401_success UNUSED  = 0;
    v401_success = _DML_M_b___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v401_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4443 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i]._unmapped_write_access */
static bool _DML_M_b___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4456 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_b___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->b._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v408_name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v408_name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(v408_name, "bank.");
        _dml_strcpy(v408_name + 5, __qname(&_dev->_qname_cache, "b[%u]", (int)_idx0));
        _dev->b._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, v408_name);
    }
    bank_obj = _dev->b._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4480 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].log_miss */
static void  _DML_M_b__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit33;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit33: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4499 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].read_access */
static bool _DML_M_b__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v411_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v411_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v412_bank_obj UNUSED  = NULL;
        v412_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v412_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v412_inquiry_override UNUSED  = 0;
        conf_object_t *v412_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v412_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v412_bank_obj, v412_ini, &v412_inquiry_override, &offset, size, &_dev->b._connections[_idx0], &_dev->b._before_read_callbacks[_idx0]);
            if (v412_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v412_inquiry = 1;
            }
        }
        {
            uint8 v416_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v417__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v417__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b___read_one_reg(_dev, _idx0, memop, offset, size, &v417__ret_consumed_size, &v417__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v416_accessed_size = v417__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v411_readvalue = v417__ret_readvalue;
                #line 4545 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v411_success = v416_accessed_size == size;
            if (!v412_inquiry || v412_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v412_bank_obj, v412_ini, &offset, size, &v411_readvalue, &v411_success, &_dev->b._connections[_idx0], &_dev->b._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v412_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit34;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit34: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v411_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v411_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4570 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i]._read_one_reg */
static bool _DML_M_b___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4576 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    bool v421_success UNUSED  = 0;
    {
        uint64 v422__ret_readvalue UNUSED  = 0LL;
        v421_success = _DML_M_b___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v422__ret_readvalue);
        *readvalue = v422__ret_readvalue;
    }
    *consumed_size = (uint8 )(v421_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4587 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i]._unmapped_read_access */
static bool _DML_M_b___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4607 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].int_register.write */
static bool _DML_M_b__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4613 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4617 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].int_register.register_info */
static bool _DML_M_b__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v426_info UNUSED  = 0;
    v426_info = 0;
    *info = v426_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4631 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].int_register.read */
static bool _DML_M_b__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4637 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4642 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].int_register.get_number */
static bool _DML_M_b__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4648 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4653 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].int_register.get_name */
static bool _DML_M_b__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4659 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4664 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].int_register.all_registers */
static bool _DML_M_b__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v428_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v428_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v429_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v428_vals = SIM_alloc_attr_list(v429_count);
        v429_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v428_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4689 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].instrumentation_order.move_before */
static bool _DML_M_b__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v430_success UNUSED  = 0;
    v430_success = _move_before(connection, before, &_dev->b._connections[_idx0]);
    *success = v430_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4703 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].instrumentation_order.get_connections */
static bool _DML_M_b__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v432_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v432_connections, 0, sizeof(attr_value_t ));
    v432_connections = _get_connections(&_dev->b._connections[_idx0]);
    *connections = v432_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4719 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->b._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4730 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b._connections[_idx0], &_dev->b._before_read_callbacks[_idx0], &_dev->b._after_read_callbacks[_idx0], &_dev->b._before_write_callbacks[_idx0], &_dev->b._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4741 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v438_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v438_handle = _register_before_write(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->b._connections[_idx0], &_dev->b._before_write_callbacks[_idx0]);
    *handle = v438_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4756 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v440_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v440_handle = _register_before_read(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->b._connections[_idx0], &_dev->b._before_read_callbacks[_idx0]);
    *handle = v440_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4771 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v442_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v442_handle = _register_after_write(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->b._connections[_idx0], &_dev->b._after_write_callbacks[_idx0]);
    *handle = v442_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4786 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v444_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v444_handle = _register_after_read(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->b._connections[_idx0], &_dev->b._after_read_callbacks[_idx0]);
    *handle = v444_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4801 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4811 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4821 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* zero */
static int _DML_M_zero(test_t *_dev)
#line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
{
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
    int x UNUSED  = 0;
    return x;
    #line 20 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
}
#line 4832 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].g[$j].ret */
static int _DML_M_b__g__ret(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
{
    #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
    int i UNUSED  = 0;
    i = (_idx0) + (_idx1);
    return i;
    #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
}
#line 4844 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* ret */
static int _DML_M_ret(test_t *_dev, int v)
#line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
{
    #line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
    int x UNUSED  = 0;
    x = v;
    return x;
    #line 17 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
}
#line 4856 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].g[$j].mark */
static void  _DML_M_b__g__mark(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
{
    _dev->b.g.called[_idx0][_idx1] = 1;
    return;
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
}
#line 4866 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* mark */
static void  _DML_M_mark(test_t *_dev)
#line 11 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
{
    _dev->called = 1;
    return;
    #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_call_expr.dml"
}
#line 4876 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* soft_reset */
static bool _DML_M_soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai3_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai3_0 = 0; (_ai3_0) < 11; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai3_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__soft_reset(_dev, _ai3_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4895 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    }
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4901 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].soft_reset */
static bool _DML_M_b__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4911 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* hard_reset */
static bool _DML_M_hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai6_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai6_0 = 0; (_ai6_0) < 11; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai6_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__hard_reset(_dev, _ai6_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4930 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
    }
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4936 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

/* b[$i].hard_reset */
static bool _DML_M_b__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4946 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"

conf_class_t *
_initialize_T_call_expr(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_b = _register_port_class("test.b", NULL, NULL);
    for (int _i0 = 0; _i0 < 11; ++_i0) {
        strbuf_t portname = sb_newf("bank.b[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_b, NULL);
        sb_free(&portname);
    }
    _DML_register_attribute(class, "runtest", get_runtest, NULL, 0, NULL, Sim_Attr_Pseudo|Sim_Attr_Internal, "b", "Undocumented");
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[11] = {{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__2,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__2,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__2,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__2,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__2,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__2,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__2,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__2,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__3,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__3,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__3,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__3,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__3,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__3,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__3,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__3,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__4,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__4,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__4,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__4,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__4,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__4,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__4,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__4,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__5,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__5,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__5,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__5,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__5,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__5,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__5,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__5,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__6,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__6,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__6,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__6,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__6,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__6,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__6,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__6,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__7,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__7,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__7,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__7,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__7,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__7,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__7,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__7,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__8,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__8,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__8,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__8,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__8,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__8,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__8,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__8,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__9,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__9,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__9,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__9,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__9,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__9,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__9,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__9,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__10,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__10,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__10,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__10,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__10,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__10,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__10,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__10,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 11; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[11] = {{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__1,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__2,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__2,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__3,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__3,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__4,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__4,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__5,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__5,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__6,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__6,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__7,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__7,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__8,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__8,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__9,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__9,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__10,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__10,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 11; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_b__int_register__all_registers,
        .get_name = &_DML_PIFACE_b__int_register__get_name,
        .get_number = &_DML_PIFACE_b__int_register__get_number,
        .read = &_DML_PIFACE_b__int_register__read,
        .register_info = &_DML_PIFACE_b__int_register__register_info,
        .write = &_DML_PIFACE_b__int_register__write,
    };
        SIM_register_interface(_port_class_b, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[11] = {{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__0,
        .get_name = &_DML_IFACE_b__int_register__get_name__0,
        .get_number = &_DML_IFACE_b__int_register__get_number__0,
        .read = &_DML_IFACE_b__int_register__read__0,
        .register_info = &_DML_IFACE_b__int_register__register_info__0,
        .write = &_DML_IFACE_b__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__1,
        .get_name = &_DML_IFACE_b__int_register__get_name__1,
        .get_number = &_DML_IFACE_b__int_register__get_number__1,
        .read = &_DML_IFACE_b__int_register__read__1,
        .register_info = &_DML_IFACE_b__int_register__register_info__1,
        .write = &_DML_IFACE_b__int_register__write__1,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__2,
        .get_name = &_DML_IFACE_b__int_register__get_name__2,
        .get_number = &_DML_IFACE_b__int_register__get_number__2,
        .read = &_DML_IFACE_b__int_register__read__2,
        .register_info = &_DML_IFACE_b__int_register__register_info__2,
        .write = &_DML_IFACE_b__int_register__write__2,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__3,
        .get_name = &_DML_IFACE_b__int_register__get_name__3,
        .get_number = &_DML_IFACE_b__int_register__get_number__3,
        .read = &_DML_IFACE_b__int_register__read__3,
        .register_info = &_DML_IFACE_b__int_register__register_info__3,
        .write = &_DML_IFACE_b__int_register__write__3,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__4,
        .get_name = &_DML_IFACE_b__int_register__get_name__4,
        .get_number = &_DML_IFACE_b__int_register__get_number__4,
        .read = &_DML_IFACE_b__int_register__read__4,
        .register_info = &_DML_IFACE_b__int_register__register_info__4,
        .write = &_DML_IFACE_b__int_register__write__4,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__5,
        .get_name = &_DML_IFACE_b__int_register__get_name__5,
        .get_number = &_DML_IFACE_b__int_register__get_number__5,
        .read = &_DML_IFACE_b__int_register__read__5,
        .register_info = &_DML_IFACE_b__int_register__register_info__5,
        .write = &_DML_IFACE_b__int_register__write__5,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__6,
        .get_name = &_DML_IFACE_b__int_register__get_name__6,
        .get_number = &_DML_IFACE_b__int_register__get_number__6,
        .read = &_DML_IFACE_b__int_register__read__6,
        .register_info = &_DML_IFACE_b__int_register__register_info__6,
        .write = &_DML_IFACE_b__int_register__write__6,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__7,
        .get_name = &_DML_IFACE_b__int_register__get_name__7,
        .get_number = &_DML_IFACE_b__int_register__get_number__7,
        .read = &_DML_IFACE_b__int_register__read__7,
        .register_info = &_DML_IFACE_b__int_register__register_info__7,
        .write = &_DML_IFACE_b__int_register__write__7,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__8,
        .get_name = &_DML_IFACE_b__int_register__get_name__8,
        .get_number = &_DML_IFACE_b__int_register__get_number__8,
        .read = &_DML_IFACE_b__int_register__read__8,
        .register_info = &_DML_IFACE_b__int_register__register_info__8,
        .write = &_DML_IFACE_b__int_register__write__8,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__9,
        .get_name = &_DML_IFACE_b__int_register__get_name__9,
        .get_number = &_DML_IFACE_b__int_register__get_number__9,
        .read = &_DML_IFACE_b__int_register__read__9,
        .register_info = &_DML_IFACE_b__int_register__register_info__9,
        .write = &_DML_IFACE_b__int_register__write__9,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__10,
        .get_name = &_DML_IFACE_b__int_register__get_name__10,
        .get_number = &_DML_IFACE_b__int_register__get_number__10,
        .read = &_DML_IFACE_b__int_register__read__10,
        .register_info = &_DML_IFACE_b__int_register__register_info__10,
        .write = &_DML_IFACE_b__int_register__write__10,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 11; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b__io_memory__operation,
    };
        SIM_register_interface(_port_class_b, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[11] = {{
        .operation = &_DML_IFACE_b__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__1,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__2,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__3,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__4,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__5,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__6,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__7,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__8,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__9,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__10,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 11; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b__register_view__description,
        .get_register_value = &_DML_PIFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[11] = {{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_b__register_view__description__0,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_b__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_b__register_view__description__1,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_b__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__1,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__2,
        .description = &_DML_IFACE_b__register_view__description__2,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__2,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__2,
        .register_info = &_DML_IFACE_b__register_view__register_info__2,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__2,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__3,
        .description = &_DML_IFACE_b__register_view__description__3,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__3,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__3,
        .register_info = &_DML_IFACE_b__register_view__register_info__3,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__3,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__4,
        .description = &_DML_IFACE_b__register_view__description__4,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__4,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__4,
        .register_info = &_DML_IFACE_b__register_view__register_info__4,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__4,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__5,
        .description = &_DML_IFACE_b__register_view__description__5,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__5,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__5,
        .register_info = &_DML_IFACE_b__register_view__register_info__5,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__5,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__6,
        .description = &_DML_IFACE_b__register_view__description__6,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__6,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__6,
        .register_info = &_DML_IFACE_b__register_view__register_info__6,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__6,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__7,
        .description = &_DML_IFACE_b__register_view__description__7,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__7,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__7,
        .register_info = &_DML_IFACE_b__register_view__register_info__7,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__7,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__8,
        .description = &_DML_IFACE_b__register_view__description__8,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__8,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__8,
        .register_info = &_DML_IFACE_b__register_view__register_info__8,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__8,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__9,
        .description = &_DML_IFACE_b__register_view__description__9,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__9,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__9,
        .register_info = &_DML_IFACE_b__register_view__register_info__9,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__9,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__10,
        .description = &_DML_IFACE_b__register_view__description__10,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__10,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__10,
        .register_info = &_DML_IFACE_b__register_view__register_info__10,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__10,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 11; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[11] = {{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__1,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__2,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__2,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__3,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__3,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__4,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__4,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__5,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__5,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__6,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__6,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__7,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__7,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__8,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__8,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__9,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__9,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__10,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__10,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 11; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_b, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret)
{
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_object(&_tr__dev__object);
    _tinit_object(&_tr_b__object);
    _tinit_object(&_tr_b_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_b_g__object);
    _tinit_object(&_tr_b_instrumentation_order__object);
    _tinit_object(&_tr_b_int_register__object);
    _tinit_object(&_tr_b_io_memory__object);
    _tinit_object(&_tr_b_register_view__object);
    _tinit_object(&_tr_b_register_view_catalog__object);
    _tinit_object(&_tr_runtest__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
}
static const _vtable_list_t *const _each__object UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 10; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    return;
}

static void _init_port_objs(test_t *_dev)
{
    for (int _i0 = 0; _i0 < 11; ++_i0) {
        strbuf_t portname = sb_newf("bank.b[%d]", _i0);
        _dev->b._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static UNUSED bool hard_reset(test_t *_dev)
{
    return _DML_M_hard_reset(_dev);
}
static UNUSED bool soft_reset(test_t *_dev)
{
    return _DML_M_soft_reset(_dev);
}
static const uint32 _indices_[11][1] UNUSED = {{0},
    {1},
    {2},
    {3},
    {4},
    {5},
    {6},
    {7},
    {8},
    {9},
    {10}};

#define DMLDIR_T_CALL_EXPR_H "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\methods\\T_call_expr.h"
#line 25 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\methods\\T_call_expr.dml"

int ext_fun(void) { return 5; }
#line 5597 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\call_expr\\T_call_expr.c"
#undef DMLDIR_T_CALL_EXPR_H

