0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.sim/sim_1/behav/xsim/glbl.v,1586362223,verilog,,,,glbl,,,,,,,,
C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sim_1/new/counter_test.sv,1586872875,systemVerilog,,,,counter_test,,,,,,,,
C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sources_1/new/Counter.sv,1586369882,systemVerilog,,C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.srcs/sim_1/new/counter_test.sv,,Counter,,,,,,,,
