--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf constr.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buttons<0>  |    1.200(R)|    1.043(R)|clk_BUFGP         |   0.000|
buttons<1>  |    2.277(R)|    0.893(R)|clk_BUFGP         |   0.000|
buttons<2>  |    2.446(R)|    0.600(R)|clk_BUFGP         |   0.000|
buttons<3>  |    2.265(R)|    0.428(R)|clk_BUFGP         |   0.000|
switches<0> |    3.110(R)|    1.192(R)|clk_BUFGP         |   0.000|
switches<1> |    2.535(R)|    1.251(R)|clk_BUFGP         |   0.000|
switches<2> |    1.679(R)|    1.426(R)|clk_BUFGP         |   0.000|
switches<3> |    1.592(R)|    1.442(R)|clk_BUFGP         |   0.000|
switches<4> |    2.305(R)|    1.368(R)|clk_BUFGP         |   0.000|
switches<5> |    3.263(R)|    1.407(R)|clk_BUFGP         |   0.000|
switches<6> |    2.984(R)|    1.413(R)|clk_BUFGP         |   0.000|
switches<7> |    4.264(R)|    0.827(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
display_placing<0>|    7.083(R)|clk_BUFGP         |   0.000|
display_placing<1>|    8.754(R)|clk_BUFGP         |   0.000|
leds<0>           |    7.589(R)|clk_BUFGP         |   0.000|
leds<1>           |    6.828(R)|clk_BUFGP         |   0.000|
leds<2>           |    6.584(R)|clk_BUFGP         |   0.000|
leds<3>           |    7.061(R)|clk_BUFGP         |   0.000|
leds<4>           |    7.568(R)|clk_BUFGP         |   0.000|
leds<5>           |    7.115(R)|clk_BUFGP         |   0.000|
leds<6>           |    9.064(R)|clk_BUFGP         |   0.000|
leds<7>           |    8.829(R)|clk_BUFGP         |   0.000|
number<0>         |    7.980(R)|clk_BUFGP         |   0.000|
number<1>         |    7.297(R)|clk_BUFGP         |   0.000|
number<2>         |    8.112(R)|clk_BUFGP         |   0.000|
number<3>         |    8.135(R)|clk_BUFGP         |   0.000|
number<4>         |    7.319(R)|clk_BUFGP         |   0.000|
number<5>         |    8.040(R)|clk_BUFGP         |   0.000|
number<6>         |    7.317(R)|clk_BUFGP         |   0.000|
periphery<0>      |    8.207(R)|clk_BUFGP         |   0.000|
periphery<1>      |    7.626(R)|clk_BUFGP         |   0.000|
periphery<2>      |    7.489(R)|clk_BUFGP         |   0.000|
periphery<3>      |    8.241(R)|clk_BUFGP         |   0.000|
periphery<4>      |    7.354(R)|clk_BUFGP         |   0.000|
periphery<5>      |    8.040(R)|clk_BUFGP         |   0.000|
periphery<6>      |    8.104(R)|clk_BUFGP         |   0.000|
periphery<7>      |    7.686(R)|clk_BUFGP         |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.265|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 16 00:02:17 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 353 MB



