digraph "SVFG" {
	label="SVFG";

	Node0x558a0bfb30e0 [shape=record,color=yellow,penwidth=2,label="{FormalOUTSVFGNode ID: 71 \{fun: test\}RETMU(8V_2)\npts\{10 \}\n}"];
	Node0x558a0bfb2f90 [shape=record,color=yellow,penwidth=2,label="{FormalOUTSVFGNode ID: 70 \{fun: test\}RETMU(10V_2)\npts\{12 \}\n}"];
	Node0x558a0bfb2e40 [shape=record,color=yellow,penwidth=2,label="{FormalOUTSVFGNode ID: 69 \{fun: test\}RETMU(12V_4)\npts\{14 \}\n}"];
	Node0x558a0bfb2c80 [shape=record,color=yellow,penwidth=2,label="{FormalOUTSVFGNode ID: 68 \{fun: test\}RETMU(14V_4)\npts\{16 \}\n}"];
	Node0x558a0bfb2b30 [shape=record,color=yellow,penwidth=2,label="{FormalOUTSVFGNode ID: 67 \{fun: main\}RETMU(2V_2)\npts\{66 \}\n}"];
	Node0x558a0bfb29e0 [shape=record,color=yellow,penwidth=2,label="{FormalOUTSVFGNode ID: 66 \{fun: main\}RETMU(4V_2)\npts\{68 \}\n}"];
	Node0x558a0bfb2820 [shape=record,color=yellow,penwidth=2,label="{FormalOUTSVFGNode ID: 65 \{fun: main\}RETMU(6V_2)\npts\{70 \}\n}"];
	Node0x558a0bfb26a0 [shape=record,color=yellow,penwidth=2,label="{FormalINSVFGNode ID: 64 \{fun: test\}8V_1 = ENCHI(MR_8V_0)\npts\{10 \}\n}"];
	Node0x558a0bfb26a0 -> Node0x558a0bfabb70[style=dashed];
	Node0x558a0bfb2520 [shape=record,color=yellow,penwidth=2,label="{FormalINSVFGNode ID: 63 \{fun: test\}10V_1 = ENCHI(MR_10V_0)\npts\{12 \}\n}"];
	Node0x558a0bfb2520 -> Node0x558a0bfabca0[style=dashed];
	Node0x558a0bfb23a0 [shape=record,color=yellow,penwidth=2,label="{FormalINSVFGNode ID: 62 \{fun: test\}12V_1 = ENCHI(MR_12V_0)\npts\{14 \}\n}"];
	Node0x558a0bfb23a0 -> Node0x558a0bfabec0[style=dashed];
	Node0x558a0bfb21b0 [shape=record,color=yellow,penwidth=2,label="{FormalINSVFGNode ID: 61 \{fun: test\}14V_1 = ENCHI(MR_14V_0)\npts\{16 \}\n}"];
	Node0x558a0bfb21b0 -> Node0x558a0bfabff0[style=dashed];
	Node0x558a0bf358e0 [shape=record,color=yellow,penwidth=2,label="{FormalINSVFGNode ID: 60 \{fun: main\}2V_1 = ENCHI(MR_2V_0)\npts\{66 \}\n}"];
	Node0x558a0bf358e0 -> Node0x558a0bfac870[style=dashed];
	Node0x558a0bf35830 [shape=record,color=yellow,penwidth=2,label="{FormalINSVFGNode ID: 59 \{fun: main\}4V_1 = ENCHI(MR_4V_0)\npts\{68 \}\n}"];
	Node0x558a0bf35830 -> Node0x558a0bfac9a0[style=dashed];
	Node0x558a0bfabec0 [shape=record,color=blue,label="{StoreVFGNode ID: 28 StorePE: [13\<--24]  \n   store i32 1, i32* %x, align 4, !dbg !23 \{ ln: 10  cl: 6  fl: example.c \}}"];
	Node0x558a0bfabec0 -> Node0x558a0bfab070[style=dashed];
	Node0x558a0bfabec0 -> Node0x558a0bfab330[style=dashed];
	Node0x558a0bfabec0 -> Node0x558a0bfac300[style=dashed];
	Node0x558a0bfabec0 -> Node0x558a0bfac740[style=dashed];
	Node0x558a0bfabca0 [shape=record,color=blue,label="{StoreVFGNode ID: 27 StorePE: [11\<--8]  \n   store i32 %b, i32* %b.addr, align 4 \{  \}}"];
	Node0x558a0bfabca0 -> Node0x558a0bfaaf10[style=dashed];
	Node0x558a0bfabca0 -> Node0x558a0bfb2f90[style=dashed];
	Node0x558a0bfabb70 [shape=record,color=blue,label="{StoreVFGNode ID: 26 StorePE: [9\<--7]  \n   store i32 %a, i32* %a.addr, align 4 \{  \}}"];
	Node0x558a0bfabb70 -> Node0x558a0bfaadb0[style=dashed];
	Node0x558a0bfabb70 -> Node0x558a0bfb30e0[style=dashed];
	Node0x558a0bfaba10 [shape=record,color=red,label="{LoadVFGNode ID: 25 LoadPE: [77\<--69]  \n   %1 = load i32, i32* %b, align 4, !dbg !20 \{ ln: 26  cl: 12  fl: example.c \}}"];
	Node0x558a0bfaba10 -> Node0x558a0bfacd30[style=solid];
	Node0x558a0bfab8b0 [shape=record,color=red,label="{LoadVFGNode ID: 24 LoadPE: [76\<--67]  \n   %0 = load i32, i32* %a, align 4, !dbg !19 \{ ln: 26  cl: 10  fl: example.c \}}"];
	Node0x558a0bfab8b0 -> Node0x558a0bfacc00[style=solid];
	Node0x558a0bfab750 [shape=record,color=red,label="{LoadVFGNode ID: 23 LoadPE: [37\<--15]  \n   %5 = load i32, i32* %y, align 4, !dbg !34 \{ ln: 15  cl: 26  fl: example.c \}}"];
	Node0x558a0bfab750 -> Node0x558a0bfaf3d0[style=solid];
	Node0x558a0bfab5f0 [shape=record,color=red,label="{LoadVFGNode ID: 22 LoadPE: [33\<--15]  \n   %3 = load i32, i32* %y, align 4, !dbg !32 \{ ln: 14  cl: 10  fl: example.c \}}"];
	Node0x558a0bfab5f0 -> Node0x558a0bfae360[style=solid];
	Node0x558a0bfab490 [shape=record,color=red,label="{LoadVFGNode ID: 21 LoadPE: [47\<--13]  \n   %7 = load i32, i32* %x, align 4, !dbg !40 \{ ln: 18  cl: 21  fl: example.c \}}"];
	Node0x558a0bfab490 -> Node0x558a0bfaf100[style=solid];
	Node0x558a0bfab330 [shape=record,color=red,label="{LoadVFGNode ID: 20 LoadPE: [44\<--13]  \n   %6 = load i32, i32* %x, align 4, !dbg !38 \{ ln: 17  cl: 10  fl: example.c \}}"];
	Node0x558a0bfab330 -> Node0x558a0bfae090[style=solid];
	Node0x558a0bfab1d0 [shape=record,color=red,label="{LoadVFGNode ID: 19 LoadPE: [36\<--13]  \n   %4 = load i32, i32* %x, align 4, !dbg !33 \{ ln: 15  cl: 21  fl: example.c \}}"];
	Node0x558a0bfab1d0 -> Node0x558a0bfaf3d0[style=solid];
	Node0x558a0bfab070 [shape=record,color=red,label="{LoadVFGNode ID: 18 LoadPE: [30\<--13]  \n   %2 = load i32, i32* %x, align 4, !dbg !30 \{ ln: 13  cl: 10  fl: example.c \}}"];
	Node0x558a0bfab070 -> Node0x558a0bfae5c0[style=solid];
	Node0x558a0bfaaf10 [shape=record,color=red,label="{LoadVFGNode ID: 17 LoadPE: [27\<--11]  \n   %1 = load i32, i32* %b.addr, align 4, !dbg !27 \{ ln: 12  cl: 13  fl: example.c \}}"];
	Node0x558a0bfaaf10 -> Node0x558a0bfaf630[style=solid];
	Node0x558a0bfaadb0 [shape=record,color=red,label="{LoadVFGNode ID: 16 LoadPE: [26\<--9]  \n   %0 = load i32, i32* %a.addr, align 4, !dbg !25 \{ ln: 12  cl: 9  fl: example.c \}}"];
	Node0x558a0bfaadb0 -> Node0x558a0bfaf630[style=solid];
	Node0x558a0bfaac50 [shape=record,color=black,label="{CopyVFGNode ID: 15 CopyPE: [2\<--3]  \n i8* null \{ constant data \}}"];
	Node0x558a0bfaaaf0 [shape=record,color=green,label="{AddrVFGNode ID: 14 AddrPE: [69\<--70]  \n   %b = alloca i32, align 4 \{ ln: 25 fl: example.c \}}"];
	Node0x558a0bfaaaf0 -> Node0x558a0bfaba10[style=solid];
	Node0x558a0bfaaaf0 -> Node0x558a0bfacad0[style=solid];
	Node0x558a0bfaa990 [shape=record,color=green,label="{AddrVFGNode ID: 13 AddrPE: [67\<--68]  \n   %a = alloca i32, align 4 \{ ln: 24 fl: example.c \}}"];
	Node0x558a0bfaa990 -> Node0x558a0bfab8b0[style=solid];
	Node0x558a0bfaa990 -> Node0x558a0bfac9a0[style=solid];
	Node0x558a0bf98ae0 [shape=record,color=grey,label="{NullPtrVFGNode ID: 0 PAGNode ID: 3\n}"];
	Node0x558a0bf98ae0 -> Node0x558a0bfaac50[style=solid];
	Node0x558a0bf98ae0 -> Node0x558a0bfae820[style=solid];
	Node0x558a0bf98ae0 -> Node0x558a0bfaeac0[style=solid];
	Node0x558a0bfa9e50 [shape=record,color=green,label="{AddrVFGNode ID: 5 AddrPE: [9\<--10]  \n   %a.addr = alloca i32, align 4 \{ ln: 8 fl: example.c \}}"];
	Node0x558a0bfa9e50 -> Node0x558a0bfaadb0[style=solid];
	Node0x558a0bfa9e50 -> Node0x558a0bfabb70[style=solid];
	Node0x558a0bfa9f80 [shape=record,color=green,label="{AddrVFGNode ID: 6 AddrPE: [11\<--12]  \n   %b.addr = alloca i32, align 4 \{ ln: 8 fl: example.c \}}"];
	Node0x558a0bfa9f80 -> Node0x558a0bfaaf10[style=solid];
	Node0x558a0bfa9f80 -> Node0x558a0bfabca0[style=solid];
	Node0x558a0bfaa0e0 [shape=record,color=green,label="{AddrVFGNode ID: 7 AddrPE: [13\<--14]  \n   %x = alloca i32, align 4 \{ ln: 9 fl: example.c \}}"];
	Node0x558a0bfaa0e0 -> Node0x558a0bfab070[style=solid];
	Node0x558a0bfaa0e0 -> Node0x558a0bfab1d0[style=solid];
	Node0x558a0bfaa0e0 -> Node0x558a0bfab330[style=solid];
	Node0x558a0bfaa0e0 -> Node0x558a0bfab490[style=solid];
	Node0x558a0bfaa0e0 -> Node0x558a0bfabec0[style=solid];
	Node0x558a0bfaa0e0 -> Node0x558a0bfac300[style=solid];
	Node0x558a0bfaa0e0 -> Node0x558a0bfac740[style=solid];
	Node0x558a0bfaa240 [shape=record,color=green,label="{AddrVFGNode ID: 8 AddrPE: [15\<--16]  \n   %y = alloca i32, align 4 \{ ln: 9 fl: example.c \}}"];
	Node0x558a0bfaa240 -> Node0x558a0bfab5f0[style=solid];
	Node0x558a0bfaa240 -> Node0x558a0bfab750[style=solid];
	Node0x558a0bfaa240 -> Node0x558a0bfabff0[style=solid];
	Node0x558a0bfaa240 -> Node0x558a0bfac610[style=solid];
	Node0x558a0bfaa7c0 [shape=record,color=green,label="{AddrVFGNode ID: 12 AddrPE: [65\<--66]  \n   %retval = alloca i32, align 4 \{  \}}"];
	Node0x558a0bfaa7c0 -> Node0x558a0bfac870[style=solid];
	Node0x558a0bfabff0 [shape=record,color=blue,label="{StoreVFGNode ID: 29 StorePE: [15\<--24]  \n   store i32 1, i32* %y, align 4, !dbg !24 \{ ln: 10  cl: 11  fl: example.c \}}"];
	Node0x558a0bfabff0 -> Node0x558a0bfab5f0[style=dashed];
	Node0x558a0bfabff0 -> Node0x558a0bfac610[style=dashed];
	Node0x558a0bfabff0 -> Node0x558a0bf56780[style=dashed];
	Node0x558a0bfac300 [shape=record,color=blue,label="{StoreVFGNode ID: 30 StorePE: [13\<--31]  \n   store i32 %inc, i32* %x, align 4, !dbg !30 \{ ln: 13  cl: 10  fl: example.c \}}"];
	Node0x558a0bfac300 -> Node0x558a0bfab1d0[style=dashed];
	Node0x558a0bfac300 -> Node0x558a0bf2a340[style=dashed];
	Node0x558a0bfac610 [shape=record,color=blue,label="{StoreVFGNode ID: 31 StorePE: [15\<--34]  \n   store i32 %inc1, i32* %y, align 4, !dbg !32 \{ ln: 14  cl: 10  fl: example.c \}}"];
	Node0x558a0bfac610 -> Node0x558a0bfab750[style=dashed];
	Node0x558a0bfac610 -> Node0x558a0bf56780[style=dashed];
	Node0x558a0bfac740 [shape=record,color=blue,label="{StoreVFGNode ID: 32 StorePE: [13\<--45]  \n   store i32 %inc3, i32* %x, align 4, !dbg !38 \{ ln: 17  cl: 10  fl: example.c \}}"];
	Node0x558a0bfac740 -> Node0x558a0bfab490[style=dashed];
	Node0x558a0bfac740 -> Node0x558a0bf2a340[style=dashed];
	Node0x558a0bfac870 [shape=record,color=blue,label="{StoreVFGNode ID: 33 StorePE: [65\<--53]  \n   store i32 0, i32* %retval, align 4 \{  \}}"];
	Node0x558a0bfac870 -> Node0x558a0bfb2b30[style=dashed];
	Node0x558a0bfac9a0 [shape=record,color=blue,label="{StoreVFGNode ID: 34 StorePE: [67\<--24]  \n   store i32 1, i32* %a, align 4, !dbg !16 \{ ln: 24  cl: 9  fl: example.c \}}"];
	Node0x558a0bfac9a0 -> Node0x558a0bfab8b0[style=dashed];
	Node0x558a0bfac9a0 -> Node0x558a0bfb29e0[style=dashed];
	Node0x558a0bfacad0 [shape=record,color=blue,label="{StoreVFGNode ID: 35 StorePE: [69\<--49]  \n   store i32 2, i32* %b, align 4, !dbg !18 \{ ln: 25  cl: 9  fl: example.c \}}"];
	Node0x558a0bfacad0 -> Node0x558a0bfaba10[style=dashed];
	Node0x558a0bfacad0 -> Node0x558a0bfb2820[style=dashed];
	Node0x558a0bfacc00 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 36 CS[\{ ln: 26  cl: 5  fl: example.c \}]ValPN ID: 76\n   %0 = load i32, i32* %a, align 4, !dbg !19 \{ ln: 26  cl: 10  fl: example.c \}|{<s0>3}}"];
	Node0x558a0bfacc00:s0 -> Node0x558a0bf98f60[style=solid,color=red];
	Node0x558a0bfacd30 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 37 CS[\{ ln: 26  cl: 5  fl: example.c \}]ValPN ID: 77\n   %1 = load i32, i32* %b, align 4, !dbg !20 \{ ln: 26  cl: 12  fl: example.c \}|{<s0>3}}"];
	Node0x558a0bfacd30:s0 -> Node0x558a0bfad3a0[style=solid,color=red];
	Node0x558a0bface60 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 38 CS[\{ ln: 18  cl: 9  fl: example.c \}]ValPN ID: 48\n   %cmp4 = icmp eq i32 %7, 2, !dbg !41 \{ ln: 18  cl: 23  fl: example.c \}}"];
	Node0x558a0bfacf90 [shape=record,color=yellow,penwidth=2,label="{ActualParmVFGNode ID: 39 CS[\{ ln: 15  cl: 9  fl: example.c \}]ValPN ID: 38\n   %cmp2 = icmp eq i32 %4, %5, !dbg !35 \{ ln: 15  cl: 23  fl: example.c \}}"];
	Node0x558a0bfad0c0 [shape=record,color=yellow,penwidth=2,label="{ActualRetVFGNode ID: 40 CS[\{ ln: 26  cl: 5  fl: example.c \}]ValPN ID: 78\n   %call = call i32 @test(i32 noundef %0, i32 noundef %1), !dbg !21 \{ ln: 26  cl: 5  fl: example.c \}}"];
	Node0x558a0bf98f60 [shape=record,color=yellow,penwidth=2,label="{FormalParmVFGNode ID: 41 Fun[test]ValPN ID: 7\n i32 %a \{ 0th arg test in line: 8 file: example.c \}}"];
	Node0x558a0bf98f60 -> Node0x558a0bfabb70[style=solid];
	Node0x558a0bfad3a0 [shape=record,color=yellow,penwidth=2,label="{FormalParmVFGNode ID: 42 Fun[test]ValPN ID: 8\n i32 %b \{ 1st arg test in line: 8 file: example.c \}}"];
	Node0x558a0bfad3a0 -> Node0x558a0bfabca0[style=solid];
	Node0x558a0bfad5d0 [shape=record,color=yellow,penwidth=2,label="{FormalRetVFGNode ID: 43 Fun[main]RetPN ID: 64 unique return node for function main}"];
	Node0x558a0bfad7b0 [shape=record,color=yellow,penwidth=2,label="{FormalRetVFGNode ID: 44 Fun[test]RetPN ID: 6 unique return node for function test|{<s0>3}}"];
	Node0x558a0bfad7b0:s0 -> Node0x558a0bfad0c0[style=solid,color=blue];
	Node0x558a0bf98b70 [shape=record,color=black,label="{IntraPHIVFGNode ID: 45 PAGEdge: [64 = PHI(53, )]    main \{ in line: 23 file: example.c \}}"];
	Node0x558a0bf98b70 -> Node0x558a0bfad5d0[style=solid];
	Node0x558a0bfadd80 [shape=record,color=black,label="{IntraPHIVFGNode ID: 46 PAGEdge: [6 = PHI(53, )]    test \{ in line: 8 file: example.c \}}"];
	Node0x558a0bfadd80 -> Node0x558a0bfad7b0[style=solid];
	Node0x558a0bfae090 [shape=record,color=black,penwidth=2,label="{BinaryOPVFGNode ID: 47 PAGEdge: [45 = Binary(24, 44, )]      %inc3 = add nsw i32 %6, 1, !dbg !38 \{ ln: 17  cl: 10  fl: example.c \}}"];
	Node0x558a0bfae090 -> Node0x558a0bfac740[style=solid];
	Node0x558a0bfae360 [shape=record,color=black,penwidth=2,label="{BinaryOPVFGNode ID: 48 PAGEdge: [34 = Binary(24, 33, )]      %inc1 = add nsw i32 %3, 1, !dbg !32 \{ ln: 14  cl: 10  fl: example.c \}}"];
	Node0x558a0bfae360 -> Node0x558a0bfac610[style=solid];
	Node0x558a0bfae5c0 [shape=record,color=black,penwidth=2,label="{BinaryOPVFGNode ID: 49 PAGEdge: [31 = Binary(24, 30, )]      %inc = add nsw i32 %2, 1, !dbg !30 \{ ln: 13  cl: 10  fl: example.c \}}"];
	Node0x558a0bfae5c0 -> Node0x558a0bfac300[style=solid];
	Node0x558a0bfae820 [shape=record,color=black,penwidth=2,label="{UnaryOPVFGNode ID: 50 PAGEdge: [42 = Unary(3, )]      br label %if.end, !dbg !37 \{ ln: 16  cl: 5  fl: example.c \}}"];
	Node0x558a0bfaeac0 [shape=record,color=black,penwidth=2,label="{UnaryOPVFGNode ID: 51 PAGEdge: [51 = Unary(3, )]      br label %if.end \{  \}}"];
	Node0x558a0bfaeed0 [shape=record,color=black,penwidth=2,label="{UnaryOPVFGNode ID: 52 PAGEdge: [29 = Unary(28, )]      br i1 %cmp, label %if.then, label %if.else, !dbg !29 \{ ln: 12  cl: 9  fl: example.c \}}"];
	Node0x558a0bfaf100 [shape=record,color=black,penwidth=2,label="{CmpVFGNode ID: 53 PAGEdge: [48 = cmp(49, 47, )]\n    %cmp4 = icmp eq i32 %7, 2, !dbg !41 \{ ln: 18  cl: 23  fl: example.c \}}"];
	Node0x558a0bfaf100 -> Node0x558a0bface60[style=solid];
	Node0x558a0bfaf3d0 [shape=record,color=black,penwidth=2,label="{CmpVFGNode ID: 54 PAGEdge: [38 = cmp(37, 36, )]\n    %cmp2 = icmp eq i32 %4, %5, !dbg !35 \{ ln: 15  cl: 23  fl: example.c \}}"];
	Node0x558a0bfaf3d0 -> Node0x558a0bfacf90[style=solid];
	Node0x558a0bfaf630 [shape=record,color=black,penwidth=2,label="{CmpVFGNode ID: 55 PAGEdge: [28 = cmp(27, 26, )]\n    %cmp = icmp sgt i32 %0, %1, !dbg !28 \{ ln: 12  cl: 11  fl: example.c \}}"];
	Node0x558a0bfaf630 -> Node0x558a0bfaeed0[style=solid];
	Node0x558a0bf56780 [shape=record,color=black,label="{IntraMSSAPHISVFGNode ID: 56 \{fun: test\}MSSAPHISVFGNode ID: 56 \{fun: test\}MR_14V_4 = PHI(MR_14V_3, MR_14V_2, )\npts\{16 \}\{ ln: 20  cl: 5  fl: example.c \}}"];
	Node0x558a0bf56780 -> Node0x558a0bfb2c80[style=dashed];
	Node0x558a0bf2a340 [shape=record,color=black,label="{IntraMSSAPHISVFGNode ID: 57 \{fun: test\}MSSAPHISVFGNode ID: 57 \{fun: test\}MR_12V_4 = PHI(MR_12V_3, MR_12V_5, )\npts\{14 \}\{ ln: 20  cl: 5  fl: example.c \}}"];
	Node0x558a0bf2a340 -> Node0x558a0bfb2e40[style=dashed];
	Node0x558a0bf35400 [shape=record,color=yellow,penwidth=2,label="{FormalINSVFGNode ID: 58 \{fun: main\}6V_1 = ENCHI(MR_6V_0)\npts\{70 \}\n}"];
	Node0x558a0bf35400 -> Node0x558a0bfacad0[style=dashed];
}
