OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           21          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 4200.
[INFO CTS-0047]     Number of keys in characterization LUT: 336.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 562 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 562.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 96.
[INFO CTS-0024]  Normalized sink region: [(2.09561, 2.00634), (33.6166, 33.2)].
[INFO CTS-0025]     Width:  31.5210.
[INFO CTS-0026]     Height: 31.1937.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 48
    Sub-region size: 15.7605 X 31.1937
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 24
    Sub-region size: 15.7605 X 15.5968
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 7.8802 X 15.5968
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 38 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 22 sinks, 2 sinks closer to other cluster.
 Out of 22 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 96.
[INFO CTS-0018]     Created 105 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 105 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:2, 3:8, 4:10, 5:16, 6:22, 7:23, 8:14, 9:3, 10:1, 12:2, 13:2, 18:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 562
[INFO CTS-0100]  Leaf buffers 96
[INFO CTS-0101]  Average sink wire length 330.58 um
[INFO CTS-0102]  Path depth 3 - 3

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 21580 u^2 41% utilization.
[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 21580 u^2 41% utilization.
Placement Analysis
---------------------------------
total displacement        129.6 u
average displacement        0.0 u
max displacement            2.5 u
original HPWL          170444.2 u
legalized HPWL         172796.7 u
delta HPWL                    1 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 160 endpoints with setup violations.
[INFO RSZ-0045] Inserted 1030 buffers, 1 to split loads.
[INFO RSZ-0041] Resized 956 instances.
[INFO RSZ-0043] Swapped pins on 159 instances.
[INFO RSZ-0049] Cloned 213 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0046] Found 1 endpoints with hold violations.
[INFO RSZ-0032] Inserted 1 hold buffers.
Placement Analysis
---------------------------------
total displacement       5217.8 u
average displacement        0.3 u
max displacement            9.4 u
original HPWL          199298.5 u
legalized HPWL         203045.7 u
delta HPWL                    2 %


==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 24134 u^2 46% utilization.
Elapsed time: 1:39.67[h:]min:sec. CPU time: user 99.64 sys 0.03 (99%). Peak memory: 195416KB.
