Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Ashtawy, H.M., Mahapatra, N.R.","Machine-learning scoring functions for identifying native poses of ligands docked to known and novel proteins",2015,"BMC Bioinformatics","16","6", S3,"","",,7,10.1186/1471-2105-16-S6-S3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964698564&doi=10.1186%2f1471-2105-16-S6-S3&partnerID=40&md5=8ae2c095b2fe27b1b7288afc5f2dbd8b",Article,Scopus,2-s2.0-84964698564
"Ashtawy, H.M., Mahapatra, N.R.","A comparative assessment of predictive accuracies of conventional and machine learning scoring functions for protein-ligand binding affinity prediction",2015,"IEEE/ACM Transactions on Computational Biology and Bioinformatics","12","2", 6883187,"335","347",,3,10.1109/TCBB.2014.2351824,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84927634713&doi=10.1109%2fTCBB.2014.2351824&partnerID=40&md5=507630a22c7349adcaec7cb424ddfff3",Article,Scopus,2-s2.0-84927634713
"Ashtawy, H.M., Mahapatra, N.R.","BgN-Score and BsN-Score: Bagging and boosting based ensemble neural networks scoring functions for accurate binding affinity prediction of protein-ligand complexes",2015,"BMC Bioinformatics","16","4", S8,"","",,4,10.1186/1471-2105-16-S4-S8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977574223&doi=10.1186%2f1471-2105-16-S4-S8&partnerID=40&md5=8f5f552eee015a466a7859bb77556cab",Article,Scopus,2-s2.0-84977574223
"Ashtawy, H.M., Mahapatra, N.R.","Molecular docking for drug discovery: Machine-learning approaches for native pose prediction of protein-ligand complexes",2014,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","8452 LNBI",,,"15","32",,2,10.1007/978-3-319-09042-9_2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958528238&doi=10.1007%2f978-3-319-09042-9_2&partnerID=40&md5=ea71ee83ff33d8f3ff1e4f1d27381b71",Conference Paper,Scopus,2-s2.0-84958528238
"Ashtawy, H.M., Mahapatra, N.R.","Does accurate scoring of ligands against protein targets mean accurate ranking?",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7875 LNBI",,,"298","310",,1,10.1007/978-3-642-38036-5_29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883419509&doi=10.1007%2f978-3-642-38036-5_29&partnerID=40&md5=4728d38e10089dad72dc88d61f8d8ee5",Conference Paper,Scopus,2-s2.0-84883419509
"Ashtawy, H.M., Mahapatra, N.R.","A comparative assessment of ranking accuracies of conventional and machine-learning-based scoring functions for protein-ligand binding affinity prediction",2012,"IEEE/ACM Transactions on Computational Biology and Bioinformatics","9","5", 6171157,"1301","1313",,20,10.1109/TCBB.2012.36,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864950736&doi=10.1109%2fTCBB.2012.36&partnerID=40&md5=f3d00d8d3cdb66bda80cfd9dd9d1d7d6",Article,Scopus,2-s2.0-84864950736
"Ashtawy, H.M., Mahapatra, N.R.","A comparative assessment of conventional and machine-learning-based scoring functions in predicting binding affinities of protein-ligand complexes",2011,"Proceedings - 2011 IEEE International Conference on Bioinformatics and Biomedicine, BIBM 2011",,, 6120516,"627","630",,5,10.1109/BIBM.2011.128,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856045481&doi=10.1109%2fBIBM.2011.128&partnerID=40&md5=724785c2512615d2b85b20941c267cf3",Conference Paper,Scopus,2-s2.0-84856045481
"Mahapatra, N.R., Meher, P.K., Prasad, V.A.","Message from the technical program chairs",2011,"Proceedings - 2011 International Symposium on Electronic System Design, ISED 2011",,, 6117308,"","",,,10.1109/ISED.2011.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856205444&doi=10.1109%2fISED.2011.5&partnerID=40&md5=87aaf8a340e12651cbb8e05129bc5055",Editorial,Scopus,2-s2.0-84856205444
"Liu, J., Zhang, J., Mahapatra, N.","Interconnect system compression analysis for multi-core architectures",2010,"Proceedings - IEEE International SOC Conference, SOCC 2010",,, 5784654,"317","320",,1,10.1109/SOCC.2010.5784654,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960700905&doi=10.1109%2fSOCC.2010.5784654&partnerID=40&md5=08f46e3a34bc716416cfd339c816447d",Conference Paper,Scopus,2-s2.0-79960700905
"Namilikonda, S.K., Mahapatra, N.R.","An instance-based learning approach for available-memory non-minimal cost-bounded search",2009,"8th International Conference on Machine Learning and Applications, ICMLA 2009",,, 5381835,"202","207",,,10.1109/ICMLA.2009.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950827986&doi=10.1109%2fICMLA.2009.39&partnerID=40&md5=de652a2ff3f0a62e6a190073e0590b80",Conference Paper,Scopus,2-s2.0-77950827986
"Namilikonda, S.K., Mahapatra, N.J.R.","Dynamic user-driven available-memory non-minimal cost-bounded search",2009,"Proceedings of the 4th Indian International Conference on Artificial Intelligence, IICAI 2009",,,,"130","145",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872158085&partnerID=40&md5=4af7d44747ab833766e8ca1de16e3837",Conference Paper,Scopus,2-s2.0-84872158085
"Jayaprakash, S., Mahapatra, N.R.","Energy-efficient encoding for high-performance buses with staggered repeaters",2009,"Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009",,, 5076416,"252","257",,,10.1109/ISVLSI.2009.58,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349484066&doi=10.1109%2fISVLSI.2009.58&partnerID=40&md5=a8ac0d770bb93716af848493058a2969",Conference Paper,Scopus,2-s2.0-70349484066
"Liu, J., Mahapatra, N.R.","The role of interconnects in the performance scalability of multicore architectures",2008,"2008 IEEE International SOC Conference, SOCC",,, 4641472,"21","24",,,10.1109/SOCC.2008.4641472,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650248300&doi=10.1109%2fSOCC.2008.4641472&partnerID=40&md5=d08c36edca01d349d533e35ea381cfed",Conference Paper,Scopus,2-s2.0-67650248300
"Krishnamohan, S., Mahapatra, N.","Slack redistribution in pipelined circuits for enhanced soft-error rate reduction",2008,"2008 IEEE International SOC Conference, SOCC",,, 4641502,"159","162",,1,10.1109/SOCC.2008.4641502,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650248303&doi=10.1109%2fSOCC.2008.4641502&partnerID=40&md5=89218fb2e93e4bef8feb5d79c2c6dd40",Conference Paper,Scopus,2-s2.0-67650248303
"Gandhi, K.R., Mahapatra, N.R.","Partitioned reuse cache for energy-efficient soft-error protection of functional units",2008,"2008 IEEE International SOC Conference, SOCC",,, 4641471,"17","20",,,10.1109/SOCC.2008.4641471,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650245121&doi=10.1109%2fSOCC.2008.4641471&partnerID=40&md5=e3e872eca46014451c0c398dc3e917a4",Conference Paper,Scopus,2-s2.0-67650245121
"Namilikonda, S.K., Mahapatra, N.R.","Enhancing available-memory cost-bounded iterative-deepening search",2008,"Proceedings of the 2008 International Conference on Artificial Intelligence, ICAI 2008 and Proceedings of the 2008 International Conference on Machine Learning; Models, Technologies and Applications",,,,"175","181",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62749135003&partnerID=40&md5=8fa6d6f9c152932c016a7753dedef639",Conference Paper,Scopus,2-s2.0-62749135003
"Jayaprakash, S., Mahapatra, N.R.","Energy-optimal signaling and ordering of bits for area-constrained interconnects",2008,"2008 IEEE International SOC Conference, SOCC",,, 4641469,"9","12",,,10.1109/SOCC.2008.4641469,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650241777&doi=10.1109%2fSOCC.2008.4641469&partnerID=40&md5=73384db5e22ecc7842901610795668de",Conference Paper,Scopus,2-s2.0-67650241777
"Sundaresan, K., Mahapatra, N.R.","Interconnect signaling and layout optimization to manage thermal effects due to self heating in on-chip signal buses",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479710,"118","122",,3,10.1109/ISQED.2008.4479710,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749089365&doi=10.1109%2fISQED.2008.4479710&partnerID=40&md5=fbb4f03ae19465460a5f2e097be6bbf3",Conference Paper,Scopus,2-s2.0-49749089365
"Gandhi, K.R., Mahapatra, N.R.","Energy-efficient soft-error protection using operand encoding and operation bypass",2008,"Proceedings of the IEEE International Frequency Control Symposium and Exposition",,, 4450479,"45","50",,,10.1109/VLSI.2008.116,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47649128349&doi=10.1109%2fVLSI.2008.116&partnerID=40&md5=2de4b58f6c3259a2cc55884b2006b331",Conference Paper,Scopus,2-s2.0-47649128349
"Jayaprakash, S., Mahapatra, N.R.","Partitioned hybrid encoding to minimize on-chip energy dissipation of wide microprocessor buses",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092034,"127","132",,11,10.1109/VLSID.2007.126,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349134268&doi=10.1109%2fVLSID.2007.126&partnerID=40&md5=adafd9d52315d876f0ab764167cc6020",Conference Paper,Scopus,2-s2.0-48349134268
"Mahapatra, N.R., Dutt, S.","An efficient delay-optimal distributed termination detection algorithm",2007,"Journal of Parallel and Distributed Computing","67","10",,"1047","1066",,4,10.1016/j.jpdc.2007.05.013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548286793&doi=10.1016%2fj.jpdc.2007.05.013&partnerID=40&md5=4a416b9a706e86155b7a66a6328f5e8d",Article,Scopus,2-s2.0-34548286793
"Sundaresan, K., Mahapatra, N.R.","An analysis of timing violations due to spatially distributed thermal effects in global wires",2007,"Proceedings - Design Automation Conference",,, 4261238,"515","520",,9,10.1109/DAC.2007.375219,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547352252&doi=10.1109%2fDAC.2007.375219&partnerID=40&md5=0c21b97adc56c5bde63884e4bfb5ce40",Conference Paper,Scopus,2-s2.0-34547352252
"Gandhi, K.R., Mahapatra, N.R.","Exploiting data-dependent slack using dynamic multi-V<inf>DD</inf> to minimize energy consumption in datapath circuits",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657037,"","",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047092875&partnerID=40&md5=ef0e7b96f9734ee5e3f2fec074bf31bf",Conference Paper,Scopus,2-s2.0-34047092875
"Sundaresan, K., Mahapatra, N.R.","Value-based bit ordering for energy optimization of on-chip global signal buses",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656962,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047151871&partnerID=40&md5=7a7d939aeb5fad0effdf674da5adb6dc",Conference Paper,Scopus,2-s2.0-34047151871
"Liu, J., Sundaresan, K., Mahapatra, N.R.","Fast performance-optimized partial match address compression for low-latency on-chip address buses",2006,"IEEE International Conference on Computer Design, ICCD 2006",,, 4380788,"17","24",,4,10.1109/ICCD.2006.4380788,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49849097380&doi=10.1109%2fICCD.2006.4380788&partnerID=40&md5=b44e3b17f00812fdba00f2d0d776d68b",Conference Paper,Scopus,2-s2.0-49849097380
"Liu, J., Sundaresan, K., Mahapatra, N.R.","Efficient encoding for address buses with temporal redundancy for simultaneous area and energy reduction",2006,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","2006",,,"111","114",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750925539&partnerID=40&md5=32191685e1a9497fd34fb3e20b60816c",Conference Paper,Scopus,2-s2.0-33750925539
"Krishnamohan, S., Mahapatra, N.R.","An analysis of the robustness of CMOS delay elements",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, P2.21,"412","415",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244441419&partnerID=40&md5=1b5cef6e0de3745d4cb5a509a68f9b5d",Conference Paper,Scopus,2-s2.0-29244441419
"Krishnamohan, S., Mahapatra, N.R.","Increasing the energy efficiency of pipelined circuits via slack redistribution",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, S10.2,"436","441",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244435841&partnerID=40&md5=0c93718c0e94aba649ee258505c6cf40",Conference Paper,Scopus,2-s2.0-29244435841
"Krishnamohan, S., Mahapatra, N.R.","Analysis and design of soft-error hardened latches",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, P2.2,"328","331",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244466170&partnerID=40&md5=dd121b990da27c38c9e5359033343d36",Conference Paper,Scopus,2-s2.0-29244466170
"Sundaresan, K., Mahapatra, N.R.","Accurate energy dissipation and thermal modeling for nanometer-scale buses",2005,"Proceedings - International Symposium on High-Performance Computer Architecture",,,,"51","60",,21,10.1109/HPCA.2005.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444490698&doi=10.1109%2fHPCA.2005.5&partnerID=40&md5=a5eff81bbf6e7037eb9635c12f9f3f63",Conference Paper,Scopus,2-s2.0-28444490698
"Sundaresan, K., Mahapatra, N.R.","An accurate energy and thermal model for global signal buses",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"685","690",,3,10.1109/ICVD.2005.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944475949&doi=10.1109%2fICVD.2005.45&partnerID=40&md5=2874b5ce802603474e3b810788c173a5",Conference Paper,Scopus,2-s2.0-27944475949
"Gandhi, K.R., Mahapatra, N.R.","Dynamically exploiting frequent operand values for energy efficiency in integer functional units",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"570","575",,6,10.1109/ICVD.2005.85,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944485727&doi=10.1109%2fICVD.2005.85&partnerID=40&md5=af227673a634a512d6b6600545f1afc2",Conference Paper,Scopus,2-s2.0-27944485727
"Liu, J., Sundaresan, K., Mahapatra, N.R.","Energy-efficient compressed address transmission",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"592","597",,1,10.1109/ICVD.2005.91,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944437451&doi=10.1109%2fICVD.2005.91&partnerID=40&md5=f1c9358008ef3e5a26382f95ea795419",Conference Paper,Scopus,2-s2.0-27944437451
"Krishnamohan, S., Mahapatra, N.R.","Combining error masking and error detection plus recovery to combat soft errors in static CMOS circuits",2005,"Proceedings of the International Conference on Dependable Systems and Networks",,,,"40","49",,13,10.1109/DSN.2005.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544465353&doi=10.1109%2fDSN.2005.27&partnerID=40&md5=9a899c9a2a489ee525950a5b9981101d",Conference Paper,Scopus,2-s2.0-27544465353
"Mahapatra, N.R., Liu, J., Sundaresan, K., Dangeti, S., Venkatrao, B.V.","A limit study on the potential of compression for improving memory system performance, power consumption, and cost",2005,"Journal of Instruction-Level Parallelism","7",,,"","",37,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27444443153&partnerID=40&md5=bb2b803fd8315d87405741932508e629",Article,Scopus,2-s2.0-27444443153
"Krishnamohan, S., Mahapatra, N.R.","A highly-efficient technique for reducing soft errors in static CMOS circuits",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"126","131",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644410453&partnerID=40&md5=a90a621452db231349dca6dabfa39f8d",Conference Paper,Scopus,2-s2.0-17644410453
"Krishnamohan, S., Mahapatra, N.R.","An efficient error-masking technique for improving the soft-error robustness of static CMOS circuits",2004,"Proceedings - IEEE International SOC Conference",,,,"227","230",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844334935&partnerID=40&md5=756a63d2a0b8fa1ec0b9dec6d83d3166",Conference Paper,Scopus,2-s2.0-14844334935
"Liu, J., Sundaresan, K., Mahapatra, N.R.","Dynamic address compression schemes: A performance, energy, and cost study",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"458","463",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644420768&partnerID=40&md5=e44778614e5edaa7933c79fdb840d5e9",Conference Paper,Scopus,2-s2.0-17644420768
"Mahapatra, N.R., Dutt, S.","Adaptive quality equalizing: High-performance load balancing for parallel branch-and-bound across applications and computing systems",2004,"Parallel Computing","30","7",,"867","881",,,10.1016/j.parco.2004.05.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3342907059&doi=10.1016%2fj.parco.2004.05.001&partnerID=40&md5=db335798d69aee992edaf11b33d0ed89",Article,Scopus,2-s2.0-3342907059
"Gandhi, K.R., Mahapatra, N.R.","A study of hardware techniques that dynamically exploit frequent operands to reduce power consumption in integer function units",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"426","428",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345413228&partnerID=40&md5=4c690b5dfa8ac2488b730ecf54fd9b2a",Conference Paper,Scopus,2-s2.0-0345413228
"Mahapatra, N.R., Liu, J., Sundaresan, K.","Hardware-only compression of underutilized address buses: Design and performance, power, and cost analysis",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"234","239",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344551085&partnerID=40&md5=40592ce6b48206bbe074ebc4c3dacf8e",Conference Paper,Scopus,2-s2.0-0344551085
"Mahapatra, N.R., Liu, J., Sundaresan, K., Dangeti, S., Venkatrao, B.V.","The potential of compression to improve memory system performance, power consumption, and cost",2003,"IEEE International Performance, Computing and Communications Conference, Proceedings",,,,"343","350",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037768261&partnerID=40&md5=59c2a994a094ee6e89b4e46b804cd541",Conference Paper,Scopus,2-s2.0-0037768261
"Mahapatra, N.R., Liu, J., Sundaresan, K.","The performance advantage of applying compression to the memory system",2003,"ACM SIGPLAN Notices","38","2 SUPPL.",,"86","96",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442338980&partnerID=40&md5=d5e58e83f24e178b54bf5c5362a4a743",Article,Scopus,2-s2.0-1442338980
"Sundaresan, K., Mahapatra, N.R.","Code compression techniques for embedded systems and their effectiveness",2003,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2003-January",, 1183492,"262","263",,5,10.1109/ISVLSI.2003.1183492,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27444439958&doi=10.1109%2fISVLSI.2003.1183492&partnerID=40&md5=fa62e9e6aa20a0499ba514e7272d46d2",Conference Paper,Scopus,2-s2.0-27444439958
"Liu, J., Mahapatra, N.R., Sundaresan, K.","Hardware-only compression to reduce cost and improve utilization of address buses",2003,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2003-January",, 1183475,"220","221",,3,10.1109/ISVLSI.2003.1183475,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345703615&doi=10.1109%2fISVLSI.2003.1183475&partnerID=40&md5=15361bb65450e6e9ce11a246a36945a7",Conference Paper,Scopus,2-s2.0-0345703615
"Mahapatra, N.R., Liu, J., Sundaresan, K., Dangeti, S., Venkatrao, B.V.","The potential of compression to improve memory system performance, power consumption, and cost",2003,"Conference Proceedings of the IEEE International Performance, Computing, and Communications Conference","2003-January",, 1203717,"343","350",,,10.1109/PCCC.2003.1203717,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954461159&doi=10.1109%2fPCCC.2003.1203717&partnerID=40&md5=1b29fcdb874cc19724f4edb0e386d7f4",Conference Paper,Scopus,2-s2.0-84954461159
"Mahapatra, N.R., Tareen, A., Garimella, S.V.","Comparison and analysis of delay elements",2002,"Midwest Symposium on Circuits and Systems","2",,,"II473","II476",,57,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036976596&partnerID=40&md5=a63456d80c57188df5b42043021d827a",Conference Paper,Scopus,2-s2.0-0036976596
"Liu, J., Mahapatra, N.R., Sundaresan, K., Dangeti, S., Venkatrao, B.V.","Memory system compression and its benefits",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158028,"41","45",,6,10.1109/ASIC.2002.1158028,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949475159&doi=10.1109%2fASIC.2002.1158028&partnerID=40&md5=8b1c3d48447ffe9ea3a0a4c333725bec",Conference Paper,Scopus,2-s2.0-84949475159
"Mahapatra, N.R., Dutt, S.","Hardware-efficient and highly reconfigurable 4- and 2-track fault-tolerant designs for mesh-connected arrays",2001,"Journal of Parallel and Distributed Computing","61","10",,"1391","1411",,12,10.1006/jpdc.2001.1702,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035180194&doi=10.1006%2fjpdc.2001.1702&partnerID=40&md5=4271021a7bf2411879e05b360ef7f233",Article,Scopus,2-s2.0-0035180194
"Mahapatra, N.R., Dutt, S.","Random seeking: A general, efficient, and informed randomized scheme for dynamic load balancing",2000,"International Journal of Foundations of Computer Science","11","2",,"231","246",,1,10.1142/S0129054100000144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3342890413&doi=10.1142%2fS0129054100000144&partnerID=40&md5=e26494d7457fc1ca3689708555b516d0",Article,Scopus,2-s2.0-3342890413
"Mahapatra, Nihar R., Janakiraman, Rajagopalan","Gate triggering: a new framework for minimizing glitch power dissipation in static CMOS ICs and its ILP-based optimization",2000,"Proceedings of the IEEE International Caracas Conference on Devices, Circuits and Systems, ICCDCS",,,,"C109","1 - C109-7",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033697947&partnerID=40&md5=78c374fa4e57cc6d0989536b0f2cae02",Conference Paper,Scopus,2-s2.0-0033697947
"Mahapatra, Nihar R., Garimella, Sriram V., Tareen, Alwin","Efficient techniques based on gate triggering for designing static CMOS ICs with very low glitch power dissipation",2000,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II","537-II-540",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18544393062&partnerID=40&md5=c6d1731e051360649c01540e94d1d1a5",Conference Paper,Scopus,2-s2.0-18544393062
"Mahapatra, N.R., Garimella, S.V., Tareen, A.","An empirical and analytical comparison of delay elements and a new delay element design",2000,"Proceedings - IEEE Computer Society Workshop on VLSI 2000: System Design for a System-on-Chip Era, IWV 2000",,, 844534,"81","86",,20,10.1109/IWV.2000.844534,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961932823&doi=10.1109%2fIWV.2000.844534&partnerID=40&md5=296ff30f9d6100ed573aff9cde5afa45",Conference Paper,Scopus,2-s2.0-84961932823
"Mahapatra, Nihar R., Dutt, Shantanu","Efficient network-flow based techniques for dynamic fault reconfiguration in FPGAs",1999,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"122","129",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032597687&partnerID=40&md5=956a3ae5be77387f8969359ce77508d6",Article,Scopus,2-s2.0-0032597687
"Mahapatra, Nihar R., Dutt, Shantanu","Adaptive quality equalizing: High-performance load balancing for parallel branch-and-bound across applications and computing systems",1998,"Proceedings of the International Parallel Processing Symposium, IPPS",,,,"796","800",,6,10.1109/IPPS.1998.670019,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031704404&doi=10.1109%2fIPPS.1998.670019&partnerID=40&md5=b36448310d67ac0f3275820ff7c92860",Conference Paper,Scopus,2-s2.0-0031704404
"Dutt, S., Mahapatra, N.R.","Node-covering, error-correcting codes and multiprocessors with very high average fault tolerance",1997,"IEEE Transactions on Computers","46","9",,"997","1015",,16,10.1109/12.620481,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031361260&doi=10.1109%2f12.620481&partnerID=40&md5=c9f5d89b2c36da225982a52d8d743e86",Article,Scopus,2-s2.0-0031361260
"Mahapatra, N.R., Dutt, S.","Scalable global and local hashing strategies for duplicate pruning in parallel A* graph search",1997,"IEEE Transactions on Parallel and Distributed Systems","8","7",,"738","756",,13,10.1109/71.598348,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031175712&doi=10.1109%2f71.598348&partnerID=40&md5=3bfc233d24ceb14f9857346aa467ad59",Article,Scopus,2-s2.0-0031175712
"Mahapatra, Nihar R., Dutt, Shantanu","Random seeking: a general, efficient, and informed randomized scheme for dynamic load balancing",1996,"IEEE Symposium on Parallel and Distributed Processing - Proceedings",,,,"881","885",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029696143&partnerID=40&md5=78b6e15f6a004342b2c3ae04c523daf4",Conference Paper,Scopus,2-s2.0-0029696143
"Mahapatra, Nihar R., Dutt, Shantanu","Hardware-efficient and highly-reconfigurable 4- and 2-track fault-tolerant designs for mesh-connected multicomputers",1996,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"272","281",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029715177&partnerID=40&md5=e8a168e2c8a4d3883ba4f4b64da149a3",Conference Paper,Scopus,2-s2.0-0029715177
"Dutt, Shantanu, Mahapatra, Nihar R.","Node covering, error correcting codes and multiprocessors with very high average fault tolerance",1995,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"320","329",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028994243&partnerID=40&md5=664128e38f294935bcc8f834c2b24001",Conference Paper,Scopus,2-s2.0-0028994243
"Dutt, S., Mahapatra, N.R.","Scalable Load Balancing Strategies for Parallel A* Algorithms",1994,"Journal of Parallel and Distributed Computing","22","3",,"488","505",,14,10.1006/jpdc.1994.1106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345270125&doi=10.1006%2fjpdc.1994.1106&partnerID=40&md5=9f2fb81ed2abdd372ab85e015757d1b2",Article,Scopus,2-s2.0-0345270125
"Mahapatra, Nihar R., Dutt, Shantanu","Scalable duplicate pruning strategies for parallel A* graph search",1993,"Proceedings of the 5th IEEE Symposium on Parallel and Distributed Processing",,,,"290","297",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027810247&partnerID=40&md5=504e818bc1d2f8ece883bf6a282b03e6",Conference Paper,Scopus,2-s2.0-0027810247
