
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c698  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800c820  0800c820  0001c820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8f0  0800c8f0  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c8f0  0800c8f0  0001c8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c8f8  0800c8f8  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8f8  0800c8f8  0001c8f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c8fc  0800c8fc  0001c8fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800c900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b5c  200000a8  0800c9a8  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c04  0800c9a8  00020c04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bbe4  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004d27  00000000  00000000  0004bcbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002270  00000000  00000000  000509e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002050  00000000  00000000  00052c58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ef3a  00000000  00000000  00054ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001cd0c  00000000  00000000  00083be2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011a28c  00000000  00000000  000a08ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001bab7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009704  00000000  00000000  001babf8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a8 	.word	0x200000a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c808 	.word	0x0800c808

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000ac 	.word	0x200000ac
 80001c4:	0800c808 	.word	0x0800c808

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b972 	b.w	8000dc0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9e08      	ldr	r6, [sp, #32]
 8000afa:	4604      	mov	r4, r0
 8000afc:	4688      	mov	r8, r1
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d14b      	bne.n	8000b9a <__udivmoddi4+0xa6>
 8000b02:	428a      	cmp	r2, r1
 8000b04:	4615      	mov	r5, r2
 8000b06:	d967      	bls.n	8000bd8 <__udivmoddi4+0xe4>
 8000b08:	fab2 f282 	clz	r2, r2
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0720 	rsb	r7, r2, #32
 8000b12:	fa01 f302 	lsl.w	r3, r1, r2
 8000b16:	fa20 f707 	lsr.w	r7, r0, r7
 8000b1a:	4095      	lsls	r5, r2
 8000b1c:	ea47 0803 	orr.w	r8, r7, r3
 8000b20:	4094      	lsls	r4, r2
 8000b22:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b26:	0c23      	lsrs	r3, r4, #16
 8000b28:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b2c:	fa1f fc85 	uxth.w	ip, r5
 8000b30:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b34:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b38:	fb07 f10c 	mul.w	r1, r7, ip
 8000b3c:	4299      	cmp	r1, r3
 8000b3e:	d909      	bls.n	8000b54 <__udivmoddi4+0x60>
 8000b40:	18eb      	adds	r3, r5, r3
 8000b42:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b46:	f080 811b 	bcs.w	8000d80 <__udivmoddi4+0x28c>
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	f240 8118 	bls.w	8000d80 <__udivmoddi4+0x28c>
 8000b50:	3f02      	subs	r7, #2
 8000b52:	442b      	add	r3, r5
 8000b54:	1a5b      	subs	r3, r3, r1
 8000b56:	b2a4      	uxth	r4, r4
 8000b58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b64:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b68:	45a4      	cmp	ip, r4
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x8c>
 8000b6c:	192c      	adds	r4, r5, r4
 8000b6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b72:	f080 8107 	bcs.w	8000d84 <__udivmoddi4+0x290>
 8000b76:	45a4      	cmp	ip, r4
 8000b78:	f240 8104 	bls.w	8000d84 <__udivmoddi4+0x290>
 8000b7c:	3802      	subs	r0, #2
 8000b7e:	442c      	add	r4, r5
 8000b80:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b84:	eba4 040c 	sub.w	r4, r4, ip
 8000b88:	2700      	movs	r7, #0
 8000b8a:	b11e      	cbz	r6, 8000b94 <__udivmoddi4+0xa0>
 8000b8c:	40d4      	lsrs	r4, r2
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e9c6 4300 	strd	r4, r3, [r6]
 8000b94:	4639      	mov	r1, r7
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d909      	bls.n	8000bb2 <__udivmoddi4+0xbe>
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	f000 80eb 	beq.w	8000d7a <__udivmoddi4+0x286>
 8000ba4:	2700      	movs	r7, #0
 8000ba6:	e9c6 0100 	strd	r0, r1, [r6]
 8000baa:	4638      	mov	r0, r7
 8000bac:	4639      	mov	r1, r7
 8000bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb2:	fab3 f783 	clz	r7, r3
 8000bb6:	2f00      	cmp	r7, #0
 8000bb8:	d147      	bne.n	8000c4a <__udivmoddi4+0x156>
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xd0>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 80fa 	bhi.w	8000db8 <__udivmoddi4+0x2c4>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb61 0303 	sbc.w	r3, r1, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4698      	mov	r8, r3
 8000bce:	2e00      	cmp	r6, #0
 8000bd0:	d0e0      	beq.n	8000b94 <__udivmoddi4+0xa0>
 8000bd2:	e9c6 4800 	strd	r4, r8, [r6]
 8000bd6:	e7dd      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000bd8:	b902      	cbnz	r2, 8000bdc <__udivmoddi4+0xe8>
 8000bda:	deff      	udf	#255	; 0xff
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	f040 808f 	bne.w	8000d04 <__udivmoddi4+0x210>
 8000be6:	1b49      	subs	r1, r1, r5
 8000be8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bec:	fa1f f885 	uxth.w	r8, r5
 8000bf0:	2701      	movs	r7, #1
 8000bf2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bf6:	0c23      	lsrs	r3, r4, #16
 8000bf8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c00:	fb08 f10c 	mul.w	r1, r8, ip
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x124>
 8000c08:	18eb      	adds	r3, r5, r3
 8000c0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x122>
 8000c10:	4299      	cmp	r1, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2bc>
 8000c16:	4684      	mov	ip, r0
 8000c18:	1a59      	subs	r1, r3, r1
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c20:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c24:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c28:	fb08 f800 	mul.w	r8, r8, r0
 8000c2c:	45a0      	cmp	r8, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x14c>
 8000c30:	192c      	adds	r4, r5, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x14a>
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	f200 80b6 	bhi.w	8000daa <__udivmoddi4+0x2b6>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 0408 	sub.w	r4, r4, r8
 8000c44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c48:	e79f      	b.n	8000b8a <__udivmoddi4+0x96>
 8000c4a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c4e:	40bb      	lsls	r3, r7
 8000c50:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c54:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c58:	fa01 f407 	lsl.w	r4, r1, r7
 8000c5c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c60:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c64:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c68:	4325      	orrs	r5, r4
 8000c6a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c6e:	0c2c      	lsrs	r4, r5, #16
 8000c70:	fb08 3319 	mls	r3, r8, r9, r3
 8000c74:	fa1f fa8e 	uxth.w	sl, lr
 8000c78:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c7c:	fb09 f40a 	mul.w	r4, r9, sl
 8000c80:	429c      	cmp	r4, r3
 8000c82:	fa02 f207 	lsl.w	r2, r2, r7
 8000c86:	fa00 f107 	lsl.w	r1, r0, r7
 8000c8a:	d90b      	bls.n	8000ca4 <__udivmoddi4+0x1b0>
 8000c8c:	eb1e 0303 	adds.w	r3, lr, r3
 8000c90:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c94:	f080 8087 	bcs.w	8000da6 <__udivmoddi4+0x2b2>
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	f240 8084 	bls.w	8000da6 <__udivmoddi4+0x2b2>
 8000c9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000ca2:	4473      	add	r3, lr
 8000ca4:	1b1b      	subs	r3, r3, r4
 8000ca6:	b2ad      	uxth	r5, r5
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cb4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb8:	45a2      	cmp	sl, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1da>
 8000cbc:	eb1e 0404 	adds.w	r4, lr, r4
 8000cc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc4:	d26b      	bcs.n	8000d9e <__udivmoddi4+0x2aa>
 8000cc6:	45a2      	cmp	sl, r4
 8000cc8:	d969      	bls.n	8000d9e <__udivmoddi4+0x2aa>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	4474      	add	r4, lr
 8000cce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cd2:	fba0 8902 	umull	r8, r9, r0, r2
 8000cd6:	eba4 040a 	sub.w	r4, r4, sl
 8000cda:	454c      	cmp	r4, r9
 8000cdc:	46c2      	mov	sl, r8
 8000cde:	464b      	mov	r3, r9
 8000ce0:	d354      	bcc.n	8000d8c <__udivmoddi4+0x298>
 8000ce2:	d051      	beq.n	8000d88 <__udivmoddi4+0x294>
 8000ce4:	2e00      	cmp	r6, #0
 8000ce6:	d069      	beq.n	8000dbc <__udivmoddi4+0x2c8>
 8000ce8:	ebb1 050a 	subs.w	r5, r1, sl
 8000cec:	eb64 0403 	sbc.w	r4, r4, r3
 8000cf0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cf4:	40fd      	lsrs	r5, r7
 8000cf6:	40fc      	lsrs	r4, r7
 8000cf8:	ea4c 0505 	orr.w	r5, ip, r5
 8000cfc:	e9c6 5400 	strd	r5, r4, [r6]
 8000d00:	2700      	movs	r7, #0
 8000d02:	e747      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d04:	f1c2 0320 	rsb	r3, r2, #32
 8000d08:	fa20 f703 	lsr.w	r7, r0, r3
 8000d0c:	4095      	lsls	r5, r2
 8000d0e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d12:	fa21 f303 	lsr.w	r3, r1, r3
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	4338      	orrs	r0, r7
 8000d1c:	0c01      	lsrs	r1, r0, #16
 8000d1e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d22:	fa1f f885 	uxth.w	r8, r5
 8000d26:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d2e:	fb07 f308 	mul.w	r3, r7, r8
 8000d32:	428b      	cmp	r3, r1
 8000d34:	fa04 f402 	lsl.w	r4, r4, r2
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x256>
 8000d3a:	1869      	adds	r1, r5, r1
 8000d3c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d40:	d22f      	bcs.n	8000da2 <__udivmoddi4+0x2ae>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d92d      	bls.n	8000da2 <__udivmoddi4+0x2ae>
 8000d46:	3f02      	subs	r7, #2
 8000d48:	4429      	add	r1, r5
 8000d4a:	1acb      	subs	r3, r1, r3
 8000d4c:	b281      	uxth	r1, r0
 8000d4e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d52:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb00 f308 	mul.w	r3, r0, r8
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x27e>
 8000d62:	1869      	adds	r1, r5, r1
 8000d64:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d68:	d217      	bcs.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d915      	bls.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	4429      	add	r1, r5
 8000d72:	1ac9      	subs	r1, r1, r3
 8000d74:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d78:	e73b      	b.n	8000bf2 <__udivmoddi4+0xfe>
 8000d7a:	4637      	mov	r7, r6
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e709      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d80:	4607      	mov	r7, r0
 8000d82:	e6e7      	b.n	8000b54 <__udivmoddi4+0x60>
 8000d84:	4618      	mov	r0, r3
 8000d86:	e6fb      	b.n	8000b80 <__udivmoddi4+0x8c>
 8000d88:	4541      	cmp	r1, r8
 8000d8a:	d2ab      	bcs.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d8c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d90:	eb69 020e 	sbc.w	r2, r9, lr
 8000d94:	3801      	subs	r0, #1
 8000d96:	4613      	mov	r3, r2
 8000d98:	e7a4      	b.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d9a:	4660      	mov	r0, ip
 8000d9c:	e7e9      	b.n	8000d72 <__udivmoddi4+0x27e>
 8000d9e:	4618      	mov	r0, r3
 8000da0:	e795      	b.n	8000cce <__udivmoddi4+0x1da>
 8000da2:	4667      	mov	r7, ip
 8000da4:	e7d1      	b.n	8000d4a <__udivmoddi4+0x256>
 8000da6:	4681      	mov	r9, r0
 8000da8:	e77c      	b.n	8000ca4 <__udivmoddi4+0x1b0>
 8000daa:	3802      	subs	r0, #2
 8000dac:	442c      	add	r4, r5
 8000dae:	e747      	b.n	8000c40 <__udivmoddi4+0x14c>
 8000db0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000db4:	442b      	add	r3, r5
 8000db6:	e72f      	b.n	8000c18 <__udivmoddi4+0x124>
 8000db8:	4638      	mov	r0, r7
 8000dba:	e708      	b.n	8000bce <__udivmoddi4+0xda>
 8000dbc:	4637      	mov	r7, r6
 8000dbe:	e6e9      	b.n	8000b94 <__udivmoddi4+0xa0>

08000dc0 <__aeabi_idiv0>:
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	0000      	movs	r0, r0
	...

08000dc8 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int choice)
{
 8000dc8:	b5b0      	push	{r4, r5, r7, lr}
 8000dca:	b08a      	sub	sp, #40	; 0x28
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	ed87 0b02 	vstr	d0, [r7, #8]
 8000dd2:	6078      	str	r0, [r7, #4]
	int digit3;
	int digit4;


	//too large number
	if(value >= 1500)
 8000dd4:	a3ca      	add	r3, pc, #808	; (adr r3, 8001100 <ValueDisplay+0x338>)
 8000dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000dde:	f7ff fe35 	bl	8000a4c <__aeabi_dcmpge>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d011      	beq.n	8000e0c <ValueDisplay+0x44>
	{
		lcd[0] = (uint8_t) ('T');
 8000de8:	2354      	movs	r3, #84	; 0x54
 8000dea:	743b      	strb	r3, [r7, #16]
		lcd[1] = (uint8_t) ('O');
 8000dec:	234f      	movs	r3, #79	; 0x4f
 8000dee:	747b      	strb	r3, [r7, #17]
		lcd[2] = (uint8_t) ('O');
 8000df0:	234f      	movs	r3, #79	; 0x4f
 8000df2:	74bb      	strb	r3, [r7, #18]
		lcd[3] = (uint8_t) ('B');
 8000df4:	2342      	movs	r3, #66	; 0x42
 8000df6:	74fb      	strb	r3, [r7, #19]
		lcd[4] = (uint8_t) ('I');
 8000df8:	2349      	movs	r3, #73	; 0x49
 8000dfa:	753b      	strb	r3, [r7, #20]
		lcd[5] = (uint8_t) ('G');
 8000dfc:	2347      	movs	r3, #71	; 0x47
 8000dfe:	757b      	strb	r3, [r7, #21]
		BSP_LCD_GLASS_DisplayString(&lcd);
 8000e00:	f107 0310 	add.w	r3, r7, #16
 8000e04:	4618      	mov	r0, r3
 8000e06:	f001 fbdf 	bl	80025c8 <BSP_LCD_GLASS_DisplayString>
 8000e0a:	e1c9      	b.n	80011a0 <ValueDisplay+0x3d8>
		return;
	}
	else
	{
		switch(menuChoice)
 8000e0c:	4bb8      	ldr	r3, [pc, #736]	; (80010f0 <ValueDisplay+0x328>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	f000 80c0 	beq.w	8000f96 <ValueDisplay+0x1ce>
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	f000 810d 	beq.w	8001036 <ValueDisplay+0x26e>
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	f040 8173 	bne.w	8001108 <ValueDisplay+0x340>
			{
			case 1:
				digit1 = value / 1000;
 8000e22:	f04f 0200 	mov.w	r2, #0
 8000e26:	4bb3      	ldr	r3, [pc, #716]	; (80010f4 <ValueDisplay+0x32c>)
 8000e28:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e2c:	f7ff fcb2 	bl	8000794 <__aeabi_ddiv>
 8000e30:	4603      	mov	r3, r0
 8000e32:	460c      	mov	r4, r1
 8000e34:	4618      	mov	r0, r3
 8000e36:	4621      	mov	r1, r4
 8000e38:	f7ff fe1c 	bl	8000a74 <__aeabi_d2iz>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = (value - digit1 * 1000) / 100;
 8000e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e46:	fb02 f303 	mul.w	r3, r2, r3
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff fb0e 	bl	800046c <__aeabi_i2d>
 8000e50:	4603      	mov	r3, r0
 8000e52:	460c      	mov	r4, r1
 8000e54:	461a      	mov	r2, r3
 8000e56:	4623      	mov	r3, r4
 8000e58:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e5c:	f7ff f9b8 	bl	80001d0 <__aeabi_dsub>
 8000e60:	4603      	mov	r3, r0
 8000e62:	460c      	mov	r4, r1
 8000e64:	4618      	mov	r0, r3
 8000e66:	4621      	mov	r1, r4
 8000e68:	f04f 0200 	mov.w	r2, #0
 8000e6c:	4ba2      	ldr	r3, [pc, #648]	; (80010f8 <ValueDisplay+0x330>)
 8000e6e:	f7ff fc91 	bl	8000794 <__aeabi_ddiv>
 8000e72:	4603      	mov	r3, r0
 8000e74:	460c      	mov	r4, r1
 8000e76:	4618      	mov	r0, r3
 8000e78:	4621      	mov	r1, r4
 8000e7a:	f7ff fdfb 	bl	8000a74 <__aeabi_d2iz>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	623b      	str	r3, [r7, #32]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 8000e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e88:	fb02 f303 	mul.w	r3, r2, r3
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff faed 	bl	800046c <__aeabi_i2d>
 8000e92:	4603      	mov	r3, r0
 8000e94:	460c      	mov	r4, r1
 8000e96:	461a      	mov	r2, r3
 8000e98:	4623      	mov	r3, r4
 8000e9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e9e:	f7ff f997 	bl	80001d0 <__aeabi_dsub>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	460c      	mov	r4, r1
 8000ea6:	4625      	mov	r5, r4
 8000ea8:	461c      	mov	r4, r3
 8000eaa:	6a3b      	ldr	r3, [r7, #32]
 8000eac:	2264      	movs	r2, #100	; 0x64
 8000eae:	fb02 f303 	mul.w	r3, r2, r3
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fada 	bl	800046c <__aeabi_i2d>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	460b      	mov	r3, r1
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	4629      	mov	r1, r5
 8000ec0:	f7ff f986 	bl	80001d0 <__aeabi_dsub>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	460c      	mov	r4, r1
 8000ec8:	4618      	mov	r0, r3
 8000eca:	4621      	mov	r1, r4
 8000ecc:	f04f 0200 	mov.w	r2, #0
 8000ed0:	4b8a      	ldr	r3, [pc, #552]	; (80010fc <ValueDisplay+0x334>)
 8000ed2:	f7ff fc5f 	bl	8000794 <__aeabi_ddiv>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	460c      	mov	r4, r1
 8000eda:	4618      	mov	r0, r3
 8000edc:	4621      	mov	r1, r4
 8000ede:	f7ff fdc9 	bl	8000a74 <__aeabi_d2iz>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	61fb      	str	r3, [r7, #28]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 8000ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000eec:	fb02 f303 	mul.w	r3, r2, r3
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fabb 	bl	800046c <__aeabi_i2d>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	460c      	mov	r4, r1
 8000efa:	461a      	mov	r2, r3
 8000efc:	4623      	mov	r3, r4
 8000efe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f02:	f7ff f965 	bl	80001d0 <__aeabi_dsub>
 8000f06:	4603      	mov	r3, r0
 8000f08:	460c      	mov	r4, r1
 8000f0a:	4625      	mov	r5, r4
 8000f0c:	461c      	mov	r4, r3
 8000f0e:	6a3b      	ldr	r3, [r7, #32]
 8000f10:	2264      	movs	r2, #100	; 0x64
 8000f12:	fb02 f303 	mul.w	r3, r2, r3
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff faa8 	bl	800046c <__aeabi_i2d>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	460b      	mov	r3, r1
 8000f20:	4620      	mov	r0, r4
 8000f22:	4629      	mov	r1, r5
 8000f24:	f7ff f954 	bl	80001d0 <__aeabi_dsub>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	460c      	mov	r4, r1
 8000f2c:	4625      	mov	r5, r4
 8000f2e:	461c      	mov	r4, r3
 8000f30:	69fa      	ldr	r2, [r7, #28]
 8000f32:	4613      	mov	r3, r2
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	4413      	add	r3, r2
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff fa96 	bl	800046c <__aeabi_i2d>
 8000f40:	4602      	mov	r2, r0
 8000f42:	460b      	mov	r3, r1
 8000f44:	4620      	mov	r0, r4
 8000f46:	4629      	mov	r1, r5
 8000f48:	f7ff f942 	bl	80001d0 <__aeabi_dsub>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	460c      	mov	r4, r1
 8000f50:	4618      	mov	r0, r3
 8000f52:	4621      	mov	r1, r4
 8000f54:	f7ff fd8e 	bl	8000a74 <__aeabi_d2iz>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	61bb      	str	r3, [r7, #24]
				digit1 += 48;
 8000f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5e:	3330      	adds	r3, #48	; 0x30
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8000f62:	6a3b      	ldr	r3, [r7, #32]
 8000f64:	3330      	adds	r3, #48	; 0x30
 8000f66:	623b      	str	r3, [r7, #32]
				digit3 += 48;
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	3330      	adds	r3, #48	; 0x30
 8000f6c:	61fb      	str	r3, [r7, #28]
				digit4 += 48;
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	3330      	adds	r3, #48	; 0x30
 8000f72:	61bb      	str	r3, [r7, #24]
				lcd[0] = (uint8_t) (digit1);
 8000f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 8000f7a:	6a3b      	ldr	r3, [r7, #32]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) (digit3);
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) (digit4);
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 8000f8c:	2348      	movs	r3, #72	; 0x48
 8000f8e:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) ('z');
 8000f90:	237a      	movs	r3, #122	; 0x7a
 8000f92:	757b      	strb	r3, [r7, #21]
				break;
 8000f94:	e0ff      	b.n	8001196 <ValueDisplay+0x3ce>

			case 2:
				value = value * 2.23694 * 0.0141683;
 8000f96:	a350      	add	r3, pc, #320	; (adr r3, 80010d8 <ValueDisplay+0x310>)
 8000f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fa0:	f7ff face 	bl	8000540 <__aeabi_dmul>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	460c      	mov	r4, r1
 8000fa8:	4618      	mov	r0, r3
 8000faa:	4621      	mov	r1, r4
 8000fac:	a34c      	add	r3, pc, #304	; (adr r3, 80010e0 <ValueDisplay+0x318>)
 8000fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb2:	f7ff fac5 	bl	8000540 <__aeabi_dmul>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	460c      	mov	r4, r1
 8000fba:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8000fbe:	f04f 0200 	mov.w	r2, #0
 8000fc2:	4b4e      	ldr	r3, [pc, #312]	; (80010fc <ValueDisplay+0x334>)
 8000fc4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fc8:	f7ff fbe4 	bl	8000794 <__aeabi_ddiv>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	460c      	mov	r4, r1
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	4621      	mov	r1, r4
 8000fd4:	f7ff fd4e 	bl	8000a74 <__aeabi_d2iz>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 8000fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fde:	4613      	mov	r3, r2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	4413      	add	r3, r2
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fa40 	bl	800046c <__aeabi_i2d>
 8000fec:	4603      	mov	r3, r0
 8000fee:	460c      	mov	r4, r1
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ff8:	f7ff f8ea 	bl	80001d0 <__aeabi_dsub>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	460c      	mov	r4, r1
 8001000:	4618      	mov	r0, r3
 8001002:	4621      	mov	r1, r4
 8001004:	f7ff fd36 	bl	8000a74 <__aeabi_d2iz>
 8001008:	4603      	mov	r3, r0
 800100a:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 800100c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100e:	3330      	adds	r3, #48	; 0x30
 8001010:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8001012:	6a3b      	ldr	r3, [r7, #32]
 8001014:	3330      	adds	r3, #48	; 0x30
 8001016:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101a:	b2db      	uxtb	r3, r3
 800101c:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 800101e:	6a3b      	ldr	r3, [r7, #32]
 8001020:	b2db      	uxtb	r3, r3
 8001022:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 8001024:	234d      	movs	r3, #77	; 0x4d
 8001026:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('P');
 8001028:	2350      	movs	r3, #80	; 0x50
 800102a:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 800102c:	2348      	movs	r3, #72	; 0x48
 800102e:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 8001030:	2320      	movs	r3, #32
 8001032:	757b      	strb	r3, [r7, #21]
				break;
 8001034:	e0af      	b.n	8001196 <ValueDisplay+0x3ce>

			case 3:
				value = value * 3.6 * 0.0141683;
 8001036:	a32c      	add	r3, pc, #176	; (adr r3, 80010e8 <ValueDisplay+0x320>)
 8001038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001040:	f7ff fa7e 	bl	8000540 <__aeabi_dmul>
 8001044:	4603      	mov	r3, r0
 8001046:	460c      	mov	r4, r1
 8001048:	4618      	mov	r0, r3
 800104a:	4621      	mov	r1, r4
 800104c:	a324      	add	r3, pc, #144	; (adr r3, 80010e0 <ValueDisplay+0x318>)
 800104e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001052:	f7ff fa75 	bl	8000540 <__aeabi_dmul>
 8001056:	4603      	mov	r3, r0
 8001058:	460c      	mov	r4, r1
 800105a:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 800105e:	f04f 0200 	mov.w	r2, #0
 8001062:	4b26      	ldr	r3, [pc, #152]	; (80010fc <ValueDisplay+0x334>)
 8001064:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001068:	f7ff fb94 	bl	8000794 <__aeabi_ddiv>
 800106c:	4603      	mov	r3, r0
 800106e:	460c      	mov	r4, r1
 8001070:	4618      	mov	r0, r3
 8001072:	4621      	mov	r1, r4
 8001074:	f7ff fcfe 	bl	8000a74 <__aeabi_d2iz>
 8001078:	4603      	mov	r3, r0
 800107a:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 800107c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800107e:	4613      	mov	r3, r2
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	4413      	add	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff f9f0 	bl	800046c <__aeabi_i2d>
 800108c:	4603      	mov	r3, r0
 800108e:	460c      	mov	r4, r1
 8001090:	461a      	mov	r2, r3
 8001092:	4623      	mov	r3, r4
 8001094:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001098:	f7ff f89a 	bl	80001d0 <__aeabi_dsub>
 800109c:	4603      	mov	r3, r0
 800109e:	460c      	mov	r4, r1
 80010a0:	4618      	mov	r0, r3
 80010a2:	4621      	mov	r1, r4
 80010a4:	f7ff fce6 	bl	8000a74 <__aeabi_d2iz>
 80010a8:	4603      	mov	r3, r0
 80010aa:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 80010ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ae:	3330      	adds	r3, #48	; 0x30
 80010b0:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 80010b2:	6a3b      	ldr	r3, [r7, #32]
 80010b4:	3330      	adds	r3, #48	; 0x30
 80010b6:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 80010b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 80010be:	6a3b      	ldr	r3, [r7, #32]
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('K');
 80010c4:	234b      	movs	r3, #75	; 0x4b
 80010c6:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('M');
 80010c8:	234d      	movs	r3, #77	; 0x4d
 80010ca:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 80010cc:	2348      	movs	r3, #72	; 0x48
 80010ce:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 80010d0:	2320      	movs	r3, #32
 80010d2:	757b      	strb	r3, [r7, #21]
				break;
 80010d4:	e05f      	b.n	8001196 <ValueDisplay+0x3ce>
 80010d6:	bf00      	nop
 80010d8:	cc78e9f7 	.word	0xcc78e9f7
 80010dc:	4001e540 	.word	0x4001e540
 80010e0:	091e8cb3 	.word	0x091e8cb3
 80010e4:	3f8d0445 	.word	0x3f8d0445
 80010e8:	cccccccd 	.word	0xcccccccd
 80010ec:	400ccccc 	.word	0x400ccccc
 80010f0:	20000000 	.word	0x20000000
 80010f4:	408f4000 	.word	0x408f4000
 80010f8:	40590000 	.word	0x40590000
 80010fc:	40240000 	.word	0x40240000
 8001100:	00000000 	.word	0x00000000
 8001104:	40977000 	.word	0x40977000

			default:
				value = 0.0141683 * value;
 8001108:	a328      	add	r3, pc, #160	; (adr r3, 80011ac <ValueDisplay+0x3e4>)
 800110a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001112:	f7ff fa15 	bl	8000540 <__aeabi_dmul>
 8001116:	4603      	mov	r3, r0
 8001118:	460c      	mov	r4, r1
 800111a:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 800111e:	f04f 0200 	mov.w	r2, #0
 8001122:	4b21      	ldr	r3, [pc, #132]	; (80011a8 <ValueDisplay+0x3e0>)
 8001124:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001128:	f7ff fb34 	bl	8000794 <__aeabi_ddiv>
 800112c:	4603      	mov	r3, r0
 800112e:	460c      	mov	r4, r1
 8001130:	4618      	mov	r0, r3
 8001132:	4621      	mov	r1, r4
 8001134:	f7ff fc9e 	bl	8000a74 <__aeabi_d2iz>
 8001138:	4603      	mov	r3, r0
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 800113c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800113e:	4613      	mov	r3, r2
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f990 	bl	800046c <__aeabi_i2d>
 800114c:	4603      	mov	r3, r0
 800114e:	460c      	mov	r4, r1
 8001150:	461a      	mov	r2, r3
 8001152:	4623      	mov	r3, r4
 8001154:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001158:	f7ff f83a 	bl	80001d0 <__aeabi_dsub>
 800115c:	4603      	mov	r3, r0
 800115e:	460c      	mov	r4, r1
 8001160:	4618      	mov	r0, r3
 8001162:	4621      	mov	r1, r4
 8001164:	f7ff fc86 	bl	8000a74 <__aeabi_d2iz>
 8001168:	4603      	mov	r3, r0
 800116a:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 800116c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116e:	3330      	adds	r3, #48	; 0x30
 8001170:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8001172:	6a3b      	ldr	r3, [r7, #32]
 8001174:	3330      	adds	r3, #48	; 0x30
 8001176:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800117a:	b2db      	uxtb	r3, r3
 800117c:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 800117e:	6a3b      	ldr	r3, [r7, #32]
 8001180:	b2db      	uxtb	r3, r3
 8001182:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 8001184:	234d      	movs	r3, #77	; 0x4d
 8001186:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('/');
 8001188:	232f      	movs	r3, #47	; 0x2f
 800118a:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('S');
 800118c:	2353      	movs	r3, #83	; 0x53
 800118e:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 8001190:	2320      	movs	r3, #32
 8001192:	757b      	strb	r3, [r7, #21]
				break;
 8001194:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 8001196:	f107 0310 	add.w	r3, r7, #16
 800119a:	4618      	mov	r0, r3
 800119c:	f001 fa14 	bl	80025c8 <BSP_LCD_GLASS_DisplayString>
	//return;
}
 80011a0:	3728      	adds	r7, #40	; 0x28
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bdb0      	pop	{r4, r5, r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40240000 	.word	0x40240000
 80011ac:	091e8cb3 	.word	0x091e8cb3
 80011b0:	3f8d0445 	.word	0x3f8d0445

080011b4 <UserInterface>:

int UserInterface(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	switch(BSP_JOY_GetState())
 80011b8:	f001 f9a6 	bl	8002508 <BSP_JOY_GetState>
 80011bc:	4603      	mov	r3, r0
 80011be:	3b01      	subs	r3, #1
 80011c0:	2b04      	cmp	r3, #4
 80011c2:	d826      	bhi.n	8001212 <UserInterface+0x5e>
 80011c4:	a201      	add	r2, pc, #4	; (adr r2, 80011cc <UserInterface+0x18>)
 80011c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ca:	bf00      	nop
 80011cc:	080011ff 	.word	0x080011ff
 80011d0:	08001209 	.word	0x08001209
 80011d4:	080011f1 	.word	0x080011f1
 80011d8:	080011e7 	.word	0x080011e7
 80011dc:	080011e1 	.word	0x080011e1
	{
	case JOY_NONE:

		return -1;
 80011e0:	f04f 33ff 	mov.w	r3, #4294967295
 80011e4:	e015      	b.n	8001212 <UserInterface+0x5e>
		break;

	case JOY_UP:
		// Display MPH
		menuChoice = 2;
 80011e6:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <UserInterface+0x64>)
 80011e8:	2202      	movs	r2, #2
 80011ea:	601a      	str	r2, [r3, #0]
		return 2;
 80011ec:	2302      	movs	r3, #2
 80011ee:	e010      	b.n	8001212 <UserInterface+0x5e>
		break;

	case JOY_DOWN:
		// Display M/S
		menuChoice = -1;
 80011f0:	4b09      	ldr	r3, [pc, #36]	; (8001218 <UserInterface+0x64>)
 80011f2:	f04f 32ff 	mov.w	r2, #4294967295
 80011f6:	601a      	str	r2, [r3, #0]
		return -1;
 80011f8:	f04f 33ff 	mov.w	r3, #4294967295
 80011fc:	e009      	b.n	8001212 <UserInterface+0x5e>
		break;

	case JOY_LEFT:
		// Display KMH
		menuChoice = 3;
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <UserInterface+0x64>)
 8001200:	2203      	movs	r2, #3
 8001202:	601a      	str	r2, [r3, #0]
		return 3;
 8001204:	2303      	movs	r3, #3
 8001206:	e004      	b.n	8001212 <UserInterface+0x5e>
		break;

	case JOY_RIGHT:
		// Display Hz
		menuChoice = 1;
 8001208:	4b03      	ldr	r3, [pc, #12]	; (8001218 <UserInterface+0x64>)
 800120a:	2201      	movs	r2, #1
 800120c:	601a      	str	r2, [r3, #0]
		return 1;
 800120e:	2301      	movs	r3, #1
 8001210:	e7ff      	b.n	8001212 <UserInterface+0x5e>
//		// Display M/S
//		menuChoice = 0;
//		return 0;
//		break;
	}
}
 8001212:	4618      	mov	r0, r3
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000000 	.word	0x20000000

0800121c <readADC>:
static void MX_USART2_UART_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM4_Init(void);
void MX_USB_HOST_Process(void);

void readADC() {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	static int bufferIndex = 0;
	HAL_ADC_Start(&hadc1);
 8001220:	4824      	ldr	r0, [pc, #144]	; (80012b4 <readADC+0x98>)
 8001222:	f002 fb35 	bl	8003890 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8001226:	2164      	movs	r1, #100	; 0x64
 8001228:	4822      	ldr	r0, [pc, #136]	; (80012b4 <readADC+0x98>)
 800122a:	f002 fc1f 	bl	8003a6c <HAL_ADC_PollForConversion>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d123      	bne.n	800127c <readADC+0x60>
		g_ADCValue = HAL_ADC_GetValue(&hadc1);
 8001234:	481f      	ldr	r0, [pc, #124]	; (80012b4 <readADC+0x98>)
 8001236:	f002 fce9 	bl	8003c0c <HAL_ADC_GetValue>
 800123a:	4603      	mov	r3, r0
 800123c:	461a      	mov	r2, r3
 800123e:	4b1e      	ldr	r3, [pc, #120]	; (80012b8 <readADC+0x9c>)
 8001240:	601a      	str	r2, [r3, #0]
		// setup a double buffer so that values do not get overwritten and are continuous
		// could also do a double length buffer and detect which half we're in
		if (!activeBuffer) {
 8001242:	4b1e      	ldr	r3, [pc, #120]	; (80012bc <readADC+0xa0>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	f083 0301 	eor.w	r3, r3, #1
 800124a:	b2db      	uxtb	r3, r3
 800124c:	2b00      	cmp	r3, #0
 800124e:	d008      	beq.n	8001262 <readADC+0x46>
			ADCBuffer0[bufferIndex] = g_ADCValue;
 8001250:	4b19      	ldr	r3, [pc, #100]	; (80012b8 <readADC+0x9c>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b1a      	ldr	r3, [pc, #104]	; (80012c0 <readADC+0xa4>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4611      	mov	r1, r2
 800125a:	4a1a      	ldr	r2, [pc, #104]	; (80012c4 <readADC+0xa8>)
 800125c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001260:	e007      	b.n	8001272 <readADC+0x56>
		} else {
			ADCBuffer1[bufferIndex] = g_ADCValue;
 8001262:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <readADC+0x9c>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4b16      	ldr	r3, [pc, #88]	; (80012c0 <readADC+0xa4>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4611      	mov	r1, r2
 800126c:	4a16      	ldr	r2, [pc, #88]	; (80012c8 <readADC+0xac>)
 800126e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		bufferIndex++;
 8001272:	4b13      	ldr	r3, [pc, #76]	; (80012c0 <readADC+0xa4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	3301      	adds	r3, #1
 8001278:	4a11      	ldr	r2, [pc, #68]	; (80012c0 <readADC+0xa4>)
 800127a:	6013      	str	r3, [r2, #0]
	}
	if (bufferIndex > NUM_OF_SAMPLES) {
 800127c:	4b10      	ldr	r3, [pc, #64]	; (80012c0 <readADC+0xa4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b0a      	cmp	r3, #10
 8001282:	dd11      	ble.n	80012a8 <readADC+0x8c>
		// reset the index to write from the start and change to the next buffer
		bufferIndex = 0;
 8001284:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <readADC+0xa4>)
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
		activeBuffer = !activeBuffer;
 800128a:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <readADC+0xa0>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	bf14      	ite	ne
 8001292:	2301      	movne	r3, #1
 8001294:	2300      	moveq	r3, #0
 8001296:	b2db      	uxtb	r3, r3
 8001298:	f083 0301 	eor.w	r3, r3, #1
 800129c:	b2db      	uxtb	r3, r3
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <readADC+0xa0>)
 80012a6:	701a      	strb	r2, [r3, #0]
	}
	HAL_ADC_Stop(&hadc1);
 80012a8:	4802      	ldr	r0, [pc, #8]	; (80012b4 <readADC+0x98>)
 80012aa:	f002 fbab 	bl	8003a04 <HAL_ADC_Stop>
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200002d0 	.word	0x200002d0
 80012b8:	200000c4 	.word	0x200000c4
 80012bc:	200000c8 	.word	0x200000c8
 80012c0:	200000cc 	.word	0x200000cc
 80012c4:	200004b4 	.word	0x200004b4
 80012c8:	2000018c 	.word	0x2000018c

080012cc <TIM4_IRQHandler>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void TIM4_IRQHandler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 80012d0:	2104      	movs	r1, #4
 80012d2:	4807      	ldr	r0, [pc, #28]	; (80012f0 <TIM4_IRQHandler+0x24>)
 80012d4:	f003 ff98 	bl	8005208 <HAL_GPIO_TogglePin>
	TransmitUART();
 80012d8:	f000 f870 	bl	80013bc <TransmitUART>
	readADC();
 80012dc:	f7ff ff9e 	bl	800121c <readADC>
	__HAL_TIM_CLEAR_FLAG(&Timer4Handle, TIM_FLAG_UPDATE);
 80012e0:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <TIM4_IRQHandler+0x28>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f06f 0201 	mvn.w	r2, #1
 80012e8:	611a      	str	r2, [r3, #16]
}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	48000400 	.word	0x48000400
 80012f4:	20000334 	.word	0x20000334

080012f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f8:	b590      	push	{r4, r7, lr}
 80012fa:	b087      	sub	sp, #28
 80012fc:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fe:	f001 fea1 	bl	8003044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001302:	f000 f881 	bl	8001408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001306:	f000 fbdb 	bl	8001ac0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800130a:	f000 f9ad 	bl	8001668 <MX_I2C1_Init>
  MX_I2C2_Init();
 800130e:	f000 f9eb 	bl	80016e8 <MX_I2C2_Init>
  MX_LCD_Init();
 8001312:	f000 fa29 	bl	8001768 <MX_LCD_Init>
  MX_QUADSPI_Init();
 8001316:	f000 fa5f 	bl	80017d8 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 800131a:	f000 fa83 	bl	8001824 <MX_SAI1_Init>
  MX_SPI2_Init();
 800131e:	f000 fb29 	bl	8001974 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001322:	f000 fb9d 	bl	8001a60 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 8001326:	f00a fe63 	bl	800bff0 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 800132a:	f000 f91b 	bl	8001564 <MX_ADC1_Init>
  MX_TIM4_Init();
 800132e:	f000 fb5f 	bl	80019f0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_GLASS_Init();
 8001332:	f001 f90f 	bl	8002554 <BSP_LCD_GLASS_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int i = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
    /* USER CODE END WHILE */
    //MX_USB_HOST_Process();
    //HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_2);
    //HAL_Delay(100);
	// crude way of showing g_ADCValue
	UserInterface();
 800133a:	f7ff ff3b 	bl	80011b4 <UserInterface>
	ValueDisplay(g_ADCValue,0);
 800133e:	4b1c      	ldr	r3, [pc, #112]	; (80013b0 <main+0xb8>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff f892 	bl	800046c <__aeabi_i2d>
 8001348:	4603      	mov	r3, r0
 800134a:	460c      	mov	r4, r1
 800134c:	2000      	movs	r0, #0
 800134e:	ec44 3b10 	vmov	d0, r3, r4
 8001352:	f7ff fd39 	bl	8000dc8 <ValueDisplay>

	int test = ADCBuffer1[0];
 8001356:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <main+0xbc>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	60bb      	str	r3, [r7, #8]
	int onTime = g_ADCValue;
 800135c:	4b14      	ldr	r3, [pc, #80]	; (80013b0 <main+0xb8>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	607b      	str	r3, [r7, #4]
	int offTime = 4096 - onTime;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8001368:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 800136a:	2201      	movs	r2, #1
 800136c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001370:	4811      	ldr	r0, [pc, #68]	; (80013b8 <main+0xc0>)
 8001372:	f003 ff31 	bl	80051d8 <HAL_GPIO_WritePin>
	for (int i = 0; i < onTime; i++)
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]
 800137a:	e003      	b.n	8001384 <main+0x8c>
	  asm("nop");
 800137c:	bf00      	nop
	for (int i = 0; i < onTime; i++)
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	3301      	adds	r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	429a      	cmp	r2, r3
 800138a:	dbf7      	blt.n	800137c <main+0x84>

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 800138c:	2200      	movs	r2, #0
 800138e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001392:	4809      	ldr	r0, [pc, #36]	; (80013b8 <main+0xc0>)
 8001394:	f003 ff20 	bl	80051d8 <HAL_GPIO_WritePin>
	for (int i = 0; i < offTime; i++)
 8001398:	2300      	movs	r3, #0
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	e003      	b.n	80013a6 <main+0xae>
	  asm("nop");
 800139e:	bf00      	nop
	for (int i = 0; i < offTime; i++)
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	3301      	adds	r3, #1
 80013a4:	613b      	str	r3, [r7, #16]
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	dbf7      	blt.n	800139e <main+0xa6>
  {
 80013ae:	e7c4      	b.n	800133a <main+0x42>
 80013b0:	200000c4 	.word	0x200000c4
 80013b4:	2000018c 	.word	0x2000018c
 80013b8:	48001000 	.word	0x48001000

080013bc <TransmitUART>:

float ADCToVoltage(int ADCValue){
	return 3.3 * (float)ADCValue / 4096.0;
}

void TransmitUART() {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
	int num = g_ADCValue;
 80013c2:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <TransmitUART+0x40>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	60fb      	str	r3, [r7, #12]
	char snum[5] = "    ,";
 80013c8:	4a0d      	ldr	r2, [pc, #52]	; (8001400 <TransmitUART+0x44>)
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013d0:	6018      	str	r0, [r3, #0]
 80013d2:	3304      	adds	r3, #4
 80013d4:	7019      	strb	r1, [r3, #0]
	// convert 123 to string [buf]
	itoa(num, snum, 10);
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	220a      	movs	r2, #10
 80013da:	4619      	mov	r1, r3
 80013dc:	68f8      	ldr	r0, [r7, #12]
 80013de:	f00b f901 	bl	800c5e4 <itoa>

	// print with end line
//	snum[3] = '\n';
//	snum[4] = '\r';
	// print comma separated
	snum[4] = '\n';
 80013e2:	230a      	movs	r3, #10
 80013e4:	723b      	strb	r3, [r7, #8]

	HAL_UART_Transmit(&huart2, snum, sizeof(snum), HAL_MAX_DELAY);
 80013e6:	1d39      	adds	r1, r7, #4
 80013e8:	f04f 33ff 	mov.w	r3, #4294967295
 80013ec:	2205      	movs	r2, #5
 80013ee:	4805      	ldr	r0, [pc, #20]	; (8001404 <TransmitUART+0x48>)
 80013f0:	f008 fa8a 	bl	8009908 <HAL_UART_Transmit>
}
 80013f4:	bf00      	nop
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	200000c4 	.word	0x200000c4
 8001400:	0800c820 	.word	0x0800c820
 8001404:	20000434 	.word	0x20000434

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b0b8      	sub	sp, #224	; 0xe0
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001412:	2244      	movs	r2, #68	; 0x44
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f00b f8f6 	bl	800c608 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800142c:	463b      	mov	r3, r7
 800142e:	2288      	movs	r2, #136	; 0x88
 8001430:	2100      	movs	r1, #0
 8001432:	4618      	mov	r0, r3
 8001434:	f00b f8e8 	bl	800c608 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8001438:	f005 fdf4 	bl	8007024 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800143c:	4b46      	ldr	r3, [pc, #280]	; (8001558 <SystemClock_Config+0x150>)
 800143e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001442:	4a45      	ldr	r2, [pc, #276]	; (8001558 <SystemClock_Config+0x150>)
 8001444:	f023 0318 	bic.w	r3, r3, #24
 8001448:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 800144c:	231c      	movs	r3, #28
 800144e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001452:	2301      	movs	r3, #1
 8001454:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001458:	2301      	movs	r3, #1
 800145a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800145e:	2301      	movs	r3, #1
 8001460:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800146a:	2360      	movs	r3, #96	; 0x60
 800146c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001470:	2302      	movs	r3, #2
 8001472:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001476:	2301      	movs	r3, #1
 8001478:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800147c:	2301      	movs	r3, #1
 800147e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001482:	2314      	movs	r3, #20
 8001484:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001488:	2307      	movs	r3, #7
 800148a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800148e:	2302      	movs	r3, #2
 8001490:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001494:	2302      	movs	r3, #2
 8001496:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800149a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800149e:	4618      	mov	r0, r3
 80014a0:	f005 ff0c 	bl	80072bc <HAL_RCC_OscConfig>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80014aa:	f000 fc53 	bl	8001d54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ae:	230f      	movs	r3, #15
 80014b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014b4:	2303      	movs	r3, #3
 80014b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80014ba:	2380      	movs	r3, #128	; 0x80
 80014bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014c0:	2300      	movs	r3, #0
 80014c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014c6:	2300      	movs	r3, #0
 80014c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80014cc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80014d0:	2101      	movs	r1, #1
 80014d2:	4618      	mov	r0, r3
 80014d4:	f006 faa2 	bl	8007a1c <HAL_RCC_ClockConfig>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <SystemClock_Config+0xda>
  {
    Error_Handler();
 80014de:	f000 fc39 	bl	8001d54 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 80014e2:	4b1e      	ldr	r3, [pc, #120]	; (800155c <SystemClock_Config+0x154>)
 80014e4:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_USB
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014ea:	2300      	movs	r3, #0
 80014ec:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80014ee:	2300      	movs	r3, #0
 80014f0:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80014f2:	2300      	movs	r3, #0
 80014f4:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80014f6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80014fa:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80014fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001500:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001504:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001508:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800150a:	2301      	movs	r3, #1
 800150c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800150e:	2301      	movs	r3, #1
 8001510:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001512:	2318      	movs	r3, #24
 8001514:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001516:	2307      	movs	r3, #7
 8001518:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800151a:	2302      	movs	r3, #2
 800151c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800151e:	2302      	movs	r3, #2
 8001520:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8001522:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <SystemClock_Config+0x158>)
 8001524:	61fb      	str	r3, [r7, #28]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001526:	463b      	mov	r3, r7
 8001528:	4618      	mov	r0, r3
 800152a:	f006 fc7b 	bl	8007e24 <HAL_RCCEx_PeriphCLKConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <SystemClock_Config+0x130>
  {
    Error_Handler();
 8001534:	f000 fc0e 	bl	8001d54 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001538:	f44f 7000 	mov.w	r0, #512	; 0x200
 800153c:	f005 fd90 	bl	8007060 <HAL_PWREx_ControlVoltageScaling>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <SystemClock_Config+0x142>
  {
    Error_Handler();
 8001546:	f000 fc05 	bl	8001d54 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800154a:	f007 fbc9 	bl	8008ce0 <HAL_RCCEx_EnableMSIPLLMode>
}
 800154e:	bf00      	nop
 8001550:	37e0      	adds	r7, #224	; 0xe0
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40021000 	.word	0x40021000
 800155c:	000268c2 	.word	0x000268c2
 8001560:	01110000 	.word	0x01110000

08001564 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08a      	sub	sp, #40	; 0x28
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  __ADC_CLK_ENABLE();
 800156a:	4b3b      	ldr	r3, [pc, #236]	; (8001658 <MX_ADC1_Init+0xf4>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800156e:	4a3a      	ldr	r2, [pc, #232]	; (8001658 <MX_ADC1_Init+0xf4>)
 8001570:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001574:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001576:	4b38      	ldr	r3, [pc, #224]	; (8001658 <MX_ADC1_Init+0xf4>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800157e:	603b      	str	r3, [r7, #0]
 8001580:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001582:	f107 031c 	add.w	r3, r7, #28
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800158e:	1d3b      	adds	r3, r7, #4
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
 800159c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 800159e:	4b2f      	ldr	r3, [pc, #188]	; (800165c <MX_ADC1_Init+0xf8>)
 80015a0:	4a2f      	ldr	r2, [pc, #188]	; (8001660 <MX_ADC1_Init+0xfc>)
 80015a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80015a4:	4b2d      	ldr	r3, [pc, #180]	; (800165c <MX_ADC1_Init+0xf8>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015aa:	4b2c      	ldr	r3, [pc, #176]	; (800165c <MX_ADC1_Init+0xf8>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015b0:	4b2a      	ldr	r3, [pc, #168]	; (800165c <MX_ADC1_Init+0xf8>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015b6:	4b29      	ldr	r3, [pc, #164]	; (800165c <MX_ADC1_Init+0xf8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015bc:	4b27      	ldr	r3, [pc, #156]	; (800165c <MX_ADC1_Init+0xf8>)
 80015be:	2204      	movs	r2, #4
 80015c0:	615a      	str	r2, [r3, #20]
  //hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015c2:	4b26      	ldr	r3, [pc, #152]	; (800165c <MX_ADC1_Init+0xf8>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80015c8:	4b24      	ldr	r3, [pc, #144]	; (800165c <MX_ADC1_Init+0xf8>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015ce:	4b23      	ldr	r3, [pc, #140]	; (800165c <MX_ADC1_Init+0xf8>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START; // Need to run start to trigger conversion?
 80015d6:	4b21      	ldr	r3, [pc, #132]	; (800165c <MX_ADC1_Init+0xf8>)
 80015d8:	2200      	movs	r2, #0
 80015da:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015dc:	4b1f      	ldr	r3, [pc, #124]	; (800165c <MX_ADC1_Init+0xf8>)
 80015de:	2200      	movs	r2, #0
 80015e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015e2:	4b1e      	ldr	r3, [pc, #120]	; (800165c <MX_ADC1_Init+0xf8>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80015ea:	4b1c      	ldr	r3, [pc, #112]	; (800165c <MX_ADC1_Init+0xf8>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80015f0:	4b1a      	ldr	r3, [pc, #104]	; (800165c <MX_ADC1_Init+0xf8>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015f8:	4818      	ldr	r0, [pc, #96]	; (800165c <MX_ADC1_Init+0xf8>)
 80015fa:	f001 fff5 	bl	80035e8 <HAL_ADC_Init>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8001604:	f000 fba6 	bl	8001d54 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001608:	2300      	movs	r3, #0
 800160a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800160c:	f107 031c 	add.w	r3, r7, #28
 8001610:	4619      	mov	r1, r3
 8001612:	4812      	ldr	r0, [pc, #72]	; (800165c <MX_ADC1_Init+0xf8>)
 8001614:	f003 fa62 	bl	8004adc <HAL_ADCEx_MultiModeConfigChannel>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 800161e:	f000 fb99 	bl	8001d54 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001622:	4b10      	ldr	r3, [pc, #64]	; (8001664 <MX_ADC1_Init+0x100>)
 8001624:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001626:	2306      	movs	r3, #6
 8001628:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800162e:	237f      	movs	r3, #127	; 0x7f
 8001630:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001632:	2304      	movs	r3, #4
 8001634:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	4619      	mov	r1, r3
 800163e:	4807      	ldr	r0, [pc, #28]	; (800165c <MX_ADC1_Init+0xf8>)
 8001640:	f002 fd2a 	bl	8004098 <HAL_ADC_ConfigChannel>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 800164a:	f000 fb83 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	3728      	adds	r7, #40	; 0x28
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40021000 	.word	0x40021000
 800165c:	200002d0 	.word	0x200002d0
 8001660:	50040000 	.word	0x50040000
 8001664:	14f00020 	.word	0x14f00020

08001668 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800166c:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <MX_I2C1_Init+0x74>)
 800166e:	4a1c      	ldr	r2, [pc, #112]	; (80016e0 <MX_I2C1_Init+0x78>)
 8001670:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 8001672:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <MX_I2C1_Init+0x74>)
 8001674:	4a1b      	ldr	r2, [pc, #108]	; (80016e4 <MX_I2C1_Init+0x7c>)
 8001676:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001678:	4b18      	ldr	r3, [pc, #96]	; (80016dc <MX_I2C1_Init+0x74>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800167e:	4b17      	ldr	r3, [pc, #92]	; (80016dc <MX_I2C1_Init+0x74>)
 8001680:	2201      	movs	r2, #1
 8001682:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001684:	4b15      	ldr	r3, [pc, #84]	; (80016dc <MX_I2C1_Init+0x74>)
 8001686:	2200      	movs	r2, #0
 8001688:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800168a:	4b14      	ldr	r3, [pc, #80]	; (80016dc <MX_I2C1_Init+0x74>)
 800168c:	2200      	movs	r2, #0
 800168e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001690:	4b12      	ldr	r3, [pc, #72]	; (80016dc <MX_I2C1_Init+0x74>)
 8001692:	2200      	movs	r2, #0
 8001694:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <MX_I2C1_Init+0x74>)
 8001698:	2200      	movs	r2, #0
 800169a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <MX_I2C1_Init+0x74>)
 800169e:	2200      	movs	r2, #0
 80016a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016a2:	480e      	ldr	r0, [pc, #56]	; (80016dc <MX_I2C1_Init+0x74>)
 80016a4:	f005 f9cc 	bl	8006a40 <HAL_I2C_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016ae:	f000 fb51 	bl	8001d54 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016b2:	2100      	movs	r1, #0
 80016b4:	4809      	ldr	r0, [pc, #36]	; (80016dc <MX_I2C1_Init+0x74>)
 80016b6:	f005 fa52 	bl	8006b5e <HAL_I2CEx_ConfigAnalogFilter>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016c0:	f000 fb48 	bl	8001d54 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016c4:	2100      	movs	r1, #0
 80016c6:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_I2C1_Init+0x74>)
 80016c8:	f005 fa94 	bl	8006bf4 <HAL_I2CEx_ConfigDigitalFilter>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016d2:	f000 fb3f 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	200001b4 	.word	0x200001b4
 80016e0:	40005400 	.word	0x40005400
 80016e4:	00404c74 	.word	0x00404c74

080016e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016ec:	4b1b      	ldr	r3, [pc, #108]	; (800175c <MX_I2C2_Init+0x74>)
 80016ee:	4a1c      	ldr	r2, [pc, #112]	; (8001760 <MX_I2C2_Init+0x78>)
 80016f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 80016f2:	4b1a      	ldr	r3, [pc, #104]	; (800175c <MX_I2C2_Init+0x74>)
 80016f4:	4a1b      	ldr	r2, [pc, #108]	; (8001764 <MX_I2C2_Init+0x7c>)
 80016f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80016f8:	4b18      	ldr	r3, [pc, #96]	; (800175c <MX_I2C2_Init+0x74>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016fe:	4b17      	ldr	r3, [pc, #92]	; (800175c <MX_I2C2_Init+0x74>)
 8001700:	2201      	movs	r2, #1
 8001702:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001704:	4b15      	ldr	r3, [pc, #84]	; (800175c <MX_I2C2_Init+0x74>)
 8001706:	2200      	movs	r2, #0
 8001708:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800170a:	4b14      	ldr	r3, [pc, #80]	; (800175c <MX_I2C2_Init+0x74>)
 800170c:	2200      	movs	r2, #0
 800170e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <MX_I2C2_Init+0x74>)
 8001712:	2200      	movs	r2, #0
 8001714:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001716:	4b11      	ldr	r3, [pc, #68]	; (800175c <MX_I2C2_Init+0x74>)
 8001718:	2200      	movs	r2, #0
 800171a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800171c:	4b0f      	ldr	r3, [pc, #60]	; (800175c <MX_I2C2_Init+0x74>)
 800171e:	2200      	movs	r2, #0
 8001720:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001722:	480e      	ldr	r0, [pc, #56]	; (800175c <MX_I2C2_Init+0x74>)
 8001724:	f005 f98c 	bl	8006a40 <HAL_I2C_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800172e:	f000 fb11 	bl	8001d54 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001732:	2100      	movs	r1, #0
 8001734:	4809      	ldr	r0, [pc, #36]	; (800175c <MX_I2C2_Init+0x74>)
 8001736:	f005 fa12 	bl	8006b5e <HAL_I2CEx_ConfigAnalogFilter>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001740:	f000 fb08 	bl	8001d54 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001744:	2100      	movs	r1, #0
 8001746:	4805      	ldr	r0, [pc, #20]	; (800175c <MX_I2C2_Init+0x74>)
 8001748:	f005 fa54 	bl	8006bf4 <HAL_I2CEx_ConfigDigitalFilter>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001752:	f000 faff 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000200 	.word	0x20000200
 8001760:	40005800 	.word	0x40005800
 8001764:	00404c74 	.word	0x00404c74

08001768 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 800176c:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <MX_LCD_Init+0x68>)
 800176e:	4a19      	ldr	r2, [pc, #100]	; (80017d4 <MX_LCD_Init+0x6c>)
 8001770:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8001772:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <MX_LCD_Init+0x68>)
 8001774:	2200      	movs	r2, #0
 8001776:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8001778:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <MX_LCD_Init+0x68>)
 800177a:	2200      	movs	r2, #0
 800177c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 800177e:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <MX_LCD_Init+0x68>)
 8001780:	220c      	movs	r2, #12
 8001782:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <MX_LCD_Init+0x68>)
 8001786:	2200      	movs	r2, #0
 8001788:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800178a:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <MX_LCD_Init+0x68>)
 800178c:	2200      	movs	r2, #0
 800178e:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001790:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <MX_LCD_Init+0x68>)
 8001792:	2200      	movs	r2, #0
 8001794:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <MX_LCD_Init+0x68>)
 8001798:	2200      	movs	r2, #0
 800179a:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <MX_LCD_Init+0x68>)
 800179e:	2200      	movs	r2, #0
 80017a0:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <MX_LCD_Init+0x68>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80017a8:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <MX_LCD_Init+0x68>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <MX_LCD_Init+0x68>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <MX_LCD_Init+0x68>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80017ba:	4805      	ldr	r0, [pc, #20]	; (80017d0 <MX_LCD_Init+0x68>)
 80017bc:	f005 fa66 	bl	8006c8c <HAL_LCD_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80017c6:	f000 fac5 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000374 	.word	0x20000374
 80017d4:	40002400 	.word	0x40002400

080017d8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80017dc:	4b0f      	ldr	r3, [pc, #60]	; (800181c <MX_QUADSPI_Init+0x44>)
 80017de:	4a10      	ldr	r2, [pc, #64]	; (8001820 <MX_QUADSPI_Init+0x48>)
 80017e0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 80017e2:	4b0e      	ldr	r3, [pc, #56]	; (800181c <MX_QUADSPI_Init+0x44>)
 80017e4:	22ff      	movs	r2, #255	; 0xff
 80017e6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <MX_QUADSPI_Init+0x44>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <MX_QUADSPI_Init+0x44>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80017f4:	4b09      	ldr	r3, [pc, #36]	; (800181c <MX_QUADSPI_Init+0x44>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80017fa:	4b08      	ldr	r3, [pc, #32]	; (800181c <MX_QUADSPI_Init+0x44>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001800:	4b06      	ldr	r3, [pc, #24]	; (800181c <MX_QUADSPI_Init+0x44>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001806:	4805      	ldr	r0, [pc, #20]	; (800181c <MX_QUADSPI_Init+0x44>)
 8001808:	f005 fc90 	bl	800712c <HAL_QSPI_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001812:	f000 fa9f 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200004dc 	.word	0x200004dc
 8001820:	a0001000 	.word	0xa0001000

08001824 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8001828:	4b4d      	ldr	r3, [pc, #308]	; (8001960 <MX_SAI1_Init+0x13c>)
 800182a:	4a4e      	ldr	r2, [pc, #312]	; (8001964 <MX_SAI1_Init+0x140>)
 800182c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800182e:	4b4c      	ldr	r3, [pc, #304]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001830:	2200      	movs	r2, #0
 8001832:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001834:	4b4a      	ldr	r3, [pc, #296]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001836:	2200      	movs	r2, #0
 8001838:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 800183a:	4b49      	ldr	r3, [pc, #292]	; (8001960 <MX_SAI1_Init+0x13c>)
 800183c:	2240      	movs	r2, #64	; 0x40
 800183e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001840:	4b47      	ldr	r3, [pc, #284]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001842:	2200      	movs	r2, #0
 8001844:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001846:	4b46      	ldr	r3, [pc, #280]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001848:	2200      	movs	r2, #0
 800184a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800184c:	4b44      	ldr	r3, [pc, #272]	; (8001960 <MX_SAI1_Init+0x13c>)
 800184e:	2200      	movs	r2, #0
 8001850:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001852:	4b43      	ldr	r3, [pc, #268]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001858:	4b41      	ldr	r3, [pc, #260]	; (8001960 <MX_SAI1_Init+0x13c>)
 800185a:	2200      	movs	r2, #0
 800185c:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800185e:	4b40      	ldr	r3, [pc, #256]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001860:	2200      	movs	r2, #0
 8001862:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001864:	4b3e      	ldr	r3, [pc, #248]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001866:	4a40      	ldr	r2, [pc, #256]	; (8001968 <MX_SAI1_Init+0x144>)
 8001868:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800186a:	4b3d      	ldr	r3, [pc, #244]	; (8001960 <MX_SAI1_Init+0x13c>)
 800186c:	2200      	movs	r2, #0
 800186e:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001870:	4b3b      	ldr	r3, [pc, #236]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001872:	2200      	movs	r2, #0
 8001874:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001876:	4b3a      	ldr	r3, [pc, #232]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001878:	2200      	movs	r2, #0
 800187a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800187c:	4b38      	ldr	r3, [pc, #224]	; (8001960 <MX_SAI1_Init+0x13c>)
 800187e:	2200      	movs	r2, #0
 8001880:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8001882:	4b37      	ldr	r3, [pc, #220]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001884:	2208      	movs	r2, #8
 8001886:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001888:	4b35      	ldr	r3, [pc, #212]	; (8001960 <MX_SAI1_Init+0x13c>)
 800188a:	2201      	movs	r2, #1
 800188c:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800188e:	4b34      	ldr	r3, [pc, #208]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001890:	2200      	movs	r2, #0
 8001892:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001894:	4b32      	ldr	r3, [pc, #200]	; (8001960 <MX_SAI1_Init+0x13c>)
 8001896:	2200      	movs	r2, #0
 8001898:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800189a:	4b31      	ldr	r3, [pc, #196]	; (8001960 <MX_SAI1_Init+0x13c>)
 800189c:	2200      	movs	r2, #0
 800189e:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80018a0:	4b2f      	ldr	r3, [pc, #188]	; (8001960 <MX_SAI1_Init+0x13c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80018a6:	4b2e      	ldr	r3, [pc, #184]	; (8001960 <MX_SAI1_Init+0x13c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80018ac:	4b2c      	ldr	r3, [pc, #176]	; (8001960 <MX_SAI1_Init+0x13c>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80018b2:	4b2b      	ldr	r3, [pc, #172]	; (8001960 <MX_SAI1_Init+0x13c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80018b8:	4829      	ldr	r0, [pc, #164]	; (8001960 <MX_SAI1_Init+0x13c>)
 80018ba:	f007 fcc3 	bl	8009244 <HAL_SAI_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 80018c4:	f000 fa46 	bl	8001d54 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80018c8:	4b28      	ldr	r3, [pc, #160]	; (800196c <MX_SAI1_Init+0x148>)
 80018ca:	4a29      	ldr	r2, [pc, #164]	; (8001970 <MX_SAI1_Init+0x14c>)
 80018cc:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80018ce:	4b27      	ldr	r3, [pc, #156]	; (800196c <MX_SAI1_Init+0x148>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 80018d4:	4b25      	ldr	r3, [pc, #148]	; (800196c <MX_SAI1_Init+0x148>)
 80018d6:	2203      	movs	r2, #3
 80018d8:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 80018da:	4b24      	ldr	r3, [pc, #144]	; (800196c <MX_SAI1_Init+0x148>)
 80018dc:	2240      	movs	r2, #64	; 0x40
 80018de:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80018e0:	4b22      	ldr	r3, [pc, #136]	; (800196c <MX_SAI1_Init+0x148>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80018e6:	4b21      	ldr	r3, [pc, #132]	; (800196c <MX_SAI1_Init+0x148>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 80018ec:	4b1f      	ldr	r3, [pc, #124]	; (800196c <MX_SAI1_Init+0x148>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80018f2:	4b1e      	ldr	r3, [pc, #120]	; (800196c <MX_SAI1_Init+0x148>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80018f8:	4b1c      	ldr	r3, [pc, #112]	; (800196c <MX_SAI1_Init+0x148>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80018fe:	4b1b      	ldr	r3, [pc, #108]	; (800196c <MX_SAI1_Init+0x148>)
 8001900:	2200      	movs	r2, #0
 8001902:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001904:	4b19      	ldr	r3, [pc, #100]	; (800196c <MX_SAI1_Init+0x148>)
 8001906:	2200      	movs	r2, #0
 8001908:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800190a:	4b18      	ldr	r3, [pc, #96]	; (800196c <MX_SAI1_Init+0x148>)
 800190c:	2200      	movs	r2, #0
 800190e:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001910:	4b16      	ldr	r3, [pc, #88]	; (800196c <MX_SAI1_Init+0x148>)
 8001912:	2200      	movs	r2, #0
 8001914:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8001916:	4b15      	ldr	r3, [pc, #84]	; (800196c <MX_SAI1_Init+0x148>)
 8001918:	2208      	movs	r2, #8
 800191a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 800191c:	4b13      	ldr	r3, [pc, #76]	; (800196c <MX_SAI1_Init+0x148>)
 800191e:	2201      	movs	r2, #1
 8001920:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001922:	4b12      	ldr	r3, [pc, #72]	; (800196c <MX_SAI1_Init+0x148>)
 8001924:	2200      	movs	r2, #0
 8001926:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001928:	4b10      	ldr	r3, [pc, #64]	; (800196c <MX_SAI1_Init+0x148>)
 800192a:	2200      	movs	r2, #0
 800192c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800192e:	4b0f      	ldr	r3, [pc, #60]	; (800196c <MX_SAI1_Init+0x148>)
 8001930:	2200      	movs	r2, #0
 8001932:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001934:	4b0d      	ldr	r3, [pc, #52]	; (800196c <MX_SAI1_Init+0x148>)
 8001936:	2200      	movs	r2, #0
 8001938:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800193a:	4b0c      	ldr	r3, [pc, #48]	; (800196c <MX_SAI1_Init+0x148>)
 800193c:	2200      	movs	r2, #0
 800193e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001940:	4b0a      	ldr	r3, [pc, #40]	; (800196c <MX_SAI1_Init+0x148>)
 8001942:	2201      	movs	r2, #1
 8001944:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8001946:	4b09      	ldr	r3, [pc, #36]	; (800196c <MX_SAI1_Init+0x148>)
 8001948:	2200      	movs	r2, #0
 800194a:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 800194c:	4807      	ldr	r0, [pc, #28]	; (800196c <MX_SAI1_Init+0x148>)
 800194e:	f007 fc79 	bl	8009244 <HAL_SAI_Init>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8001958:	f000 f9fc 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	200003b0 	.word	0x200003b0
 8001964:	40015404 	.word	0x40015404
 8001968:	0002ee00 	.word	0x0002ee00
 800196c:	2000024c 	.word	0x2000024c
 8001970:	40015424 	.word	0x40015424

08001974 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001978:	4b1b      	ldr	r3, [pc, #108]	; (80019e8 <MX_SPI2_Init+0x74>)
 800197a:	4a1c      	ldr	r2, [pc, #112]	; (80019ec <MX_SPI2_Init+0x78>)
 800197c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800197e:	4b1a      	ldr	r3, [pc, #104]	; (80019e8 <MX_SPI2_Init+0x74>)
 8001980:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001984:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <MX_SPI2_Init+0x74>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800198c:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <MX_SPI2_Init+0x74>)
 800198e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001992:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001994:	4b14      	ldr	r3, [pc, #80]	; (80019e8 <MX_SPI2_Init+0x74>)
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800199a:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <MX_SPI2_Init+0x74>)
 800199c:	2200      	movs	r2, #0
 800199e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <MX_SPI2_Init+0x74>)
 80019a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019a6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019a8:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <MX_SPI2_Init+0x74>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <MX_SPI2_Init+0x74>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019b4:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <MX_SPI2_Init+0x74>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019ba:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <MX_SPI2_Init+0x74>)
 80019bc:	2200      	movs	r2, #0
 80019be:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80019c0:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <MX_SPI2_Init+0x74>)
 80019c2:	2207      	movs	r2, #7
 80019c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <MX_SPI2_Init+0x74>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019cc:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <MX_SPI2_Init+0x74>)
 80019ce:	2208      	movs	r2, #8
 80019d0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80019d2:	4805      	ldr	r0, [pc, #20]	; (80019e8 <MX_SPI2_Init+0x74>)
 80019d4:	f007 fdd0 	bl	8009578 <HAL_SPI_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80019de:	f000 f9b9 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200000e8 	.word	0x200000e8
 80019ec:	40003800 	.word	0x40003800

080019f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
	Timer4Handle.Instance = TIM4;
 80019f6:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <MX_TIM4_Init+0x64>)
 80019f8:	4a17      	ldr	r2, [pc, #92]	; (8001a58 <MX_TIM4_Init+0x68>)
 80019fa:	601a      	str	r2, [r3, #0]
	Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fc:	4b15      	ldr	r3, [pc, #84]	; (8001a54 <MX_TIM4_Init+0x64>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
	Timer4Handle.Init.ClockDivision = 0;
 8001a02:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <MX_TIM4_Init+0x64>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	611a      	str	r2, [r3, #16]
	Timer4Handle.Init.Prescaler = 1000;
 8001a08:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <MX_TIM4_Init+0x64>)
 8001a0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a0e:	605a      	str	r2, [r3, #4]
	Timer4Handle.Init.Period = 800;
 8001a10:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <MX_TIM4_Init+0x64>)
 8001a12:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001a16:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM4_CLK_ENABLE();
 8001a18:	4b10      	ldr	r3, [pc, #64]	; (8001a5c <MX_TIM4_Init+0x6c>)
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1c:	4a0f      	ldr	r2, [pc, #60]	; (8001a5c <MX_TIM4_Init+0x6c>)
 8001a1e:	f043 0304 	orr.w	r3, r3, #4
 8001a22:	6593      	str	r3, [r2, #88]	; 0x58
 8001a24:	4b0d      	ldr	r3, [pc, #52]	; (8001a5c <MX_TIM4_Init+0x6c>)
 8001a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a28:	f003 0304 	and.w	r3, r3, #4
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
	HAL_TIM_Base_Init(&Timer4Handle);
 8001a30:	4808      	ldr	r0, [pc, #32]	; (8001a54 <MX_TIM4_Init+0x64>)
 8001a32:	f007 fe2b 	bl	800968c <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&Timer4Handle);
 8001a36:	4807      	ldr	r0, [pc, #28]	; (8001a54 <MX_TIM4_Init+0x64>)
 8001a38:	f007 fe54 	bl	80096e4 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2107      	movs	r1, #7
 8001a40:	201e      	movs	r0, #30
 8001a42:	f003 f9d2 	bl	8004dea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a46:	201e      	movs	r0, #30
 8001a48:	f003 f9eb 	bl	8004e22 <HAL_NVIC_EnableIRQ>

}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000334 	.word	0x20000334
 8001a58:	40000800 	.word	0x40000800
 8001a5c:	40021000 	.word	0x40021000

08001a60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a64:	4b14      	ldr	r3, [pc, #80]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a66:	4a15      	ldr	r2, [pc, #84]	; (8001abc <MX_USART2_UART_Init+0x5c>)
 8001a68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a6a:	4b13      	ldr	r3, [pc, #76]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a86:	220c      	movs	r2, #12
 8001a88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a96:	4b08      	ldr	r3, [pc, #32]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a9c:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001aa2:	4805      	ldr	r0, [pc, #20]	; (8001ab8 <MX_USART2_UART_Init+0x58>)
 8001aa4:	f007 fee2 	bl	800986c <HAL_UART_Init>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001aae:	f000 f951 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000434 	.word	0x20000434
 8001abc:	40004400 	.word	0x40004400

08001ac0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08c      	sub	sp, #48	; 0x30
 8001ac4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac6:	f107 031c 	add.w	r3, r7, #28
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
 8001ad4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ad6:	4b99      	ldr	r3, [pc, #612]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ada:	4a98      	ldr	r2, [pc, #608]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001adc:	f043 0310 	orr.w	r3, r3, #16
 8001ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae2:	4b96      	ldr	r3, [pc, #600]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae6:	f003 0310 	and.w	r3, r3, #16
 8001aea:	61bb      	str	r3, [r7, #24]
 8001aec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aee:	4b93      	ldr	r3, [pc, #588]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af2:	4a92      	ldr	r2, [pc, #584]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001af4:	f043 0304 	orr.w	r3, r3, #4
 8001af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001afa:	4b90      	ldr	r3, [pc, #576]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	617b      	str	r3, [r7, #20]
 8001b04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b06:	4b8d      	ldr	r3, [pc, #564]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0a:	4a8c      	ldr	r2, [pc, #560]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b12:	4b8a      	ldr	r3, [pc, #552]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b1a:	613b      	str	r3, [r7, #16]
 8001b1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1e:	4b87      	ldr	r3, [pc, #540]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b22:	4a86      	ldr	r2, [pc, #536]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b2a:	4b84      	ldr	r3, [pc, #528]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b36:	4b81      	ldr	r3, [pc, #516]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3a:	4a80      	ldr	r2, [pc, #512]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b3c:	f043 0302 	orr.w	r3, r3, #2
 8001b40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b42:	4b7e      	ldr	r3, [pc, #504]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b4e:	4b7b      	ldr	r3, [pc, #492]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b52:	4a7a      	ldr	r2, [pc, #488]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b54:	f043 0308 	orr.w	r3, r3, #8
 8001b58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b5a:	4b78      	ldr	r3, [pc, #480]	; (8001d3c <MX_GPIO_Init+0x27c>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8001b66:	2200      	movs	r2, #0
 8001b68:	f240 1109 	movw	r1, #265	; 0x109
 8001b6c:	4874      	ldr	r0, [pc, #464]	; (8001d40 <MX_GPIO_Init+0x280>)
 8001b6e:	f003 fb33 	bl	80051d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8001b72:	2200      	movs	r2, #0
 8001b74:	210d      	movs	r1, #13
 8001b76:	4873      	ldr	r0, [pc, #460]	; (8001d44 <MX_GPIO_Init+0x284>)
 8001b78:	f003 fb2e 	bl	80051d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b82:	4871      	ldr	r0, [pc, #452]	; (8001d48 <MX_GPIO_Init+0x288>)
 8001b84:	f003 fb28 	bl	80051d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b8e:	486e      	ldr	r0, [pc, #440]	; (8001d48 <MX_GPIO_Init+0x288>)
 8001b90:	f003 fb22 	bl	80051d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001b94:	2200      	movs	r2, #0
 8001b96:	2180      	movs	r1, #128	; 0x80
 8001b98:	486c      	ldr	r0, [pc, #432]	; (8001d4c <MX_GPIO_Init+0x28c>)
 8001b9a:	f003 fb1d 	bl	80051d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001b9e:	2308      	movs	r3, #8
 8001ba0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001baa:	2302      	movs	r3, #2
 8001bac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001bae:	f107 031c 	add.w	r3, r7, #28
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4862      	ldr	r0, [pc, #392]	; (8001d40 <MX_GPIO_Init+0x280>)
 8001bb6:	f003 f94f 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8001bba:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bc0:	4b63      	ldr	r3, [pc, #396]	; (8001d50 <MX_GPIO_Init+0x290>)
 8001bc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bc8:	f107 031c 	add.w	r3, r7, #28
 8001bcc:	4619      	mov	r1, r3
 8001bce:	485e      	ldr	r0, [pc, #376]	; (8001d48 <MX_GPIO_Init+0x288>)
 8001bd0:	f003 f942 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8001bd4:	2307      	movs	r3, #7
 8001bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be0:	f107 031c 	add.w	r3, r7, #28
 8001be4:	4619      	mov	r1, r3
 8001be6:	4858      	ldr	r0, [pc, #352]	; (8001d48 <MX_GPIO_Init+0x288>)
 8001be8:	f003 f936 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8001bec:	232e      	movs	r3, #46	; 0x2e
 8001bee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf8:	f107 031c 	add.w	r3, r7, #28
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c02:	f003 f929 	bl	8004e58 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c06:	2301      	movs	r3, #1
 8001c08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c12:	2303      	movs	r3, #3
 8001c14:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c16:	f107 031c 	add.w	r3, r7, #28
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c20:	f003 f91a 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001c24:	2310      	movs	r3, #16
 8001c26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c28:	4b49      	ldr	r3, [pc, #292]	; (8001d50 <MX_GPIO_Init+0x290>)
 8001c2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001c30:	f107 031c 	add.w	r3, r7, #28
 8001c34:	4619      	mov	r1, r3
 8001c36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c3a:	f003 f90d 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|M3V3_REG_ON_Pin;
 8001c3e:	2309      	movs	r3, #9
 8001c40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c42:	2301      	movs	r3, #1
 8001c44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4e:	f107 031c 	add.w	r3, r7, #28
 8001c52:	4619      	mov	r1, r3
 8001c54:	483b      	ldr	r0, [pc, #236]	; (8001d44 <MX_GPIO_Init+0x284>)
 8001c56:	f003 f8ff 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001c5a:	2304      	movs	r3, #4
 8001c5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c62:	2301      	movs	r3, #1
 8001c64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c66:	2303      	movs	r3, #3
 8001c68:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001c6a:	f107 031c 	add.w	r3, r7, #28
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4834      	ldr	r0, [pc, #208]	; (8001d44 <MX_GPIO_Init+0x284>)
 8001c72:	f003 f8f1 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001c76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c80:	2301      	movs	r3, #1
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c84:	2303      	movs	r3, #3
 8001c86:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001c88:	f107 031c 	add.w	r3, r7, #28
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	482c      	ldr	r0, [pc, #176]	; (8001d40 <MX_GPIO_Init+0x280>)
 8001c90:	f003 f8e2 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8001c94:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001c98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca6:	f107 031c 	add.w	r3, r7, #28
 8001caa:	4619      	mov	r1, r3
 8001cac:	4826      	ldr	r0, [pc, #152]	; (8001d48 <MX_GPIO_Init+0x288>)
 8001cae:	f003 f8d3 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8001cb2:	2305      	movs	r3, #5
 8001cb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cb6:	4b26      	ldr	r3, [pc, #152]	; (8001d50 <MX_GPIO_Init+0x290>)
 8001cb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cbe:	f107 031c 	add.w	r3, r7, #28
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4821      	ldr	r0, [pc, #132]	; (8001d4c <MX_GPIO_Init+0x28c>)
 8001cc6:	f003 f8c7 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001cca:	2380      	movs	r3, #128	; 0x80
 8001ccc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001cda:	f107 031c 	add.w	r3, r7, #28
 8001cde:	4619      	mov	r1, r3
 8001ce0:	481a      	ldr	r0, [pc, #104]	; (8001d4c <MX_GPIO_Init+0x28c>)
 8001ce2:	f003 f8b9 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001ce6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cec:	4b18      	ldr	r3, [pc, #96]	; (8001d50 <MX_GPIO_Init+0x290>)
 8001cee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001cf4:	f107 031c 	add.w	r3, r7, #28
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4812      	ldr	r0, [pc, #72]	; (8001d44 <MX_GPIO_Init+0x284>)
 8001cfc:	f003 f8ac 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8001d00:	2301      	movs	r3, #1
 8001d02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d04:	2301      	movs	r3, #1
 8001d06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001d10:	f107 031c 	add.w	r3, r7, #28
 8001d14:	4619      	mov	r1, r3
 8001d16:	480a      	ldr	r0, [pc, #40]	; (8001d40 <MX_GPIO_Init+0x280>)
 8001d18:	f003 f89e 	bl	8004e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d20:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <MX_GPIO_Init+0x290>)
 8001d22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 031c 	add.w	r3, r7, #28
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4804      	ldr	r0, [pc, #16]	; (8001d40 <MX_GPIO_Init+0x280>)
 8001d30:	f003 f892 	bl	8004e58 <HAL_GPIO_Init>

}
 8001d34:	bf00      	nop
 8001d36:	3730      	adds	r7, #48	; 0x30
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	48001000 	.word	0x48001000
 8001d44:	48000400 	.word	0x48000400
 8001d48:	48000800 	.word	0x48000800
 8001d4c:	48000c00 	.word	0x48000c00
 8001d50:	10120000 	.word	0x10120000

08001d54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
	...

08001d64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d6a:	4b0f      	ldr	r3, [pc, #60]	; (8001da8 <HAL_MspInit+0x44>)
 8001d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6e:	4a0e      	ldr	r2, [pc, #56]	; (8001da8 <HAL_MspInit+0x44>)
 8001d70:	f043 0301 	orr.w	r3, r3, #1
 8001d74:	6613      	str	r3, [r2, #96]	; 0x60
 8001d76:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <HAL_MspInit+0x44>)
 8001d78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	607b      	str	r3, [r7, #4]
 8001d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d82:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <HAL_MspInit+0x44>)
 8001d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d86:	4a08      	ldr	r2, [pc, #32]	; (8001da8 <HAL_MspInit+0x44>)
 8001d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d8c:	6593      	str	r3, [r2, #88]	; 0x58
 8001d8e:	4b06      	ldr	r3, [pc, #24]	; (8001da8 <HAL_MspInit+0x44>)
 8001d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d96:	603b      	str	r3, [r7, #0]
 8001d98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	40021000 	.word	0x40021000

08001dac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08a      	sub	sp, #40	; 0x28
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db4:	f107 0314 	add.w	r3, r7, #20
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	60da      	str	r2, [r3, #12]
 8001dc2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a25      	ldr	r2, [pc, #148]	; (8001e60 <HAL_ADC_MspInit+0xb4>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d144      	bne.n	8001e58 <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001dce:	4b25      	ldr	r3, [pc, #148]	; (8001e64 <HAL_ADC_MspInit+0xb8>)
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd2:	4a24      	ldr	r2, [pc, #144]	; (8001e64 <HAL_ADC_MspInit+0xb8>)
 8001dd4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001dd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dda:	4b22      	ldr	r3, [pc, #136]	; (8001e64 <HAL_ADC_MspInit+0xb8>)
 8001ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dde:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de6:	4b1f      	ldr	r3, [pc, #124]	; (8001e64 <HAL_ADC_MspInit+0xb8>)
 8001de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dea:	4a1e      	ldr	r2, [pc, #120]	; (8001e64 <HAL_ADC_MspInit+0xb8>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001df2:	4b1c      	ldr	r3, [pc, #112]	; (8001e64 <HAL_ADC_MspInit+0xb8>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dfe:	4b19      	ldr	r3, [pc, #100]	; (8001e64 <HAL_ADC_MspInit+0xb8>)
 8001e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e02:	4a18      	ldr	r2, [pc, #96]	; (8001e64 <HAL_ADC_MspInit+0xb8>)
 8001e04:	f043 0302 	orr.w	r3, r3, #2
 8001e08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e0a:	4b16      	ldr	r3, [pc, #88]	; (8001e64 <HAL_ADC_MspInit+0xb8>)
 8001e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e16:	2301      	movs	r3, #1
 8001e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e1a:	230b      	movs	r3, #11
 8001e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e22:	f107 0314 	add.w	r3, r7, #20
 8001e26:	4619      	mov	r1, r3
 8001e28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e2c:	f003 f814 	bl	8004e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e30:	2302      	movs	r3, #2
 8001e32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e34:	230b      	movs	r3, #11
 8001e36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	4619      	mov	r1, r3
 8001e42:	4809      	ldr	r0, [pc, #36]	; (8001e68 <HAL_ADC_MspInit+0xbc>)
 8001e44:	f003 f808 	bl	8004e58 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	2012      	movs	r0, #18
 8001e4e:	f002 ffcc 	bl	8004dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001e52:	2012      	movs	r0, #18
 8001e54:	f002 ffe5 	bl	8004e22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e58:	bf00      	nop
 8001e5a:	3728      	adds	r7, #40	; 0x28
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	50040000 	.word	0x50040000
 8001e64:	40021000 	.word	0x40021000
 8001e68:	48000400 	.word	0x48000400

08001e6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08c      	sub	sp, #48	; 0x30
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e74:	f107 031c 	add.w	r3, r7, #28
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a2e      	ldr	r2, [pc, #184]	; (8001f44 <HAL_I2C_MspInit+0xd8>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d128      	bne.n	8001ee0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8e:	4b2e      	ldr	r3, [pc, #184]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e92:	4a2d      	ldr	r2, [pc, #180]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001e94:	f043 0302 	orr.w	r3, r3, #2
 8001e98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e9a:	4b2b      	ldr	r3, [pc, #172]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	61bb      	str	r3, [r7, #24]
 8001ea4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001ea6:	23c0      	movs	r3, #192	; 0xc0
 8001ea8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eaa:	2312      	movs	r3, #18
 8001eac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001eb6:	2304      	movs	r3, #4
 8001eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eba:	f107 031c 	add.w	r3, r7, #28
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4822      	ldr	r0, [pc, #136]	; (8001f4c <HAL_I2C_MspInit+0xe0>)
 8001ec2:	f002 ffc9 	bl	8004e58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ec6:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eca:	4a1f      	ldr	r2, [pc, #124]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001ecc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ed0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ed2:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ede:	e02d      	b.n	8001f3c <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a1a      	ldr	r2, [pc, #104]	; (8001f50 <HAL_I2C_MspInit+0xe4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d128      	bne.n	8001f3c <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eea:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eee:	4a16      	ldr	r2, [pc, #88]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001ef0:	f043 0302 	orr.w	r3, r3, #2
 8001ef4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ef6:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001f02:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f08:	2312      	movs	r3, #18
 8001f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f10:	2303      	movs	r3, #3
 8001f12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f14:	2304      	movs	r3, #4
 8001f16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f18:	f107 031c 	add.w	r3, r7, #28
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	480b      	ldr	r0, [pc, #44]	; (8001f4c <HAL_I2C_MspInit+0xe0>)
 8001f20:	f002 ff9a 	bl	8004e58 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f24:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f28:	4a07      	ldr	r2, [pc, #28]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001f2a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f2e:	6593      	str	r3, [r2, #88]	; 0x58
 8001f30:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <HAL_I2C_MspInit+0xdc>)
 8001f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
}
 8001f3c:	bf00      	nop
 8001f3e:	3730      	adds	r7, #48	; 0x30
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40005400 	.word	0x40005400
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	48000400 	.word	0x48000400
 8001f50:	40005800 	.word	0x40005800

08001f54 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08c      	sub	sp, #48	; 0x30
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5c:	f107 031c 	add.w	r3, r7, #28
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a44      	ldr	r2, [pc, #272]	; (8002084 <HAL_LCD_MspInit+0x130>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	f040 8081 	bne.w	800207a <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001f78:	4b43      	ldr	r3, [pc, #268]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7c:	4a42      	ldr	r2, [pc, #264]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001f7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f82:	6593      	str	r3, [r2, #88]	; 0x58
 8001f84:	4b40      	ldr	r3, [pc, #256]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f8c:	61bb      	str	r3, [r7, #24]
 8001f8e:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f90:	4b3d      	ldr	r3, [pc, #244]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001f92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f94:	4a3c      	ldr	r2, [pc, #240]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001f96:	f043 0304 	orr.w	r3, r3, #4
 8001f9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f9c:	4b3a      	ldr	r3, [pc, #232]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa8:	4b37      	ldr	r3, [pc, #220]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fac:	4a36      	ldr	r2, [pc, #216]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001fae:	f043 0301 	orr.w	r3, r3, #1
 8001fb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fb4:	4b34      	ldr	r3, [pc, #208]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb8:	f003 0301 	and.w	r3, r3, #1
 8001fbc:	613b      	str	r3, [r7, #16]
 8001fbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc0:	4b31      	ldr	r3, [pc, #196]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc4:	4a30      	ldr	r2, [pc, #192]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001fc6:	f043 0302 	orr.w	r3, r3, #2
 8001fca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fcc:	4b2e      	ldr	r3, [pc, #184]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	60fb      	str	r3, [r7, #12]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fd8:	4b2b      	ldr	r3, [pc, #172]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fdc:	4a2a      	ldr	r2, [pc, #168]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001fde:	f043 0308 	orr.w	r3, r3, #8
 8001fe2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fe4:	4b28      	ldr	r3, [pc, #160]	; (8002088 <HAL_LCD_MspInit+0x134>)
 8001fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe8:	f003 0308 	and.w	r3, r3, #8
 8001fec:	60bb      	str	r3, [r7, #8]
 8001fee:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8001ff0:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001ff4:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffe:	2300      	movs	r3, #0
 8002000:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002002:	230b      	movs	r3, #11
 8002004:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002006:	f107 031c 	add.w	r3, r7, #28
 800200a:	4619      	mov	r1, r3
 800200c:	481f      	ldr	r0, [pc, #124]	; (800208c <HAL_LCD_MspInit+0x138>)
 800200e:	f002 ff23 	bl	8004e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8002012:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002016:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002018:	2302      	movs	r3, #2
 800201a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002020:	2300      	movs	r3, #0
 8002022:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002024:	230b      	movs	r3, #11
 8002026:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002028:	f107 031c 	add.w	r3, r7, #28
 800202c:	4619      	mov	r1, r3
 800202e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002032:	f002 ff11 	bl	8004e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 8002036:	f24f 2330 	movw	r3, #62000	; 0xf230
 800203a:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203c:	2302      	movs	r3, #2
 800203e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002044:	2300      	movs	r3, #0
 8002046:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002048:	230b      	movs	r3, #11
 800204a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800204c:	f107 031c 	add.w	r3, r7, #28
 8002050:	4619      	mov	r1, r3
 8002052:	480f      	ldr	r0, [pc, #60]	; (8002090 <HAL_LCD_MspInit+0x13c>)
 8002054:	f002 ff00 	bl	8004e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8002058:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800205c:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205e:	2302      	movs	r3, #2
 8002060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002066:	2300      	movs	r3, #0
 8002068:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800206a:	230b      	movs	r3, #11
 800206c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800206e:	f107 031c 	add.w	r3, r7, #28
 8002072:	4619      	mov	r1, r3
 8002074:	4807      	ldr	r0, [pc, #28]	; (8002094 <HAL_LCD_MspInit+0x140>)
 8002076:	f002 feef 	bl	8004e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 800207a:	bf00      	nop
 800207c:	3730      	adds	r7, #48	; 0x30
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40002400 	.word	0x40002400
 8002088:	40021000 	.word	0x40021000
 800208c:	48000800 	.word	0x48000800
 8002090:	48000400 	.word	0x48000400
 8002094:	48000c00 	.word	0x48000c00

08002098 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08a      	sub	sp, #40	; 0x28
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a0:	f107 0314 	add.w	r3, r7, #20
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	60da      	str	r2, [r3, #12]
 80020ae:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a17      	ldr	r2, [pc, #92]	; (8002114 <HAL_QSPI_MspInit+0x7c>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d128      	bne.n	800210c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80020ba:	4b17      	ldr	r3, [pc, #92]	; (8002118 <HAL_QSPI_MspInit+0x80>)
 80020bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020be:	4a16      	ldr	r2, [pc, #88]	; (8002118 <HAL_QSPI_MspInit+0x80>)
 80020c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c4:	6513      	str	r3, [r2, #80]	; 0x50
 80020c6:	4b14      	ldr	r3, [pc, #80]	; (8002118 <HAL_QSPI_MspInit+0x80>)
 80020c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020d2:	4b11      	ldr	r3, [pc, #68]	; (8002118 <HAL_QSPI_MspInit+0x80>)
 80020d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020d6:	4a10      	ldr	r2, [pc, #64]	; (8002118 <HAL_QSPI_MspInit+0x80>)
 80020d8:	f043 0310 	orr.w	r3, r3, #16
 80020dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020de:	4b0e      	ldr	r3, [pc, #56]	; (8002118 <HAL_QSPI_MspInit+0x80>)
 80020e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e2:	f003 0310 	and.w	r3, r3, #16
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 80020ea:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80020ee:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f0:	2302      	movs	r3, #2
 80020f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f8:	2303      	movs	r3, #3
 80020fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80020fc:	230a      	movs	r3, #10
 80020fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	4619      	mov	r1, r3
 8002106:	4805      	ldr	r0, [pc, #20]	; (800211c <HAL_QSPI_MspInit+0x84>)
 8002108:	f002 fea6 	bl	8004e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 800210c:	bf00      	nop
 800210e:	3728      	adds	r7, #40	; 0x28
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	a0001000 	.word	0xa0001000
 8002118:	40021000 	.word	0x40021000
 800211c:	48001000 	.word	0x48001000

08002120 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	; 0x28
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a17      	ldr	r2, [pc, #92]	; (800219c <HAL_SPI_MspInit+0x7c>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d127      	bne.n	8002192 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002142:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <HAL_SPI_MspInit+0x80>)
 8002144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002146:	4a16      	ldr	r2, [pc, #88]	; (80021a0 <HAL_SPI_MspInit+0x80>)
 8002148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800214c:	6593      	str	r3, [r2, #88]	; 0x58
 800214e:	4b14      	ldr	r3, [pc, #80]	; (80021a0 <HAL_SPI_MspInit+0x80>)
 8002150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800215a:	4b11      	ldr	r3, [pc, #68]	; (80021a0 <HAL_SPI_MspInit+0x80>)
 800215c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800215e:	4a10      	ldr	r2, [pc, #64]	; (80021a0 <HAL_SPI_MspInit+0x80>)
 8002160:	f043 0308 	orr.w	r3, r3, #8
 8002164:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002166:	4b0e      	ldr	r3, [pc, #56]	; (80021a0 <HAL_SPI_MspInit+0x80>)
 8002168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216a:	f003 0308 	and.w	r3, r3, #8
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8002172:	231a      	movs	r3, #26
 8002174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002176:	2302      	movs	r3, #2
 8002178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217e:	2303      	movs	r3, #3
 8002180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002182:	2305      	movs	r3, #5
 8002184:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002186:	f107 0314 	add.w	r3, r7, #20
 800218a:	4619      	mov	r1, r3
 800218c:	4805      	ldr	r0, [pc, #20]	; (80021a4 <HAL_SPI_MspInit+0x84>)
 800218e:	f002 fe63 	bl	8004e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002192:	bf00      	nop
 8002194:	3728      	adds	r7, #40	; 0x28
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40003800 	.word	0x40003800
 80021a0:	40021000 	.word	0x40021000
 80021a4:	48000c00 	.word	0x48000c00

080021a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a0d      	ldr	r2, [pc, #52]	; (80021ec <HAL_TIM_Base_MspInit+0x44>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d113      	bne.n	80021e2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021ba:	4b0d      	ldr	r3, [pc, #52]	; (80021f0 <HAL_TIM_Base_MspInit+0x48>)
 80021bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021be:	4a0c      	ldr	r2, [pc, #48]	; (80021f0 <HAL_TIM_Base_MspInit+0x48>)
 80021c0:	f043 0304 	orr.w	r3, r3, #4
 80021c4:	6593      	str	r3, [r2, #88]	; 0x58
 80021c6:	4b0a      	ldr	r3, [pc, #40]	; (80021f0 <HAL_TIM_Base_MspInit+0x48>)
 80021c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	201e      	movs	r0, #30
 80021d8:	f002 fe07 	bl	8004dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021dc:	201e      	movs	r0, #30
 80021de:	f002 fe20 	bl	8004e22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80021e2:	bf00      	nop
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40000800 	.word	0x40000800
 80021f0:	40021000 	.word	0x40021000

080021f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08a      	sub	sp, #40	; 0x28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a17      	ldr	r2, [pc, #92]	; (8002270 <HAL_UART_MspInit+0x7c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d127      	bne.n	8002266 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002216:	4b17      	ldr	r3, [pc, #92]	; (8002274 <HAL_UART_MspInit+0x80>)
 8002218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800221a:	4a16      	ldr	r2, [pc, #88]	; (8002274 <HAL_UART_MspInit+0x80>)
 800221c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002220:	6593      	str	r3, [r2, #88]	; 0x58
 8002222:	4b14      	ldr	r3, [pc, #80]	; (8002274 <HAL_UART_MspInit+0x80>)
 8002224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222a:	613b      	str	r3, [r7, #16]
 800222c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <HAL_UART_MspInit+0x80>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002232:	4a10      	ldr	r2, [pc, #64]	; (8002274 <HAL_UART_MspInit+0x80>)
 8002234:	f043 0308 	orr.w	r3, r3, #8
 8002238:	64d3      	str	r3, [r2, #76]	; 0x4c
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <HAL_UART_MspInit+0x80>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002246:	2360      	movs	r3, #96	; 0x60
 8002248:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224a:	2302      	movs	r3, #2
 800224c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800224e:	2301      	movs	r3, #1
 8002250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002252:	2303      	movs	r3, #3
 8002254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002256:	2307      	movs	r3, #7
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800225a:	f107 0314 	add.w	r3, r7, #20
 800225e:	4619      	mov	r1, r3
 8002260:	4805      	ldr	r0, [pc, #20]	; (8002278 <HAL_UART_MspInit+0x84>)
 8002262:	f002 fdf9 	bl	8004e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002266:	bf00      	nop
 8002268:	3728      	adds	r7, #40	; 0x28
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40004400 	.word	0x40004400
 8002274:	40021000 	.word	0x40021000
 8002278:	48000c00 	.word	0x48000c00

0800227c <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08a      	sub	sp, #40	; 0x28
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a33      	ldr	r2, [pc, #204]	; (8002358 <HAL_SAI_MspInit+0xdc>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d135      	bne.n	80022fa <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 800228e:	4b33      	ldr	r3, [pc, #204]	; (800235c <HAL_SAI_MspInit+0xe0>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d10b      	bne.n	80022ae <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002296:	4b32      	ldr	r3, [pc, #200]	; (8002360 <HAL_SAI_MspInit+0xe4>)
 8002298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800229a:	4a31      	ldr	r2, [pc, #196]	; (8002360 <HAL_SAI_MspInit+0xe4>)
 800229c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022a0:	6613      	str	r3, [r2, #96]	; 0x60
 80022a2:	4b2f      	ldr	r3, [pc, #188]	; (8002360 <HAL_SAI_MspInit+0xe4>)
 80022a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022aa:	613b      	str	r3, [r7, #16]
 80022ac:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80022ae:	4b2b      	ldr	r3, [pc, #172]	; (800235c <HAL_SAI_MspInit+0xe0>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	3301      	adds	r3, #1
 80022b4:	4a29      	ldr	r2, [pc, #164]	; (800235c <HAL_SAI_MspInit+0xe0>)
 80022b6:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80022b8:	2374      	movs	r3, #116	; 0x74
 80022ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c4:	2303      	movs	r3, #3
 80022c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80022c8:	230d      	movs	r3, #13
 80022ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022cc:	f107 0314 	add.w	r3, r7, #20
 80022d0:	4619      	mov	r1, r3
 80022d2:	4824      	ldr	r0, [pc, #144]	; (8002364 <HAL_SAI_MspInit+0xe8>)
 80022d4:	f002 fdc0 	bl	8004e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80022d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022de:	2302      	movs	r3, #2
 80022e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e6:	2300      	movs	r3, #0
 80022e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80022ea:	230d      	movs	r3, #13
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 80022ee:	f107 0314 	add.w	r3, r7, #20
 80022f2:	4619      	mov	r1, r3
 80022f4:	481b      	ldr	r0, [pc, #108]	; (8002364 <HAL_SAI_MspInit+0xe8>)
 80022f6:	f002 fdaf 	bl	8004e58 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a1a      	ldr	r2, [pc, #104]	; (8002368 <HAL_SAI_MspInit+0xec>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d124      	bne.n	800234e <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8002304:	4b15      	ldr	r3, [pc, #84]	; (800235c <HAL_SAI_MspInit+0xe0>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d10b      	bne.n	8002324 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800230c:	4b14      	ldr	r3, [pc, #80]	; (8002360 <HAL_SAI_MspInit+0xe4>)
 800230e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002310:	4a13      	ldr	r2, [pc, #76]	; (8002360 <HAL_SAI_MspInit+0xe4>)
 8002312:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002316:	6613      	str	r3, [r2, #96]	; 0x60
 8002318:	4b11      	ldr	r3, [pc, #68]	; (8002360 <HAL_SAI_MspInit+0xe4>)
 800231a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800231c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002324:	4b0d      	ldr	r3, [pc, #52]	; (800235c <HAL_SAI_MspInit+0xe0>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	3301      	adds	r3, #1
 800232a:	4a0c      	ldr	r2, [pc, #48]	; (800235c <HAL_SAI_MspInit+0xe0>)
 800232c:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 800232e:	2380      	movs	r3, #128	; 0x80
 8002330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002332:	2302      	movs	r3, #2
 8002334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002336:	2300      	movs	r3, #0
 8002338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233a:	2303      	movs	r3, #3
 800233c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800233e:	230d      	movs	r3, #13
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8002342:	f107 0314 	add.w	r3, r7, #20
 8002346:	4619      	mov	r1, r3
 8002348:	4806      	ldr	r0, [pc, #24]	; (8002364 <HAL_SAI_MspInit+0xe8>)
 800234a:	f002 fd85 	bl	8004e58 <HAL_GPIO_Init>

    }
}
 800234e:	bf00      	nop
 8002350:	3728      	adds	r7, #40	; 0x28
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40015404 	.word	0x40015404
 800235c:	200000d0 	.word	0x200000d0
 8002360:	40021000 	.word	0x40021000
 8002364:	48001000 	.word	0x48001000
 8002368:	40015424 	.word	0x40015424

0800236c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800237a:	b480      	push	{r7}
 800237c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800237e:	e7fe      	b.n	800237e <HardFault_Handler+0x4>

08002380 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002384:	e7fe      	b.n	8002384 <MemManage_Handler+0x4>

08002386 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002386:	b480      	push	{r7}
 8002388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800238a:	e7fe      	b.n	800238a <BusFault_Handler+0x4>

0800238c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002390:	e7fe      	b.n	8002390 <UsageFault_Handler+0x4>

08002392 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002392:	b480      	push	{r7}
 8002394:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ae:	b480      	push	{r7}
 80023b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023c0:	f000 fe9a 	bl	80030f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80023cc:	4802      	ldr	r0, [pc, #8]	; (80023d8 <ADC1_2_IRQHandler+0x10>)
 80023ce:	f001 fc2b 	bl	8003c28 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	200002d0 	.word	0x200002d0

080023dc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80023e0:	4802      	ldr	r0, [pc, #8]	; (80023ec <OTG_FS_IRQHandler+0x10>)
 80023e2:	f003 f9ab 	bl	800573c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80023e6:	bf00      	nop
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	2000093c 	.word	0x2000093c

080023f0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80023f8:	4b11      	ldr	r3, [pc, #68]	; (8002440 <_sbrk+0x50>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d102      	bne.n	8002406 <_sbrk+0x16>
		heap_end = &end;
 8002400:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <_sbrk+0x50>)
 8002402:	4a10      	ldr	r2, [pc, #64]	; (8002444 <_sbrk+0x54>)
 8002404:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002406:	4b0e      	ldr	r3, [pc, #56]	; (8002440 <_sbrk+0x50>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800240c:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <_sbrk+0x50>)
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4413      	add	r3, r2
 8002414:	466a      	mov	r2, sp
 8002416:	4293      	cmp	r3, r2
 8002418:	d907      	bls.n	800242a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800241a:	f00a f8a1 	bl	800c560 <__errno>
 800241e:	4602      	mov	r2, r0
 8002420:	230c      	movs	r3, #12
 8002422:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002424:	f04f 33ff 	mov.w	r3, #4294967295
 8002428:	e006      	b.n	8002438 <_sbrk+0x48>
	}

	heap_end += incr;
 800242a:	4b05      	ldr	r3, [pc, #20]	; (8002440 <_sbrk+0x50>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4413      	add	r3, r2
 8002432:	4a03      	ldr	r2, [pc, #12]	; (8002440 <_sbrk+0x50>)
 8002434:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002436:	68fb      	ldr	r3, [r7, #12]
}
 8002438:	4618      	mov	r0, r3
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	200000d4 	.word	0x200000d4
 8002444:	20000c08 	.word	0x20000c08

08002448 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800244c:	4b17      	ldr	r3, [pc, #92]	; (80024ac <SystemInit+0x64>)
 800244e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002452:	4a16      	ldr	r2, [pc, #88]	; (80024ac <SystemInit+0x64>)
 8002454:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002458:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800245c:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <SystemInit+0x68>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a13      	ldr	r2, [pc, #76]	; (80024b0 <SystemInit+0x68>)
 8002462:	f043 0301 	orr.w	r3, r3, #1
 8002466:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002468:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <SystemInit+0x68>)
 800246a:	2200      	movs	r2, #0
 800246c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <SystemInit+0x68>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a0f      	ldr	r2, [pc, #60]	; (80024b0 <SystemInit+0x68>)
 8002474:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002478:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800247c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800247e:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <SystemInit+0x68>)
 8002480:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002484:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002486:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <SystemInit+0x68>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a09      	ldr	r2, [pc, #36]	; (80024b0 <SystemInit+0x68>)
 800248c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002490:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002492:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <SystemInit+0x68>)
 8002494:	2200      	movs	r2, #0
 8002496:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <SystemInit+0x64>)
 800249a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800249e:	609a      	str	r2, [r3, #8]
#endif
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000ed00 	.word	0xe000ed00
 80024b0:	40021000 	.word	0x40021000

080024b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024ec <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80024b8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80024ba:	e003      	b.n	80024c4 <LoopCopyDataInit>

080024bc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80024bc:	4b0c      	ldr	r3, [pc, #48]	; (80024f0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80024be:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80024c0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80024c2:	3104      	adds	r1, #4

080024c4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80024c4:	480b      	ldr	r0, [pc, #44]	; (80024f4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80024c6:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80024c8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80024ca:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80024cc:	d3f6      	bcc.n	80024bc <CopyDataInit>
	ldr	r2, =_sbss
 80024ce:	4a0b      	ldr	r2, [pc, #44]	; (80024fc <LoopForever+0x12>)
	b	LoopFillZerobss
 80024d0:	e002      	b.n	80024d8 <LoopFillZerobss>

080024d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80024d2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80024d4:	f842 3b04 	str.w	r3, [r2], #4

080024d8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80024d8:	4b09      	ldr	r3, [pc, #36]	; (8002500 <LoopForever+0x16>)
	cmp	r2, r3
 80024da:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80024dc:	d3f9      	bcc.n	80024d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80024de:	f7ff ffb3 	bl	8002448 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024e2:	f00a f843 	bl	800c56c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024e6:	f7fe ff07 	bl	80012f8 <main>

080024ea <LoopForever>:

LoopForever:
    b LoopForever
 80024ea:	e7fe      	b.n	80024ea <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024ec:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80024f0:	0800c900 	.word	0x0800c900
	ldr	r0, =_sdata
 80024f4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80024f8:	200000a8 	.word	0x200000a8
	ldr	r2, =_sbss
 80024fc:	200000a8 	.word	0x200000a8
	ldr	r3, = _ebss
 8002500:	20000c04 	.word	0x20000c04

08002504 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002504:	e7fe      	b.n	8002504 <ADC3_IRQHandler>
	...

08002508 <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 800250e:	2300      	movs	r3, #0
 8002510:	71fb      	strb	r3, [r7, #7]
 8002512:	e012      	b.n	800253a <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	4a0d      	ldr	r2, [pc, #52]	; (800254c <BSP_JOY_GetState+0x44>)
 8002518:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	4a0c      	ldr	r2, [pc, #48]	; (8002550 <BSP_JOY_GetState+0x48>)
 8002520:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002524:	4619      	mov	r1, r3
 8002526:	f002 fe3f 	bl	80051a8 <HAL_GPIO_ReadPin>
 800252a:	4603      	mov	r3, r0
 800252c:	2b01      	cmp	r3, #1
 800252e:	d101      	bne.n	8002534 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 8002530:	79fb      	ldrb	r3, [r7, #7]
 8002532:	e006      	b.n	8002542 <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	3301      	adds	r3, #1
 8002538:	71fb      	strb	r3, [r7, #7]
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	2b04      	cmp	r3, #4
 800253e:	d9e9      	bls.n	8002514 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 8002540:	2305      	movs	r3, #5
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000008 	.word	0x20000008
 8002550:	0800c874 	.word	0x0800c874

08002554 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8002558:	4b19      	ldr	r3, [pc, #100]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 800255a:	4a1a      	ldr	r2, [pc, #104]	; (80025c4 <BSP_LCD_GLASS_Init+0x70>)
 800255c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800255e:	4b18      	ldr	r3, [pc, #96]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002560:	2200      	movs	r2, #0
 8002562:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002564:	4b16      	ldr	r3, [pc, #88]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002566:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800256a:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 800256c:	4b14      	ldr	r3, [pc, #80]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 800256e:	220c      	movs	r2, #12
 8002570:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002572:	4b13      	ldr	r3, [pc, #76]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002574:	2240      	movs	r2, #64	; 0x40
 8002576:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8002578:	4b11      	ldr	r3, [pc, #68]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 800257a:	2200      	movs	r2, #0
 800257c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800257e:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002580:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002584:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8002586:	4b0e      	ldr	r3, [pc, #56]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002588:	2200      	movs	r2, #0
 800258a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 800258c:	4b0c      	ldr	r3, [pc, #48]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 800258e:	2240      	movs	r2, #64	; 0x40
 8002590:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002592:	4b0b      	ldr	r3, [pc, #44]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002594:	2200      	movs	r2, #0
 8002596:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8002598:	4b09      	ldr	r3, [pc, #36]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 800259a:	2200      	movs	r2, #0
 800259c:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800259e:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 80025a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025a4:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80025a6:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80025ac:	4804      	ldr	r0, [pc, #16]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 80025ae:	f000 f839 	bl	8002624 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80025b2:	4803      	ldr	r0, [pc, #12]	; (80025c0 <BSP_LCD_GLASS_Init+0x6c>)
 80025b4:	f004 fb6a 	bl	8006c8c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80025b8:	f000 f82a 	bl	8002610 <BSP_LCD_GLASS_Clear>
}
 80025bc:	bf00      	nop
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000530 	.word	0x20000530
 80025c4:	40002400 	.word	0x40002400

080025c8 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80025d0:	2300      	movs	r3, #0
 80025d2:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80025d4:	e00b      	b.n	80025ee <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	2200      	movs	r2, #0
 80025da:	2100      	movs	r1, #0
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f000 f9b1 	bl	8002944 <WriteChar>

    /* Point on the next character */
    ptr++;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	3301      	adds	r3, #1
 80025e6:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
 80025ea:	3301      	adds	r3, #1
 80025ec:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d002      	beq.n	80025fc <BSP_LCD_GLASS_DisplayString+0x34>
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
 80025f8:	2b05      	cmp	r3, #5
 80025fa:	d9ec      	bls.n	80025d6 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80025fc:	4803      	ldr	r0, [pc, #12]	; (800260c <BSP_LCD_GLASS_DisplayString+0x44>)
 80025fe:	f004 fcb6 	bl	8006f6e <HAL_LCD_UpdateDisplayRequest>
}
 8002602:	bf00      	nop
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20000530 	.word	0x20000530

08002610 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002614:	4802      	ldr	r0, [pc, #8]	; (8002620 <BSP_LCD_GLASS_Clear+0x10>)
 8002616:	f004 fc54 	bl	8006ec2 <HAL_LCD_Clear>
}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	20000530 	.word	0x20000530

08002624 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b0c0      	sub	sp, #256	; 0x100
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 800262c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	60da      	str	r2, [r3, #12]
 800263a:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 800263c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002640:	2244      	movs	r2, #68	; 0x44
 8002642:	2100      	movs	r1, #0
 8002644:	4618      	mov	r0, r3
 8002646:	f009 ffdf 	bl	800c608 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800264a:	f107 0320 	add.w	r3, r7, #32
 800264e:	2288      	movs	r2, #136	; 0x88
 8002650:	2100      	movs	r1, #0
 8002652:	4618      	mov	r0, r3
 8002654:	f009 ffd8 	bl	800c608 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8002658:	4b51      	ldr	r3, [pc, #324]	; (80027a0 <LCD_MspInit+0x17c>)
 800265a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800265c:	4a50      	ldr	r2, [pc, #320]	; (80027a0 <LCD_MspInit+0x17c>)
 800265e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002662:	6593      	str	r3, [r2, #88]	; 0x58
 8002664:	4b4e      	ldr	r3, [pc, #312]	; (80027a0 <LCD_MspInit+0x17c>)
 8002666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266c:	61fb      	str	r3, [r7, #28]
 800266e:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002670:	2304      	movs	r3, #4
 8002672:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8002676:	2300      	movs	r3, #0
 8002678:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800267c:	2301      	movs	r3, #1
 800267e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8002682:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002686:	4618      	mov	r0, r3
 8002688:	f004 fe18 	bl	80072bc <HAL_RCC_OscConfig>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d000      	beq.n	8002694 <LCD_MspInit+0x70>
  {
    while (1);
 8002692:	e7fe      	b.n	8002692 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002694:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002698:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800269a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800269e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80026a2:	f107 0320 	add.w	r3, r7, #32
 80026a6:	4618      	mov	r0, r3
 80026a8:	f005 fbbc 	bl	8007e24 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ac:	4b3c      	ldr	r3, [pc, #240]	; (80027a0 <LCD_MspInit+0x17c>)
 80026ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b0:	4a3b      	ldr	r2, [pc, #236]	; (80027a0 <LCD_MspInit+0x17c>)
 80026b2:	f043 0301 	orr.w	r3, r3, #1
 80026b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026b8:	4b39      	ldr	r3, [pc, #228]	; (80027a0 <LCD_MspInit+0x17c>)
 80026ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026bc:	f003 0301 	and.w	r3, r3, #1
 80026c0:	61bb      	str	r3, [r7, #24]
 80026c2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026c4:	4b36      	ldr	r3, [pc, #216]	; (80027a0 <LCD_MspInit+0x17c>)
 80026c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c8:	4a35      	ldr	r2, [pc, #212]	; (80027a0 <LCD_MspInit+0x17c>)
 80026ca:	f043 0302 	orr.w	r3, r3, #2
 80026ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026d0:	4b33      	ldr	r3, [pc, #204]	; (80027a0 <LCD_MspInit+0x17c>)
 80026d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026dc:	4b30      	ldr	r3, [pc, #192]	; (80027a0 <LCD_MspInit+0x17c>)
 80026de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e0:	4a2f      	ldr	r2, [pc, #188]	; (80027a0 <LCD_MspInit+0x17c>)
 80026e2:	f043 0304 	orr.w	r3, r3, #4
 80026e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026e8:	4b2d      	ldr	r3, [pc, #180]	; (80027a0 <LCD_MspInit+0x17c>)
 80026ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	613b      	str	r3, [r7, #16]
 80026f2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026f4:	4b2a      	ldr	r3, [pc, #168]	; (80027a0 <LCD_MspInit+0x17c>)
 80026f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026f8:	4a29      	ldr	r2, [pc, #164]	; (80027a0 <LCD_MspInit+0x17c>)
 80026fa:	f043 0308 	orr.w	r3, r3, #8
 80026fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002700:	4b27      	ldr	r3, [pc, #156]	; (80027a0 <LCD_MspInit+0x17c>)
 8002702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002704:	f003 0308 	and.w	r3, r3, #8
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800270c:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002710:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002714:	2302      	movs	r3, #2
 8002716:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800271a:	2300      	movs	r3, #0
 800271c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002720:	2303      	movs	r3, #3
 8002722:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8002726:	230b      	movs	r3, #11
 8002728:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 800272c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002730:	4619      	mov	r1, r3
 8002732:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002736:	f002 fb8f 	bl	8004e58 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800273a:	f24f 2333 	movw	r3, #62003	; 0xf233
 800273e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002742:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002746:	4619      	mov	r1, r3
 8002748:	4816      	ldr	r0, [pc, #88]	; (80027a4 <LCD_MspInit+0x180>)
 800274a:	f002 fb85 	bl	8004e58 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800274e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002752:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002756:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800275a:	4619      	mov	r1, r3
 800275c:	4812      	ldr	r0, [pc, #72]	; (80027a8 <LCD_MspInit+0x184>)
 800275e:	f002 fb7b 	bl	8004e58 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002762:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002766:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800276a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800276e:	4619      	mov	r1, r3
 8002770:	480e      	ldr	r0, [pc, #56]	; (80027ac <LCD_MspInit+0x188>)
 8002772:	f002 fb71 	bl	8004e58 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8002776:	2002      	movs	r0, #2
 8002778:	f000 fcdc 	bl	8003134 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800277c:	4b08      	ldr	r3, [pc, #32]	; (80027a0 <LCD_MspInit+0x17c>)
 800277e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002780:	4a07      	ldr	r2, [pc, #28]	; (80027a0 <LCD_MspInit+0x17c>)
 8002782:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002786:	6593      	str	r3, [r2, #88]	; 0x58
 8002788:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <LCD_MspInit+0x17c>)
 800278a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800278c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002790:	60bb      	str	r3, [r7, #8]
 8002792:	68bb      	ldr	r3, [r7, #8]
}
 8002794:	bf00      	nop
 8002796:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	40021000 	.word	0x40021000
 80027a4:	48000400 	.word	0x48000400
 80027a8:	48000800 	.word	0x48000800
 80027ac:	48000c00 	.word	0x48000c00

080027b0 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b085      	sub	sp, #20
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	460b      	mov	r3, r1
 80027ba:	70fb      	strb	r3, [r7, #3]
 80027bc:	4613      	mov	r3, r2
 80027be:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80027c0:	2300      	movs	r3, #0
 80027c2:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80027c4:	2300      	movs	r3, #0
 80027c6:	737b      	strb	r3, [r7, #13]
 80027c8:	2300      	movs	r3, #0
 80027ca:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b2f      	cmp	r3, #47	; 0x2f
 80027d2:	d04d      	beq.n	8002870 <Convert+0xc0>
 80027d4:	2b2f      	cmp	r3, #47	; 0x2f
 80027d6:	dc11      	bgt.n	80027fc <Convert+0x4c>
 80027d8:	2b29      	cmp	r3, #41	; 0x29
 80027da:	d02e      	beq.n	800283a <Convert+0x8a>
 80027dc:	2b29      	cmp	r3, #41	; 0x29
 80027de:	dc06      	bgt.n	80027ee <Convert+0x3e>
 80027e0:	2b25      	cmp	r3, #37	; 0x25
 80027e2:	d04c      	beq.n	800287e <Convert+0xce>
 80027e4:	2b28      	cmp	r3, #40	; 0x28
 80027e6:	d025      	beq.n	8002834 <Convert+0x84>
 80027e8:	2b20      	cmp	r3, #32
 80027ea:	d01c      	beq.n	8002826 <Convert+0x76>
 80027ec:	e057      	b.n	800289e <Convert+0xee>
 80027ee:	2b2b      	cmp	r3, #43	; 0x2b
 80027f0:	d03a      	beq.n	8002868 <Convert+0xb8>
 80027f2:	2b2b      	cmp	r3, #43	; 0x2b
 80027f4:	db1a      	blt.n	800282c <Convert+0x7c>
 80027f6:	2b2d      	cmp	r3, #45	; 0x2d
 80027f8:	d032      	beq.n	8002860 <Convert+0xb0>
 80027fa:	e050      	b.n	800289e <Convert+0xee>
 80027fc:	2b6d      	cmp	r3, #109	; 0x6d
 80027fe:	d023      	beq.n	8002848 <Convert+0x98>
 8002800:	2b6d      	cmp	r3, #109	; 0x6d
 8002802:	dc04      	bgt.n	800280e <Convert+0x5e>
 8002804:	2b39      	cmp	r3, #57	; 0x39
 8002806:	dd42      	ble.n	800288e <Convert+0xde>
 8002808:	2b64      	cmp	r3, #100	; 0x64
 800280a:	d019      	beq.n	8002840 <Convert+0x90>
 800280c:	e047      	b.n	800289e <Convert+0xee>
 800280e:	2bb0      	cmp	r3, #176	; 0xb0
 8002810:	d031      	beq.n	8002876 <Convert+0xc6>
 8002812:	2bb0      	cmp	r3, #176	; 0xb0
 8002814:	dc02      	bgt.n	800281c <Convert+0x6c>
 8002816:	2b6e      	cmp	r3, #110	; 0x6e
 8002818:	d01a      	beq.n	8002850 <Convert+0xa0>
 800281a:	e040      	b.n	800289e <Convert+0xee>
 800281c:	2bb5      	cmp	r3, #181	; 0xb5
 800281e:	d01b      	beq.n	8002858 <Convert+0xa8>
 8002820:	2bff      	cmp	r3, #255	; 0xff
 8002822:	d030      	beq.n	8002886 <Convert+0xd6>
 8002824:	e03b      	b.n	800289e <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8002826:	2300      	movs	r3, #0
 8002828:	81fb      	strh	r3, [r7, #14]
      break;
 800282a:	e057      	b.n	80028dc <Convert+0x12c>

    case '*':
      ch = C_STAR;
 800282c:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002830:	81fb      	strh	r3, [r7, #14]
      break;
 8002832:	e053      	b.n	80028dc <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8002834:	2328      	movs	r3, #40	; 0x28
 8002836:	81fb      	strh	r3, [r7, #14]
      break;
 8002838:	e050      	b.n	80028dc <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800283a:	2311      	movs	r3, #17
 800283c:	81fb      	strh	r3, [r7, #14]
      break;
 800283e:	e04d      	b.n	80028dc <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8002840:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002844:	81fb      	strh	r3, [r7, #14]
      break;
 8002846:	e049      	b.n	80028dc <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8002848:	f24b 2310 	movw	r3, #45584	; 0xb210
 800284c:	81fb      	strh	r3, [r7, #14]
      break;
 800284e:	e045      	b.n	80028dc <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002850:	f242 2310 	movw	r3, #8720	; 0x2210
 8002854:	81fb      	strh	r3, [r7, #14]
      break;
 8002856:	e041      	b.n	80028dc <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8002858:	f246 0384 	movw	r3, #24708	; 0x6084
 800285c:	81fb      	strh	r3, [r7, #14]
      break;
 800285e:	e03d      	b.n	80028dc <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002860:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002864:	81fb      	strh	r3, [r7, #14]
      break;
 8002866:	e039      	b.n	80028dc <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8002868:	f24a 0314 	movw	r3, #40980	; 0xa014
 800286c:	81fb      	strh	r3, [r7, #14]
      break;
 800286e:	e035      	b.n	80028dc <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8002870:	23c0      	movs	r3, #192	; 0xc0
 8002872:	81fb      	strh	r3, [r7, #14]
      break;
 8002874:	e032      	b.n	80028dc <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8002876:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 800287a:	81fb      	strh	r3, [r7, #14]
      break;
 800287c:	e02e      	b.n	80028dc <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 800287e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8002882:	81fb      	strh	r3, [r7, #14]
      break;
 8002884:	e02a      	b.n	80028dc <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8002886:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 800288a:	81fb      	strh	r3, [r7, #14]
      break ;
 800288c:	e026      	b.n	80028dc <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	3b30      	subs	r3, #48	; 0x30
 8002894:	4a28      	ldr	r2, [pc, #160]	; (8002938 <Convert+0x188>)
 8002896:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800289a:	81fb      	strh	r3, [r7, #14]
      break;
 800289c:	e01e      	b.n	80028dc <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	2b5a      	cmp	r3, #90	; 0x5a
 80028a4:	d80a      	bhi.n	80028bc <Convert+0x10c>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	2b40      	cmp	r3, #64	; 0x40
 80028ac:	d906      	bls.n	80028bc <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	3b41      	subs	r3, #65	; 0x41
 80028b4:	4a21      	ldr	r2, [pc, #132]	; (800293c <Convert+0x18c>)
 80028b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028ba:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b7a      	cmp	r3, #122	; 0x7a
 80028c2:	d80a      	bhi.n	80028da <Convert+0x12a>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	2b60      	cmp	r3, #96	; 0x60
 80028ca:	d906      	bls.n	80028da <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	3b61      	subs	r3, #97	; 0x61
 80028d2:	4a1a      	ldr	r2, [pc, #104]	; (800293c <Convert+0x18c>)
 80028d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028d8:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80028da:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80028dc:	78fb      	ldrb	r3, [r7, #3]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d103      	bne.n	80028ea <Convert+0x13a>
  {
    ch |= 0x0002;
 80028e2:	89fb      	ldrh	r3, [r7, #14]
 80028e4:	f043 0302 	orr.w	r3, r3, #2
 80028e8:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80028ea:	78bb      	ldrb	r3, [r7, #2]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d103      	bne.n	80028f8 <Convert+0x148>
  {
    ch |= 0x0020;
 80028f0:	89fb      	ldrh	r3, [r7, #14]
 80028f2:	f043 0320 	orr.w	r3, r3, #32
 80028f6:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80028f8:	230c      	movs	r3, #12
 80028fa:	737b      	strb	r3, [r7, #13]
 80028fc:	2300      	movs	r3, #0
 80028fe:	733b      	strb	r3, [r7, #12]
 8002900:	e010      	b.n	8002924 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002902:	89fa      	ldrh	r2, [r7, #14]
 8002904:	7b7b      	ldrb	r3, [r7, #13]
 8002906:	fa42 f303 	asr.w	r3, r2, r3
 800290a:	461a      	mov	r2, r3
 800290c:	7b3b      	ldrb	r3, [r7, #12]
 800290e:	f002 020f 	and.w	r2, r2, #15
 8002912:	490b      	ldr	r1, [pc, #44]	; (8002940 <Convert+0x190>)
 8002914:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002918:	7b7b      	ldrb	r3, [r7, #13]
 800291a:	3b04      	subs	r3, #4
 800291c:	737b      	strb	r3, [r7, #13]
 800291e:	7b3b      	ldrb	r3, [r7, #12]
 8002920:	3301      	adds	r3, #1
 8002922:	733b      	strb	r3, [r7, #12]
 8002924:	7b3b      	ldrb	r3, [r7, #12]
 8002926:	2b03      	cmp	r3, #3
 8002928:	d9eb      	bls.n	8002902 <Convert+0x152>
  }
}
 800292a:	bf00      	nop
 800292c:	3714      	adds	r7, #20
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	0800c8b4 	.word	0x0800c8b4
 800293c:	0800c880 	.word	0x0800c880
 8002940:	20000520 	.word	0x20000520

08002944 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	4608      	mov	r0, r1
 800294e:	4611      	mov	r1, r2
 8002950:	461a      	mov	r2, r3
 8002952:	4603      	mov	r3, r0
 8002954:	70fb      	strb	r3, [r7, #3]
 8002956:	460b      	mov	r3, r1
 8002958:	70bb      	strb	r3, [r7, #2]
 800295a:	4613      	mov	r3, r2
 800295c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002962:	78ba      	ldrb	r2, [r7, #2]
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	4619      	mov	r1, r3
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7ff ff21 	bl	80027b0 <Convert>

  switch (Position)
 800296e:	787b      	ldrb	r3, [r7, #1]
 8002970:	2b05      	cmp	r3, #5
 8002972:	f200 835b 	bhi.w	800302c <WriteChar+0x6e8>
 8002976:	a201      	add	r2, pc, #4	; (adr r2, 800297c <WriteChar+0x38>)
 8002978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800297c:	08002995 	.word	0x08002995
 8002980:	08002a8f 	.word	0x08002a8f
 8002984:	08002ba9 	.word	0x08002ba9
 8002988:	08002cab 	.word	0x08002cab
 800298c:	08002dd9 	.word	0x08002dd9
 8002990:	08002f23 	.word	0x08002f23
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002994:	4b80      	ldr	r3, [pc, #512]	; (8002b98 <WriteChar+0x254>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	f003 0210 	and.w	r2, r3, #16
 800299e:	4b7e      	ldr	r3, [pc, #504]	; (8002b98 <WriteChar+0x254>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	085b      	lsrs	r3, r3, #1
 80029a4:	05db      	lsls	r3, r3, #23
 80029a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029aa:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80029ac:	4b7a      	ldr	r3, [pc, #488]	; (8002b98 <WriteChar+0x254>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	089b      	lsrs	r3, r3, #2
 80029b2:	059b      	lsls	r3, r3, #22
 80029b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029b8:	431a      	orrs	r2, r3
 80029ba:	4b77      	ldr	r3, [pc, #476]	; (8002b98 <WriteChar+0x254>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4a74      	ldr	r2, [pc, #464]	; (8002b9c <WriteChar+0x258>)
 80029ca:	2100      	movs	r1, #0
 80029cc:	4874      	ldr	r0, [pc, #464]	; (8002ba0 <WriteChar+0x25c>)
 80029ce:	f004 fa1d 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80029d2:	4b71      	ldr	r3, [pc, #452]	; (8002b98 <WriteChar+0x254>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	f003 0210 	and.w	r2, r3, #16
 80029dc:	4b6e      	ldr	r3, [pc, #440]	; (8002b98 <WriteChar+0x254>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	085b      	lsrs	r3, r3, #1
 80029e2:	05db      	lsls	r3, r3, #23
 80029e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029e8:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80029ea:	4b6b      	ldr	r3, [pc, #428]	; (8002b98 <WriteChar+0x254>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	089b      	lsrs	r3, r3, #2
 80029f0:	059b      	lsls	r3, r3, #22
 80029f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029f6:	431a      	orrs	r2, r3
 80029f8:	4b67      	ldr	r3, [pc, #412]	; (8002b98 <WriteChar+0x254>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4a65      	ldr	r2, [pc, #404]	; (8002b9c <WriteChar+0x258>)
 8002a08:	2102      	movs	r1, #2
 8002a0a:	4865      	ldr	r0, [pc, #404]	; (8002ba0 <WriteChar+0x25c>)
 8002a0c:	f004 f9fe 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a10:	4b61      	ldr	r3, [pc, #388]	; (8002b98 <WriteChar+0x254>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	f003 0210 	and.w	r2, r3, #16
 8002a1a:	4b5f      	ldr	r3, [pc, #380]	; (8002b98 <WriteChar+0x254>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	085b      	lsrs	r3, r3, #1
 8002a20:	05db      	lsls	r3, r3, #23
 8002a22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a26:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002a28:	4b5b      	ldr	r3, [pc, #364]	; (8002b98 <WriteChar+0x254>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	089b      	lsrs	r3, r3, #2
 8002a2e:	059b      	lsls	r3, r3, #22
 8002a30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a34:	431a      	orrs	r2, r3
 8002a36:	4b58      	ldr	r3, [pc, #352]	; (8002b98 <WriteChar+0x254>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	4a55      	ldr	r2, [pc, #340]	; (8002b9c <WriteChar+0x258>)
 8002a46:	2104      	movs	r1, #4
 8002a48:	4855      	ldr	r0, [pc, #340]	; (8002ba0 <WriteChar+0x25c>)
 8002a4a:	f004 f9df 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a4e:	4b52      	ldr	r3, [pc, #328]	; (8002b98 <WriteChar+0x254>)
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	011b      	lsls	r3, r3, #4
 8002a54:	f003 0210 	and.w	r2, r3, #16
 8002a58:	4b4f      	ldr	r3, [pc, #316]	; (8002b98 <WriteChar+0x254>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	085b      	lsrs	r3, r3, #1
 8002a5e:	05db      	lsls	r3, r3, #23
 8002a60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a64:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002a66:	4b4c      	ldr	r3, [pc, #304]	; (8002b98 <WriteChar+0x254>)
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	089b      	lsrs	r3, r3, #2
 8002a6c:	059b      	lsls	r3, r3, #22
 8002a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a72:	431a      	orrs	r2, r3
 8002a74:	4b48      	ldr	r3, [pc, #288]	; (8002b98 <WriteChar+0x254>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4a46      	ldr	r2, [pc, #280]	; (8002b9c <WriteChar+0x258>)
 8002a84:	2106      	movs	r1, #6
 8002a86:	4846      	ldr	r0, [pc, #280]	; (8002ba0 <WriteChar+0x25c>)
 8002a88:	f004 f9c0 	bl	8006e0c <HAL_LCD_Write>
      break;
 8002a8c:	e2cf      	b.n	800302e <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002a8e:	4b42      	ldr	r3, [pc, #264]	; (8002b98 <WriteChar+0x254>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	019b      	lsls	r3, r3, #6
 8002a94:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002a98:	4b3f      	ldr	r3, [pc, #252]	; (8002b98 <WriteChar+0x254>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	085b      	lsrs	r3, r3, #1
 8002a9e:	035b      	lsls	r3, r3, #13
 8002aa0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002aa4:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002aa6:	4b3c      	ldr	r3, [pc, #240]	; (8002b98 <WriteChar+0x254>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	089b      	lsrs	r3, r3, #2
 8002aac:	031b      	lsls	r3, r3, #12
 8002aae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	4b38      	ldr	r3, [pc, #224]	; (8002b98 <WriteChar+0x254>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	08db      	lsrs	r3, r3, #3
 8002aba:	015b      	lsls	r3, r3, #5
 8002abc:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	4a37      	ldr	r2, [pc, #220]	; (8002ba4 <WriteChar+0x260>)
 8002ac8:	2100      	movs	r1, #0
 8002aca:	4835      	ldr	r0, [pc, #212]	; (8002ba0 <WriteChar+0x25c>)
 8002acc:	f004 f99e 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002ad0:	4b31      	ldr	r3, [pc, #196]	; (8002b98 <WriteChar+0x254>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	019b      	lsls	r3, r3, #6
 8002ad6:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002ada:	4b2f      	ldr	r3, [pc, #188]	; (8002b98 <WriteChar+0x254>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	085b      	lsrs	r3, r3, #1
 8002ae0:	035b      	lsls	r3, r3, #13
 8002ae2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ae6:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002ae8:	4b2b      	ldr	r3, [pc, #172]	; (8002b98 <WriteChar+0x254>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	089b      	lsrs	r3, r3, #2
 8002aee:	031b      	lsls	r3, r3, #12
 8002af0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002af4:	431a      	orrs	r2, r3
 8002af6:	4b28      	ldr	r3, [pc, #160]	; (8002b98 <WriteChar+0x254>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	08db      	lsrs	r3, r3, #3
 8002afc:	015b      	lsls	r3, r3, #5
 8002afe:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b02:	4313      	orrs	r3, r2
 8002b04:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4a26      	ldr	r2, [pc, #152]	; (8002ba4 <WriteChar+0x260>)
 8002b0a:	2102      	movs	r1, #2
 8002b0c:	4824      	ldr	r0, [pc, #144]	; (8002ba0 <WriteChar+0x25c>)
 8002b0e:	f004 f97d 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b12:	4b21      	ldr	r3, [pc, #132]	; (8002b98 <WriteChar+0x254>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	019b      	lsls	r3, r3, #6
 8002b18:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002b1c:	4b1e      	ldr	r3, [pc, #120]	; (8002b98 <WriteChar+0x254>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	085b      	lsrs	r3, r3, #1
 8002b22:	035b      	lsls	r3, r3, #13
 8002b24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b28:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002b2a:	4b1b      	ldr	r3, [pc, #108]	; (8002b98 <WriteChar+0x254>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	089b      	lsrs	r3, r3, #2
 8002b30:	031b      	lsls	r3, r3, #12
 8002b32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b36:	431a      	orrs	r2, r3
 8002b38:	4b17      	ldr	r3, [pc, #92]	; (8002b98 <WriteChar+0x254>)
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	08db      	lsrs	r3, r3, #3
 8002b3e:	015b      	lsls	r3, r3, #5
 8002b40:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4a16      	ldr	r2, [pc, #88]	; (8002ba4 <WriteChar+0x260>)
 8002b4c:	2104      	movs	r1, #4
 8002b4e:	4814      	ldr	r0, [pc, #80]	; (8002ba0 <WriteChar+0x25c>)
 8002b50:	f004 f95c 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b54:	4b10      	ldr	r3, [pc, #64]	; (8002b98 <WriteChar+0x254>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	019b      	lsls	r3, r3, #6
 8002b5a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002b5e:	4b0e      	ldr	r3, [pc, #56]	; (8002b98 <WriteChar+0x254>)
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	085b      	lsrs	r3, r3, #1
 8002b64:	035b      	lsls	r3, r3, #13
 8002b66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b6a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002b6c:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <WriteChar+0x254>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	089b      	lsrs	r3, r3, #2
 8002b72:	031b      	lsls	r3, r3, #12
 8002b74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	4b07      	ldr	r3, [pc, #28]	; (8002b98 <WriteChar+0x254>)
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	08db      	lsrs	r3, r3, #3
 8002b80:	015b      	lsls	r3, r3, #5
 8002b82:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	4a05      	ldr	r2, [pc, #20]	; (8002ba4 <WriteChar+0x260>)
 8002b8e:	2106      	movs	r1, #6
 8002b90:	4803      	ldr	r0, [pc, #12]	; (8002ba0 <WriteChar+0x25c>)
 8002b92:	f004 f93b 	bl	8006e0c <HAL_LCD_Write>
      break;
 8002b96:	e24a      	b.n	800302e <WriteChar+0x6ea>
 8002b98:	20000520 	.word	0x20000520
 8002b9c:	ff3fffe7 	.word	0xff3fffe7
 8002ba0:	20000530 	.word	0x20000530
 8002ba4:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002ba8:	4b88      	ldr	r3, [pc, #544]	; (8002dcc <WriteChar+0x488>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	03db      	lsls	r3, r3, #15
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	4b86      	ldr	r3, [pc, #536]	; (8002dcc <WriteChar+0x488>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	085b      	lsrs	r3, r3, #1
 8002bb6:	075b      	lsls	r3, r3, #29
 8002bb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bbc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002bbe:	4b83      	ldr	r3, [pc, #524]	; (8002dcc <WriteChar+0x488>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	089b      	lsrs	r3, r3, #2
 8002bc4:	071b      	lsls	r3, r3, #28
 8002bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	4b7f      	ldr	r3, [pc, #508]	; (8002dcc <WriteChar+0x488>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	08db      	lsrs	r3, r3, #3
 8002bd2:	039b      	lsls	r3, r3, #14
 8002bd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4a7c      	ldr	r2, [pc, #496]	; (8002dd0 <WriteChar+0x48c>)
 8002be0:	2100      	movs	r1, #0
 8002be2:	487c      	ldr	r0, [pc, #496]	; (8002dd4 <WriteChar+0x490>)
 8002be4:	f004 f912 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002be8:	4b78      	ldr	r3, [pc, #480]	; (8002dcc <WriteChar+0x488>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	03db      	lsls	r3, r3, #15
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	4b76      	ldr	r3, [pc, #472]	; (8002dcc <WriteChar+0x488>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	085b      	lsrs	r3, r3, #1
 8002bf6:	075b      	lsls	r3, r3, #29
 8002bf8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bfc:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002bfe:	4b73      	ldr	r3, [pc, #460]	; (8002dcc <WriteChar+0x488>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	089b      	lsrs	r3, r3, #2
 8002c04:	071b      	lsls	r3, r3, #28
 8002c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	4b6f      	ldr	r3, [pc, #444]	; (8002dcc <WriteChar+0x488>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	08db      	lsrs	r3, r3, #3
 8002c12:	039b      	lsls	r3, r3, #14
 8002c14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4a6c      	ldr	r2, [pc, #432]	; (8002dd0 <WriteChar+0x48c>)
 8002c20:	2102      	movs	r1, #2
 8002c22:	486c      	ldr	r0, [pc, #432]	; (8002dd4 <WriteChar+0x490>)
 8002c24:	f004 f8f2 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c28:	4b68      	ldr	r3, [pc, #416]	; (8002dcc <WriteChar+0x488>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	03db      	lsls	r3, r3, #15
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	4b66      	ldr	r3, [pc, #408]	; (8002dcc <WriteChar+0x488>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	085b      	lsrs	r3, r3, #1
 8002c36:	075b      	lsls	r3, r3, #29
 8002c38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c3c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002c3e:	4b63      	ldr	r3, [pc, #396]	; (8002dcc <WriteChar+0x488>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	089b      	lsrs	r3, r3, #2
 8002c44:	071b      	lsls	r3, r3, #28
 8002c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	4b5f      	ldr	r3, [pc, #380]	; (8002dcc <WriteChar+0x488>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	08db      	lsrs	r3, r3, #3
 8002c52:	039b      	lsls	r3, r3, #14
 8002c54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4a5c      	ldr	r2, [pc, #368]	; (8002dd0 <WriteChar+0x48c>)
 8002c60:	2104      	movs	r1, #4
 8002c62:	485c      	ldr	r0, [pc, #368]	; (8002dd4 <WriteChar+0x490>)
 8002c64:	f004 f8d2 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c68:	4b58      	ldr	r3, [pc, #352]	; (8002dcc <WriteChar+0x488>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	03db      	lsls	r3, r3, #15
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	4b56      	ldr	r3, [pc, #344]	; (8002dcc <WriteChar+0x488>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	085b      	lsrs	r3, r3, #1
 8002c76:	075b      	lsls	r3, r3, #29
 8002c78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c7c:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002c7e:	4b53      	ldr	r3, [pc, #332]	; (8002dcc <WriteChar+0x488>)
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	089b      	lsrs	r3, r3, #2
 8002c84:	071b      	lsls	r3, r3, #28
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	4b4f      	ldr	r3, [pc, #316]	; (8002dcc <WriteChar+0x488>)
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	08db      	lsrs	r3, r3, #3
 8002c92:	039b      	lsls	r3, r3, #14
 8002c94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4a4c      	ldr	r2, [pc, #304]	; (8002dd0 <WriteChar+0x48c>)
 8002ca0:	2106      	movs	r1, #6
 8002ca2:	484c      	ldr	r0, [pc, #304]	; (8002dd4 <WriteChar+0x490>)
 8002ca4:	f004 f8b2 	bl	8006e0c <HAL_LCD_Write>
      break;
 8002ca8:	e1c1      	b.n	800302e <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002caa:	4b48      	ldr	r3, [pc, #288]	; (8002dcc <WriteChar+0x488>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	07da      	lsls	r2, r3, #31
 8002cb0:	4b46      	ldr	r3, [pc, #280]	; (8002dcc <WriteChar+0x488>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	08db      	lsrs	r3, r3, #3
 8002cb6:	079b      	lsls	r3, r3, #30
 8002cb8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	4842      	ldr	r0, [pc, #264]	; (8002dd4 <WriteChar+0x490>)
 8002cca:	f004 f89f 	bl	8006e0c <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002cce:	4b3f      	ldr	r3, [pc, #252]	; (8002dcc <WriteChar+0x488>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0202 	and.w	r2, r3, #2
 8002cd6:	4b3d      	ldr	r3, [pc, #244]	; (8002dcc <WriteChar+0x488>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	089b      	lsrs	r3, r3, #2
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f06f 0203 	mvn.w	r2, #3
 8002cea:	2101      	movs	r1, #1
 8002cec:	4839      	ldr	r0, [pc, #228]	; (8002dd4 <WriteChar+0x490>)
 8002cee:	f004 f88d 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002cf2:	4b36      	ldr	r3, [pc, #216]	; (8002dcc <WriteChar+0x488>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	07da      	lsls	r2, r3, #31
 8002cf8:	4b34      	ldr	r3, [pc, #208]	; (8002dcc <WriteChar+0x488>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	08db      	lsrs	r3, r3, #3
 8002cfe:	079b      	lsls	r3, r3, #30
 8002d00:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d04:	4313      	orrs	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002d0e:	2102      	movs	r1, #2
 8002d10:	4830      	ldr	r0, [pc, #192]	; (8002dd4 <WriteChar+0x490>)
 8002d12:	f004 f87b 	bl	8006e0c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002d16:	4b2d      	ldr	r3, [pc, #180]	; (8002dcc <WriteChar+0x488>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f003 0202 	and.w	r2, r3, #2
 8002d1e:	4b2b      	ldr	r3, [pc, #172]	; (8002dcc <WriteChar+0x488>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	089b      	lsrs	r3, r3, #2
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f06f 0203 	mvn.w	r2, #3
 8002d32:	2103      	movs	r1, #3
 8002d34:	4827      	ldr	r0, [pc, #156]	; (8002dd4 <WriteChar+0x490>)
 8002d36:	f004 f869 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002d3a:	4b24      	ldr	r3, [pc, #144]	; (8002dcc <WriteChar+0x488>)
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	07da      	lsls	r2, r3, #31
 8002d40:	4b22      	ldr	r3, [pc, #136]	; (8002dcc <WriteChar+0x488>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	08db      	lsrs	r3, r3, #3
 8002d46:	079b      	lsls	r3, r3, #30
 8002d48:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002d56:	2104      	movs	r1, #4
 8002d58:	481e      	ldr	r0, [pc, #120]	; (8002dd4 <WriteChar+0x490>)
 8002d5a:	f004 f857 	bl	8006e0c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002d5e:	4b1b      	ldr	r3, [pc, #108]	; (8002dcc <WriteChar+0x488>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 0202 	and.w	r2, r3, #2
 8002d66:	4b19      	ldr	r3, [pc, #100]	; (8002dcc <WriteChar+0x488>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	089b      	lsrs	r3, r3, #2
 8002d6c:	f003 0301 	and.w	r3, r3, #1
 8002d70:	4313      	orrs	r3, r2
 8002d72:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f06f 0203 	mvn.w	r2, #3
 8002d7a:	2105      	movs	r1, #5
 8002d7c:	4815      	ldr	r0, [pc, #84]	; (8002dd4 <WriteChar+0x490>)
 8002d7e:	f004 f845 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002d82:	4b12      	ldr	r3, [pc, #72]	; (8002dcc <WriteChar+0x488>)
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	07da      	lsls	r2, r3, #31
 8002d88:	4b10      	ldr	r3, [pc, #64]	; (8002dcc <WriteChar+0x488>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	08db      	lsrs	r3, r3, #3
 8002d8e:	079b      	lsls	r3, r3, #30
 8002d90:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d94:	4313      	orrs	r3, r2
 8002d96:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002d9e:	2106      	movs	r1, #6
 8002da0:	480c      	ldr	r0, [pc, #48]	; (8002dd4 <WriteChar+0x490>)
 8002da2:	f004 f833 	bl	8006e0c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002da6:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <WriteChar+0x488>)
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	f003 0202 	and.w	r2, r3, #2
 8002dae:	4b07      	ldr	r3, [pc, #28]	; (8002dcc <WriteChar+0x488>)
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	089b      	lsrs	r3, r3, #2
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	4313      	orrs	r3, r2
 8002dba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f06f 0203 	mvn.w	r2, #3
 8002dc2:	2107      	movs	r1, #7
 8002dc4:	4803      	ldr	r0, [pc, #12]	; (8002dd4 <WriteChar+0x490>)
 8002dc6:	f004 f821 	bl	8006e0c <HAL_LCD_Write>
      break;
 8002dca:	e130      	b.n	800302e <WriteChar+0x6ea>
 8002dcc:	20000520 	.word	0x20000520
 8002dd0:	cfff3fff 	.word	0xcfff3fff
 8002dd4:	20000530 	.word	0x20000530

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002dd8:	4b97      	ldr	r3, [pc, #604]	; (8003038 <WriteChar+0x6f4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	085b      	lsrs	r3, r3, #1
 8002dde:	065b      	lsls	r3, r3, #25
 8002de0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002de4:	4b94      	ldr	r3, [pc, #592]	; (8003038 <WriteChar+0x6f4>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	089b      	lsrs	r3, r3, #2
 8002dea:	061b      	lsls	r3, r3, #24
 8002dec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002df0:	4313      	orrs	r3, r2
 8002df2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	488f      	ldr	r0, [pc, #572]	; (800303c <WriteChar+0x6f8>)
 8002dfe:	f004 f805 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002e02:	4b8d      	ldr	r3, [pc, #564]	; (8003038 <WriteChar+0x6f4>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	f003 0208 	and.w	r2, r3, #8
 8002e0c:	4b8a      	ldr	r3, [pc, #552]	; (8003038 <WriteChar+0x6f4>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	08db      	lsrs	r3, r3, #3
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f06f 020c 	mvn.w	r2, #12
 8002e22:	2101      	movs	r1, #1
 8002e24:	4885      	ldr	r0, [pc, #532]	; (800303c <WriteChar+0x6f8>)
 8002e26:	f003 fff1 	bl	8006e0c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002e2a:	4b83      	ldr	r3, [pc, #524]	; (8003038 <WriteChar+0x6f4>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	085b      	lsrs	r3, r3, #1
 8002e30:	065b      	lsls	r3, r3, #25
 8002e32:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002e36:	4b80      	ldr	r3, [pc, #512]	; (8003038 <WriteChar+0x6f4>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	089b      	lsrs	r3, r3, #2
 8002e3c:	061b      	lsls	r3, r3, #24
 8002e3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e42:	4313      	orrs	r3, r2
 8002e44:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002e4c:	2102      	movs	r1, #2
 8002e4e:	487b      	ldr	r0, [pc, #492]	; (800303c <WriteChar+0x6f8>)
 8002e50:	f003 ffdc 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002e54:	4b78      	ldr	r3, [pc, #480]	; (8003038 <WriteChar+0x6f4>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	f003 0208 	and.w	r2, r3, #8
 8002e5e:	4b76      	ldr	r3, [pc, #472]	; (8003038 <WriteChar+0x6f4>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	08db      	lsrs	r3, r3, #3
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f06f 020c 	mvn.w	r2, #12
 8002e74:	2103      	movs	r1, #3
 8002e76:	4871      	ldr	r0, [pc, #452]	; (800303c <WriteChar+0x6f8>)
 8002e78:	f003 ffc8 	bl	8006e0c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002e7c:	4b6e      	ldr	r3, [pc, #440]	; (8003038 <WriteChar+0x6f4>)
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	085b      	lsrs	r3, r3, #1
 8002e82:	065b      	lsls	r3, r3, #25
 8002e84:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002e88:	4b6b      	ldr	r3, [pc, #428]	; (8003038 <WriteChar+0x6f4>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	089b      	lsrs	r3, r3, #2
 8002e8e:	061b      	lsls	r3, r3, #24
 8002e90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e94:	4313      	orrs	r3, r2
 8002e96:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002e9e:	2104      	movs	r1, #4
 8002ea0:	4866      	ldr	r0, [pc, #408]	; (800303c <WriteChar+0x6f8>)
 8002ea2:	f003 ffb3 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002ea6:	4b64      	ldr	r3, [pc, #400]	; (8003038 <WriteChar+0x6f4>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	00db      	lsls	r3, r3, #3
 8002eac:	f003 0208 	and.w	r2, r3, #8
 8002eb0:	4b61      	ldr	r3, [pc, #388]	; (8003038 <WriteChar+0x6f4>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	08db      	lsrs	r3, r3, #3
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f06f 020c 	mvn.w	r2, #12
 8002ec6:	2105      	movs	r1, #5
 8002ec8:	485c      	ldr	r0, [pc, #368]	; (800303c <WriteChar+0x6f8>)
 8002eca:	f003 ff9f 	bl	8006e0c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002ece:	4b5a      	ldr	r3, [pc, #360]	; (8003038 <WriteChar+0x6f4>)
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	085b      	lsrs	r3, r3, #1
 8002ed4:	065b      	lsls	r3, r3, #25
 8002ed6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002eda:	4b57      	ldr	r3, [pc, #348]	; (8003038 <WriteChar+0x6f4>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	089b      	lsrs	r3, r3, #2
 8002ee0:	061b      	lsls	r3, r3, #24
 8002ee2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002ef0:	2106      	movs	r1, #6
 8002ef2:	4852      	ldr	r0, [pc, #328]	; (800303c <WriteChar+0x6f8>)
 8002ef4:	f003 ff8a 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002ef8:	4b4f      	ldr	r3, [pc, #316]	; (8003038 <WriteChar+0x6f4>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	00db      	lsls	r3, r3, #3
 8002efe:	f003 0208 	and.w	r2, r3, #8
 8002f02:	4b4d      	ldr	r3, [pc, #308]	; (8003038 <WriteChar+0x6f4>)
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	08db      	lsrs	r3, r3, #3
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	f003 0304 	and.w	r3, r3, #4
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f06f 020c 	mvn.w	r2, #12
 8002f18:	2107      	movs	r1, #7
 8002f1a:	4848      	ldr	r0, [pc, #288]	; (800303c <WriteChar+0x6f8>)
 8002f1c:	f003 ff76 	bl	8006e0c <HAL_LCD_Write>
      break;
 8002f20:	e085      	b.n	800302e <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002f22:	4b45      	ldr	r3, [pc, #276]	; (8003038 <WriteChar+0x6f4>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	045b      	lsls	r3, r3, #17
 8002f28:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002f2c:	4b42      	ldr	r3, [pc, #264]	; (8003038 <WriteChar+0x6f4>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	085b      	lsrs	r3, r3, #1
 8002f32:	021b      	lsls	r3, r3, #8
 8002f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f38:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002f3a:	4b3f      	ldr	r3, [pc, #252]	; (8003038 <WriteChar+0x6f4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	089b      	lsrs	r3, r3, #2
 8002f40:	025b      	lsls	r3, r3, #9
 8002f42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f46:	431a      	orrs	r2, r3
 8002f48:	4b3b      	ldr	r3, [pc, #236]	; (8003038 <WriteChar+0x6f4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	08db      	lsrs	r3, r3, #3
 8002f4e:	069b      	lsls	r3, r3, #26
 8002f50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002f54:	4313      	orrs	r3, r2
 8002f56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4a39      	ldr	r2, [pc, #228]	; (8003040 <WriteChar+0x6fc>)
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	4837      	ldr	r0, [pc, #220]	; (800303c <WriteChar+0x6f8>)
 8002f60:	f003 ff54 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002f64:	4b34      	ldr	r3, [pc, #208]	; (8003038 <WriteChar+0x6f4>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	045b      	lsls	r3, r3, #17
 8002f6a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002f6e:	4b32      	ldr	r3, [pc, #200]	; (8003038 <WriteChar+0x6f4>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	085b      	lsrs	r3, r3, #1
 8002f74:	021b      	lsls	r3, r3, #8
 8002f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f7a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002f7c:	4b2e      	ldr	r3, [pc, #184]	; (8003038 <WriteChar+0x6f4>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	089b      	lsrs	r3, r3, #2
 8002f82:	025b      	lsls	r3, r3, #9
 8002f84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	4b2b      	ldr	r3, [pc, #172]	; (8003038 <WriteChar+0x6f4>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	08db      	lsrs	r3, r3, #3
 8002f90:	069b      	lsls	r3, r3, #26
 8002f92:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	4a28      	ldr	r2, [pc, #160]	; (8003040 <WriteChar+0x6fc>)
 8002f9e:	2102      	movs	r1, #2
 8002fa0:	4826      	ldr	r0, [pc, #152]	; (800303c <WriteChar+0x6f8>)
 8002fa2:	f003 ff33 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002fa6:	4b24      	ldr	r3, [pc, #144]	; (8003038 <WriteChar+0x6f4>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	045b      	lsls	r3, r3, #17
 8002fac:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002fb0:	4b21      	ldr	r3, [pc, #132]	; (8003038 <WriteChar+0x6f4>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	085b      	lsrs	r3, r3, #1
 8002fb6:	021b      	lsls	r3, r3, #8
 8002fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fbc:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002fbe:	4b1e      	ldr	r3, [pc, #120]	; (8003038 <WriteChar+0x6f4>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	089b      	lsrs	r3, r3, #2
 8002fc4:	025b      	lsls	r3, r3, #9
 8002fc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fca:	431a      	orrs	r2, r3
 8002fcc:	4b1a      	ldr	r3, [pc, #104]	; (8003038 <WriteChar+0x6f4>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	08db      	lsrs	r3, r3, #3
 8002fd2:	069b      	lsls	r3, r3, #26
 8002fd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4a18      	ldr	r2, [pc, #96]	; (8003040 <WriteChar+0x6fc>)
 8002fe0:	2104      	movs	r1, #4
 8002fe2:	4816      	ldr	r0, [pc, #88]	; (800303c <WriteChar+0x6f8>)
 8002fe4:	f003 ff12 	bl	8006e0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002fe8:	4b13      	ldr	r3, [pc, #76]	; (8003038 <WriteChar+0x6f4>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	045b      	lsls	r3, r3, #17
 8002fee:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002ff2:	4b11      	ldr	r3, [pc, #68]	; (8003038 <WriteChar+0x6f4>)
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	085b      	lsrs	r3, r3, #1
 8002ff8:	021b      	lsls	r3, r3, #8
 8002ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffe:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003000:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <WriteChar+0x6f4>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	089b      	lsrs	r3, r3, #2
 8003006:	025b      	lsls	r3, r3, #9
 8003008:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800300c:	431a      	orrs	r2, r3
 800300e:	4b0a      	ldr	r3, [pc, #40]	; (8003038 <WriteChar+0x6f4>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	08db      	lsrs	r3, r3, #3
 8003014:	069b      	lsls	r3, r3, #26
 8003016:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800301a:	4313      	orrs	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	4a07      	ldr	r2, [pc, #28]	; (8003040 <WriteChar+0x6fc>)
 8003022:	2106      	movs	r1, #6
 8003024:	4805      	ldr	r0, [pc, #20]	; (800303c <WriteChar+0x6f8>)
 8003026:	f003 fef1 	bl	8006e0c <HAL_LCD_Write>
      break;
 800302a:	e000      	b.n	800302e <WriteChar+0x6ea>

    default:
      break;
 800302c:	bf00      	nop
  }
}
 800302e:	bf00      	nop
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20000520 	.word	0x20000520
 800303c:	20000530 	.word	0x20000530
 8003040:	fbfdfcff 	.word	0xfbfdfcff

08003044 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800304a:	2300      	movs	r3, #0
 800304c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800304e:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <HAL_Init+0x3c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a0b      	ldr	r2, [pc, #44]	; (8003080 <HAL_Init+0x3c>)
 8003054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003058:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800305a:	2003      	movs	r0, #3
 800305c:	f001 feba 	bl	8004dd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003060:	2000      	movs	r0, #0
 8003062:	f000 f80f 	bl	8003084 <HAL_InitTick>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d002      	beq.n	8003072 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	71fb      	strb	r3, [r7, #7]
 8003070:	e001      	b.n	8003076 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003072:	f7fe fe77 	bl	8001d64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003076:	79fb      	ldrb	r3, [r7, #7]
}
 8003078:	4618      	mov	r0, r3
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	40022000 	.word	0x40022000

08003084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003090:	4b16      	ldr	r3, [pc, #88]	; (80030ec <HAL_InitTick+0x68>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d022      	beq.n	80030de <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003098:	4b15      	ldr	r3, [pc, #84]	; (80030f0 <HAL_InitTick+0x6c>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4b13      	ldr	r3, [pc, #76]	; (80030ec <HAL_InitTick+0x68>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80030a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80030a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ac:	4618      	mov	r0, r3
 80030ae:	f001 fec6 	bl	8004e3e <HAL_SYSTICK_Config>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d10f      	bne.n	80030d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b0f      	cmp	r3, #15
 80030bc:	d809      	bhi.n	80030d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030be:	2200      	movs	r2, #0
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	f04f 30ff 	mov.w	r0, #4294967295
 80030c6:	f001 fe90 	bl	8004dea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030ca:	4a0a      	ldr	r2, [pc, #40]	; (80030f4 <HAL_InitTick+0x70>)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6013      	str	r3, [r2, #0]
 80030d0:	e007      	b.n	80030e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	73fb      	strb	r3, [r7, #15]
 80030d6:	e004      	b.n	80030e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	73fb      	strb	r3, [r7, #15]
 80030dc:	e001      	b.n	80030e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	20000020 	.word	0x20000020
 80030f0:	20000004 	.word	0x20000004
 80030f4:	2000001c 	.word	0x2000001c

080030f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030fc:	4b05      	ldr	r3, [pc, #20]	; (8003114 <HAL_IncTick+0x1c>)
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	4b05      	ldr	r3, [pc, #20]	; (8003118 <HAL_IncTick+0x20>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4413      	add	r3, r2
 8003106:	4a03      	ldr	r2, [pc, #12]	; (8003114 <HAL_IncTick+0x1c>)
 8003108:	6013      	str	r3, [r2, #0]
}
 800310a:	bf00      	nop
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr
 8003114:	2000056c 	.word	0x2000056c
 8003118:	20000020 	.word	0x20000020

0800311c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  return uwTick;
 8003120:	4b03      	ldr	r3, [pc, #12]	; (8003130 <HAL_GetTick+0x14>)
 8003122:	681b      	ldr	r3, [r3, #0]
}
 8003124:	4618      	mov	r0, r3
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	2000056c 	.word	0x2000056c

08003134 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800313c:	f7ff ffee 	bl	800311c <HAL_GetTick>
 8003140:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314c:	d004      	beq.n	8003158 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800314e:	4b09      	ldr	r3, [pc, #36]	; (8003174 <HAL_Delay+0x40>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	4413      	add	r3, r2
 8003156:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003158:	bf00      	nop
 800315a:	f7ff ffdf 	bl	800311c <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	429a      	cmp	r2, r3
 8003168:	d8f7      	bhi.n	800315a <HAL_Delay+0x26>
  {
  }
}
 800316a:	bf00      	nop
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000020 	.word	0x20000020

08003178 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	431a      	orrs	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	609a      	str	r2, [r3, #8]
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
 80031a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	609a      	str	r2, [r3, #8]
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80031e0:	b490      	push	{r4, r7}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
 80031ec:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	3360      	adds	r3, #96	; 0x60
 80031f2:	461a      	mov	r2, r3
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4413      	add	r3, r2
 80031fa:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80031fc:	6822      	ldr	r2, [r4, #0]
 80031fe:	4b08      	ldr	r3, [pc, #32]	; (8003220 <LL_ADC_SetOffset+0x40>)
 8003200:	4013      	ands	r3, r2
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003208:	683a      	ldr	r2, [r7, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	4313      	orrs	r3, r2
 800320e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003212:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003214:	bf00      	nop
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bc90      	pop	{r4, r7}
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	03fff000 	.word	0x03fff000

08003224 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003224:	b490      	push	{r4, r7}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	3360      	adds	r3, #96	; 0x60
 8003232:	461a      	mov	r2, r3
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800323c:	6823      	ldr	r3, [r4, #0]
 800323e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003242:	4618      	mov	r0, r3
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bc90      	pop	{r4, r7}
 800324a:	4770      	bx	lr

0800324c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800324c:	b490      	push	{r4, r7}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	3360      	adds	r3, #96	; 0x60
 800325c:	461a      	mov	r2, r3
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4413      	add	r3, r2
 8003264:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003266:	6823      	ldr	r3, [r4, #0]
 8003268:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4313      	orrs	r3, r2
 8003270:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003272:	bf00      	nop
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bc90      	pop	{r4, r7}
 800327a:	4770      	bx	lr

0800327c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003290:	2301      	movs	r3, #1
 8003292:	e000      	b.n	8003296 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr

080032a2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80032a2:	b490      	push	{r4, r7}
 80032a4:	b084      	sub	sp, #16
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	60f8      	str	r0, [r7, #12]
 80032aa:	60b9      	str	r1, [r7, #8]
 80032ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	3330      	adds	r3, #48	; 0x30
 80032b2:	461a      	mov	r2, r3
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	f003 030c 	and.w	r3, r3, #12
 80032be:	4413      	add	r3, r2
 80032c0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80032c2:	6822      	ldr	r2, [r4, #0]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	f003 031f 	and.w	r3, r3, #31
 80032ca:	211f      	movs	r1, #31
 80032cc:	fa01 f303 	lsl.w	r3, r1, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	401a      	ands	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	0e9b      	lsrs	r3, r3, #26
 80032d8:	f003 011f 	and.w	r1, r3, #31
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f003 031f 	and.w	r3, r3, #31
 80032e2:	fa01 f303 	lsl.w	r3, r1, r3
 80032e6:	4313      	orrs	r3, r2
 80032e8:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80032ea:	bf00      	nop
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bc90      	pop	{r4, r7}
 80032f2:	4770      	bx	lr

080032f4 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003300:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003308:	2301      	movs	r3, #1
 800330a:	e000      	b.n	800330e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800331a:	b490      	push	{r4, r7}
 800331c:	b084      	sub	sp, #16
 800331e:	af00      	add	r7, sp, #0
 8003320:	60f8      	str	r0, [r7, #12]
 8003322:	60b9      	str	r1, [r7, #8]
 8003324:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	3314      	adds	r3, #20
 800332a:	461a      	mov	r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	0e5b      	lsrs	r3, r3, #25
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	f003 0304 	and.w	r3, r3, #4
 8003336:	4413      	add	r3, r2
 8003338:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800333a:	6822      	ldr	r2, [r4, #0]
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	0d1b      	lsrs	r3, r3, #20
 8003340:	f003 031f 	and.w	r3, r3, #31
 8003344:	2107      	movs	r1, #7
 8003346:	fa01 f303 	lsl.w	r3, r1, r3
 800334a:	43db      	mvns	r3, r3
 800334c:	401a      	ands	r2, r3
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	0d1b      	lsrs	r3, r3, #20
 8003352:	f003 031f 	and.w	r3, r3, #31
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	fa01 f303 	lsl.w	r3, r1, r3
 800335c:	4313      	orrs	r3, r2
 800335e:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003360:	bf00      	nop
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bc90      	pop	{r4, r7}
 8003368:	4770      	bx	lr
	...

0800336c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003384:	43db      	mvns	r3, r3
 8003386:	401a      	ands	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f003 0318 	and.w	r3, r3, #24
 800338e:	4908      	ldr	r1, [pc, #32]	; (80033b0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003390:	40d9      	lsrs	r1, r3
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	400b      	ands	r3, r1
 8003396:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800339a:	431a      	orrs	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80033a2:	bf00      	nop
 80033a4:	3714      	adds	r7, #20
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	0007ffff 	.word	0x0007ffff

080033b4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f003 031f 	and.w	r3, r3, #31
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80033fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6093      	str	r3, [r2, #8]
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003420:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003424:	d101      	bne.n	800342a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003426:	2301      	movs	r3, #1
 8003428:	e000      	b.n	800342c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003448:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800344c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003470:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003474:	d101      	bne.n	800347a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003476:	2301      	movs	r3, #1
 8003478:	e000      	b.n	800347c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800347a:	2300      	movs	r3, #0
}
 800347c:	4618      	mov	r0, r3
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003498:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800349c:	f043 0201 	orr.w	r2, r3, #1
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034c4:	f043 0202 	orr.w	r2, r3, #2
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d101      	bne.n	80034f0 <LL_ADC_IsEnabled+0x18>
 80034ec:	2301      	movs	r3, #1
 80034ee:	e000      	b.n	80034f2 <LL_ADC_IsEnabled+0x1a>
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80034fe:	b480      	push	{r7}
 8003500:	b083      	sub	sp, #12
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b02      	cmp	r3, #2
 8003510:	d101      	bne.n	8003516 <LL_ADC_IsDisableOngoing+0x18>
 8003512:	2301      	movs	r3, #1
 8003514:	e000      	b.n	8003518 <LL_ADC_IsDisableOngoing+0x1a>
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003534:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003538:	f043 0204 	orr.w	r2, r3, #4
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800355c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003560:	f043 0210 	orr.w	r2, r3, #16
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b04      	cmp	r3, #4
 8003586:	d101      	bne.n	800358c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003588:	2301      	movs	r3, #1
 800358a:	e000      	b.n	800358e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr

0800359a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800359a:	b480      	push	{r7}
 800359c:	b083      	sub	sp, #12
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80035aa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035ae:	f043 0220 	orr.w	r2, r3, #32
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	2b08      	cmp	r3, #8
 80035d4:	d101      	bne.n	80035da <LL_ADC_INJ_IsConversionOngoing+0x18>
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035e8:	b590      	push	{r4, r7, lr}
 80035ea:	b089      	sub	sp, #36	; 0x24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035f0:	2300      	movs	r3, #0
 80035f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80035f4:	2300      	movs	r3, #0
 80035f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e134      	b.n	800386c <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800360c:	2b00      	cmp	r3, #0
 800360e:	d109      	bne.n	8003624 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7fe fbcb 	bl	8001dac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff fef1 	bl	8003410 <LL_ADC_IsDeepPowerDownEnabled>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d004      	beq.n	800363e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4618      	mov	r0, r3
 800363a:	f7ff fed7 	bl	80033ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f7ff ff0c 	bl	8003460 <LL_ADC_IsInternalRegulatorEnabled>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d113      	bne.n	8003676 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f7ff fef0 	bl	8003438 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003658:	4b86      	ldr	r3, [pc, #536]	; (8003874 <HAL_ADC_Init+0x28c>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	099b      	lsrs	r3, r3, #6
 800365e:	4a86      	ldr	r2, [pc, #536]	; (8003878 <HAL_ADC_Init+0x290>)
 8003660:	fba2 2303 	umull	r2, r3, r2, r3
 8003664:	099b      	lsrs	r3, r3, #6
 8003666:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003668:	e002      	b.n	8003670 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	3b01      	subs	r3, #1
 800366e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f9      	bne.n	800366a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4618      	mov	r0, r3
 800367c:	f7ff fef0 	bl	8003460 <LL_ADC_IsInternalRegulatorEnabled>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10d      	bne.n	80036a2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368a:	f043 0210 	orr.w	r2, r3, #16
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003696:	f043 0201 	orr.w	r2, r3, #1
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7ff ff64 	bl	8003574 <LL_ADC_REG_IsConversionOngoing>
 80036ac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b2:	f003 0310 	and.w	r3, r3, #16
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f040 80cf 	bne.w	800385a <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f040 80cb 	bne.w	800385a <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80036cc:	f043 0202 	orr.w	r2, r3, #2
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f7ff fefd 	bl	80034d8 <LL_ADC_IsEnabled>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d115      	bne.n	8003710 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036e4:	4865      	ldr	r0, [pc, #404]	; (800387c <HAL_ADC_Init+0x294>)
 80036e6:	f7ff fef7 	bl	80034d8 <LL_ADC_IsEnabled>
 80036ea:	4604      	mov	r4, r0
 80036ec:	4864      	ldr	r0, [pc, #400]	; (8003880 <HAL_ADC_Init+0x298>)
 80036ee:	f7ff fef3 	bl	80034d8 <LL_ADC_IsEnabled>
 80036f2:	4603      	mov	r3, r0
 80036f4:	431c      	orrs	r4, r3
 80036f6:	4863      	ldr	r0, [pc, #396]	; (8003884 <HAL_ADC_Init+0x29c>)
 80036f8:	f7ff feee 	bl	80034d8 <LL_ADC_IsEnabled>
 80036fc:	4603      	mov	r3, r0
 80036fe:	4323      	orrs	r3, r4
 8003700:	2b00      	cmp	r3, #0
 8003702:	d105      	bne.n	8003710 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	4619      	mov	r1, r3
 800370a:	485f      	ldr	r0, [pc, #380]	; (8003888 <HAL_ADC_Init+0x2a0>)
 800370c:	f7ff fd34 	bl	8003178 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	7e5b      	ldrb	r3, [r3, #25]
 8003714:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800371a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003720:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003726:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800372e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003730:	4313      	orrs	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 3020 	ldrb.w	r3, [r3, #32]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d106      	bne.n	800374c <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003742:	3b01      	subs	r3, #1
 8003744:	045b      	lsls	r3, r3, #17
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4313      	orrs	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003750:	2b00      	cmp	r3, #0
 8003752:	d009      	beq.n	8003768 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003758:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	4313      	orrs	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	4b47      	ldr	r3, [pc, #284]	; (800388c <HAL_ADC_Init+0x2a4>)
 8003770:	4013      	ands	r3, r2
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6812      	ldr	r2, [r2, #0]
 8003776:	69b9      	ldr	r1, [r7, #24]
 8003778:	430b      	orrs	r3, r1
 800377a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff fef7 	bl	8003574 <LL_ADC_REG_IsConversionOngoing>
 8003786:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff ff18 	bl	80035c2 <LL_ADC_INJ_IsConversionOngoing>
 8003792:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d13d      	bne.n	8003816 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d13a      	bne.n	8003816 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80037a4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037ac:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80037ae:	4313      	orrs	r3, r2
 80037b0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037bc:	f023 0302 	bic.w	r3, r3, #2
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6812      	ldr	r2, [r2, #0]
 80037c4:	69b9      	ldr	r1, [r7, #24]
 80037c6:	430b      	orrs	r3, r1
 80037c8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d118      	bne.n	8003806 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80037de:	f023 0304 	bic.w	r3, r3, #4
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037ea:	4311      	orrs	r1, r2
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80037f0:	4311      	orrs	r1, r2
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80037f6:	430a      	orrs	r2, r1
 80037f8:	431a      	orrs	r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	611a      	str	r2, [r3, #16]
 8003804:	e007      	b.n	8003816 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	691a      	ldr	r2, [r3, #16]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0201 	bic.w	r2, r2, #1
 8003814:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d10c      	bne.n	8003838 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003824:	f023 010f 	bic.w	r1, r3, #15
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	69db      	ldr	r3, [r3, #28]
 800382c:	1e5a      	subs	r2, r3, #1
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	631a      	str	r2, [r3, #48]	; 0x30
 8003836:	e007      	b.n	8003848 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 020f 	bic.w	r2, r2, #15
 8003846:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800384c:	f023 0303 	bic.w	r3, r3, #3
 8003850:	f043 0201 	orr.w	r2, r3, #1
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	655a      	str	r2, [r3, #84]	; 0x54
 8003858:	e007      	b.n	800386a <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800385e:	f043 0210 	orr.w	r2, r3, #16
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800386a:	7ffb      	ldrb	r3, [r7, #31]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3724      	adds	r7, #36	; 0x24
 8003870:	46bd      	mov	sp, r7
 8003872:	bd90      	pop	{r4, r7, pc}
 8003874:	20000004 	.word	0x20000004
 8003878:	053e2d63 	.word	0x053e2d63
 800387c:	50040000 	.word	0x50040000
 8003880:	50040100 	.word	0x50040100
 8003884:	50040200 	.word	0x50040200
 8003888:	50040300 	.word	0x50040300
 800388c:	fff0c007 	.word	0xfff0c007

08003890 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003898:	4857      	ldr	r0, [pc, #348]	; (80039f8 <HAL_ADC_Start+0x168>)
 800389a:	f7ff fd8b 	bl	80033b4 <LL_ADC_GetMultimode>
 800389e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff fe65 	bl	8003574 <LL_ADC_REG_IsConversionOngoing>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f040 809c 	bne.w	80039ea <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d101      	bne.n	80038c0 <HAL_ADC_Start+0x30>
 80038bc:	2302      	movs	r3, #2
 80038be:	e097      	b.n	80039f0 <HAL_ADC_Start+0x160>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f000 fffd 	bl	80048c8 <ADC_Enable>
 80038ce:	4603      	mov	r3, r0
 80038d0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80038d2:	7dfb      	ldrb	r3, [r7, #23]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f040 8083 	bne.w	80039e0 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80038e2:	f023 0301 	bic.w	r3, r3, #1
 80038e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a42      	ldr	r2, [pc, #264]	; (80039fc <HAL_ADC_Start+0x16c>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d002      	beq.n	80038fe <HAL_ADC_Start+0x6e>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	e000      	b.n	8003900 <HAL_ADC_Start+0x70>
 80038fe:	4b40      	ldr	r3, [pc, #256]	; (8003a00 <HAL_ADC_Start+0x170>)
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	6812      	ldr	r2, [r2, #0]
 8003904:	4293      	cmp	r3, r2
 8003906:	d002      	beq.n	800390e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d105      	bne.n	800391a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003912:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800391e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003926:	d106      	bne.n	8003936 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800392c:	f023 0206 	bic.w	r2, r3, #6
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	659a      	str	r2, [r3, #88]	; 0x58
 8003934:	e002      	b.n	800393c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	221c      	movs	r2, #28
 8003942:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a2a      	ldr	r2, [pc, #168]	; (80039fc <HAL_ADC_Start+0x16c>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d002      	beq.n	800395c <HAL_ADC_Start+0xcc>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	e000      	b.n	800395e <HAL_ADC_Start+0xce>
 800395c:	4b28      	ldr	r3, [pc, #160]	; (8003a00 <HAL_ADC_Start+0x170>)
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6812      	ldr	r2, [r2, #0]
 8003962:	4293      	cmp	r3, r2
 8003964:	d008      	beq.n	8003978 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d005      	beq.n	8003978 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	2b05      	cmp	r3, #5
 8003970:	d002      	beq.n	8003978 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	2b09      	cmp	r3, #9
 8003976:	d114      	bne.n	80039a2 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d007      	beq.n	8003996 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800398a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800398e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4618      	mov	r0, r3
 800399c:	f7ff fdc2 	bl	8003524 <LL_ADC_REG_StartConversion>
 80039a0:	e025      	b.n	80039ee <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a12      	ldr	r2, [pc, #72]	; (80039fc <HAL_ADC_Start+0x16c>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d002      	beq.n	80039be <HAL_ADC_Start+0x12e>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	e000      	b.n	80039c0 <HAL_ADC_Start+0x130>
 80039be:	4b10      	ldr	r3, [pc, #64]	; (8003a00 <HAL_ADC_Start+0x170>)
 80039c0:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00f      	beq.n	80039ee <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80039d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	655a      	str	r2, [r3, #84]	; 0x54
 80039de:	e006      	b.n	80039ee <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80039e8:	e001      	b.n	80039ee <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80039ea:	2302      	movs	r3, #2
 80039ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80039ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3718      	adds	r7, #24
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	50040300 	.word	0x50040300
 80039fc:	50040100 	.word	0x50040100
 8003a00:	50040000 	.word	0x50040000

08003a04 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d101      	bne.n	8003a1a <HAL_ADC_Stop+0x16>
 8003a16:	2302      	movs	r3, #2
 8003a18:	e023      	b.n	8003a62 <HAL_ADC_Stop+0x5e>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003a22:	2103      	movs	r1, #3
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 fe9b 	bl	8004760 <ADC_ConversionStop>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003a2e:	7bfb      	ldrb	r3, [r7, #15]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d111      	bne.n	8003a58 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 ffa1 	bl	800497c <ADC_Disable>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003a3e:	7bfb      	ldrb	r3, [r7, #15]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d109      	bne.n	8003a58 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a48:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a4c:	f023 0301 	bic.w	r3, r3, #1
 8003a50:	f043 0201 	orr.w	r2, r3, #1
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3710      	adds	r7, #16
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
	...

08003a6c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b088      	sub	sp, #32
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a76:	4862      	ldr	r0, [pc, #392]	; (8003c00 <HAL_ADC_PollForConversion+0x194>)
 8003a78:	f7ff fc9c 	bl	80033b4 <LL_ADC_GetMultimode>
 8003a7c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	2b08      	cmp	r3, #8
 8003a84:	d102      	bne.n	8003a8c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003a86:	2308      	movs	r3, #8
 8003a88:	61fb      	str	r3, [r7, #28]
 8003a8a:	e02a      	b.n	8003ae2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d005      	beq.n	8003a9e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2b05      	cmp	r3, #5
 8003a96:	d002      	beq.n	8003a9e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	2b09      	cmp	r3, #9
 8003a9c:	d111      	bne.n	8003ac2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d007      	beq.n	8003abc <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab0:	f043 0220 	orr.w	r2, r3, #32
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e09d      	b.n	8003bf8 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003abc:	2304      	movs	r3, #4
 8003abe:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003ac0:	e00f      	b.n	8003ae2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003ac2:	484f      	ldr	r0, [pc, #316]	; (8003c00 <HAL_ADC_PollForConversion+0x194>)
 8003ac4:	f7ff fc84 	bl	80033d0 <LL_ADC_GetMultiDMATransfer>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d007      	beq.n	8003ade <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad2:	f043 0220 	orr.w	r2, r3, #32
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e08c      	b.n	8003bf8 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003ade:	2304      	movs	r3, #4
 8003ae0:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003ae2:	f7ff fb1b 	bl	800311c <HAL_GetTick>
 8003ae6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003ae8:	e01a      	b.n	8003b20 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af0:	d016      	beq.n	8003b20 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003af2:	f7ff fb13 	bl	800311c <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d302      	bcc.n	8003b08 <HAL_ADC_PollForConversion+0x9c>
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d10b      	bne.n	8003b20 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b0c:	f043 0204 	orr.w	r2, r3, #4
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e06b      	b.n	8003bf8 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d0dd      	beq.n	8003aea <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7ff fb9c 	bl	800327c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d01c      	beq.n	8003b84 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	7e5b      	ldrb	r3, [r3, #25]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d118      	bne.n	8003b84 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0308 	and.w	r3, r3, #8
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	d111      	bne.n	8003b84 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d105      	bne.n	8003b84 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b7c:	f043 0201 	orr.w	r2, r3, #1
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a1e      	ldr	r2, [pc, #120]	; (8003c04 <HAL_ADC_PollForConversion+0x198>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d002      	beq.n	8003b94 <HAL_ADC_PollForConversion+0x128>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	e000      	b.n	8003b96 <HAL_ADC_PollForConversion+0x12a>
 8003b94:	4b1c      	ldr	r3, [pc, #112]	; (8003c08 <HAL_ADC_PollForConversion+0x19c>)
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6812      	ldr	r2, [r2, #0]
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d008      	beq.n	8003bb0 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d005      	beq.n	8003bb0 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	2b05      	cmp	r3, #5
 8003ba8:	d002      	beq.n	8003bb0 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2b09      	cmp	r3, #9
 8003bae:	d104      	bne.n	8003bba <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	61bb      	str	r3, [r7, #24]
 8003bb8:	e00c      	b.n	8003bd4 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a11      	ldr	r2, [pc, #68]	; (8003c04 <HAL_ADC_PollForConversion+0x198>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d002      	beq.n	8003bca <HAL_ADC_PollForConversion+0x15e>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	e000      	b.n	8003bcc <HAL_ADC_PollForConversion+0x160>
 8003bca:	4b0f      	ldr	r3, [pc, #60]	; (8003c08 <HAL_ADC_PollForConversion+0x19c>)
 8003bcc:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	2b08      	cmp	r3, #8
 8003bd8:	d104      	bne.n	8003be4 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2208      	movs	r2, #8
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	e008      	b.n	8003bf6 <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d103      	bne.n	8003bf6 <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	220c      	movs	r2, #12
 8003bf4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3720      	adds	r7, #32
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	50040300 	.word	0x50040300
 8003c04:	50040100 	.word	0x50040100
 8003c08:	50040000 	.word	0x50040000

08003c0c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
	...

08003c28 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b08a      	sub	sp, #40	; 0x28
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003c30:	2300      	movs	r3, #0
 8003c32:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c44:	4882      	ldr	r0, [pc, #520]	; (8003e50 <HAL_ADC_IRQHandler+0x228>)
 8003c46:	f7ff fbb5 	bl	80033b4 <LL_ADC_GetMultimode>
 8003c4a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d017      	beq.n	8003c86 <HAL_ADC_IRQHandler+0x5e>
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d012      	beq.n	8003c86 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c64:	f003 0310 	and.w	r3, r3, #16
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d105      	bne.n	8003c78 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c70:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 ff25 	bl	8004ac8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2202      	movs	r2, #2
 8003c84:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d004      	beq.n	8003c9a <HAL_ADC_IRQHandler+0x72>
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	f003 0304 	and.w	r3, r3, #4
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10a      	bne.n	8003cb0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8083 	beq.w	8003dac <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	f003 0308 	and.w	r3, r3, #8
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d07d      	beq.n	8003dac <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cb4:	f003 0310 	and.w	r3, r3, #16
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d105      	bne.n	8003cc8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cc0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7ff fad5 	bl	800327c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d062      	beq.n	8003d9e <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a5d      	ldr	r2, [pc, #372]	; (8003e54 <HAL_ADC_IRQHandler+0x22c>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d002      	beq.n	8003ce8 <HAL_ADC_IRQHandler+0xc0>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	e000      	b.n	8003cea <HAL_ADC_IRQHandler+0xc2>
 8003ce8:	4b5b      	ldr	r3, [pc, #364]	; (8003e58 <HAL_ADC_IRQHandler+0x230>)
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	6812      	ldr	r2, [r2, #0]
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d008      	beq.n	8003d04 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d005      	beq.n	8003d04 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	2b05      	cmp	r3, #5
 8003cfc:	d002      	beq.n	8003d04 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	2b09      	cmp	r3, #9
 8003d02:	d104      	bne.n	8003d0e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	623b      	str	r3, [r7, #32]
 8003d0c:	e00c      	b.n	8003d28 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a50      	ldr	r2, [pc, #320]	; (8003e54 <HAL_ADC_IRQHandler+0x22c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d002      	beq.n	8003d1e <HAL_ADC_IRQHandler+0xf6>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	e000      	b.n	8003d20 <HAL_ADC_IRQHandler+0xf8>
 8003d1e:	4b4e      	ldr	r3, [pc, #312]	; (8003e58 <HAL_ADC_IRQHandler+0x230>)
 8003d20:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003d28:	6a3b      	ldr	r3, [r7, #32]
 8003d2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d135      	bne.n	8003d9e <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0308 	and.w	r3, r3, #8
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	d12e      	bne.n	8003d9e <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7ff fc15 	bl	8003574 <LL_ADC_REG_IsConversionOngoing>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d11a      	bne.n	8003d86 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685a      	ldr	r2, [r3, #4]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 020c 	bic.w	r2, r2, #12
 8003d5e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d112      	bne.n	8003d9e <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d7c:	f043 0201 	orr.w	r2, r3, #1
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	655a      	str	r2, [r3, #84]	; 0x54
 8003d84:	e00b      	b.n	8003d9e <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8a:	f043 0210 	orr.w	r2, r3, #16
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d96:	f043 0201 	orr.w	r2, r3, #1
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f95c 	bl	800405c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	220c      	movs	r2, #12
 8003daa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f003 0320 	and.w	r3, r3, #32
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d004      	beq.n	8003dc0 <HAL_ADC_IRQHandler+0x198>
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	f003 0320 	and.w	r3, r3, #32
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d10b      	bne.n	8003dd8 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f000 809f 	beq.w	8003f0a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 8099 	beq.w	8003f0a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ddc:	f003 0310 	and.w	r3, r3, #16
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d105      	bne.n	8003df0 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003de8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7ff fa7d 	bl	80032f4 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003dfa:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7ff fa3b 	bl	800327c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e06:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a11      	ldr	r2, [pc, #68]	; (8003e54 <HAL_ADC_IRQHandler+0x22c>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d002      	beq.n	8003e18 <HAL_ADC_IRQHandler+0x1f0>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	e000      	b.n	8003e1a <HAL_ADC_IRQHandler+0x1f2>
 8003e18:	4b0f      	ldr	r3, [pc, #60]	; (8003e58 <HAL_ADC_IRQHandler+0x230>)
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6812      	ldr	r2, [r2, #0]
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d008      	beq.n	8003e34 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d005      	beq.n	8003e34 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	2b06      	cmp	r3, #6
 8003e2c:	d002      	beq.n	8003e34 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	2b07      	cmp	r3, #7
 8003e32:	d104      	bne.n	8003e3e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	623b      	str	r3, [r7, #32]
 8003e3c:	e013      	b.n	8003e66 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a04      	ldr	r2, [pc, #16]	; (8003e54 <HAL_ADC_IRQHandler+0x22c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d009      	beq.n	8003e5c <HAL_ADC_IRQHandler+0x234>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	e007      	b.n	8003e5e <HAL_ADC_IRQHandler+0x236>
 8003e4e:	bf00      	nop
 8003e50:	50040300 	.word	0x50040300
 8003e54:	50040100 	.word	0x50040100
 8003e58:	50040000 	.word	0x50040000
 8003e5c:	4b7d      	ldr	r3, [pc, #500]	; (8004054 <HAL_ADC_IRQHandler+0x42c>)
 8003e5e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10c      	bne.n	8003e86 <HAL_ADC_IRQHandler+0x25e>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d142      	bne.n	8003efc <HAL_ADC_IRQHandler+0x2d4>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d03f      	beq.n	8003efc <HAL_ADC_IRQHandler+0x2d4>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8003e7c:	6a3b      	ldr	r3, [r7, #32]
 8003e7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d13a      	bne.n	8003efc <HAL_ADC_IRQHandler+0x2d4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e90:	2b40      	cmp	r3, #64	; 0x40
 8003e92:	d133      	bne.n	8003efc <HAL_ADC_IRQHandler+0x2d4>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003e94:	6a3b      	ldr	r3, [r7, #32]
 8003e96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d12e      	bne.n	8003efc <HAL_ADC_IRQHandler+0x2d4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7ff fb8d 	bl	80035c2 <LL_ADC_INJ_IsConversionOngoing>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d11a      	bne.n	8003ee4 <HAL_ADC_IRQHandler+0x2bc>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ebc:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d112      	bne.n	8003efc <HAL_ADC_IRQHandler+0x2d4>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eda:	f043 0201 	orr.w	r2, r3, #1
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	655a      	str	r2, [r3, #84]	; 0x54
 8003ee2:	e00b      	b.n	8003efc <HAL_ADC_IRQHandler+0x2d4>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee8:	f043 0210 	orr.w	r2, r3, #16
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ef4:	f043 0201 	orr.w	r2, r3, #1
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 fdbb 	bl	8004a78 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2260      	movs	r2, #96	; 0x60
 8003f08:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d011      	beq.n	8003f38 <HAL_ADC_IRQHandler+0x310>
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00c      	beq.n	8003f38 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f22:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f8a0 	bl	8004070 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2280      	movs	r2, #128	; 0x80
 8003f36:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d012      	beq.n	8003f68 <HAL_ADC_IRQHandler+0x340>
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00d      	beq.n	8003f68 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f50:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f000 fda1 	bl	8004aa0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f66:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d012      	beq.n	8003f98 <HAL_ADC_IRQHandler+0x370>
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00d      	beq.n	8003f98 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f80:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f000 fd93 	bl	8004ab4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f96:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	f003 0310 	and.w	r3, r3, #16
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d036      	beq.n	8004010 <HAL_ADC_IRQHandler+0x3e8>
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	f003 0310 	and.w	r3, r3, #16
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d031      	beq.n	8004010 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d102      	bne.n	8003fba <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	627b      	str	r3, [r7, #36]	; 0x24
 8003fb8:	e014      	b.n	8003fe4 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d008      	beq.n	8003fd2 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003fc0:	4825      	ldr	r0, [pc, #148]	; (8004058 <HAL_ADC_IRQHandler+0x430>)
 8003fc2:	f7ff fa05 	bl	80033d0 <LL_ADC_GetMultiDMATransfer>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00b      	beq.n	8003fe4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd0:	e008      	b.n	8003fe4 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	f003 0301 	and.w	r3, r3, #1
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d10e      	bne.n	8004008 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fee:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ffa:	f043 0202 	orr.w	r2, r3, #2
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f83e 	bl	8004084 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2210      	movs	r2, #16
 800400e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004016:	2b00      	cmp	r3, #0
 8004018:	d018      	beq.n	800404c <HAL_ADC_IRQHandler+0x424>
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004020:	2b00      	cmp	r3, #0
 8004022:	d013      	beq.n	800404c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004028:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004034:	f043 0208 	orr.w	r2, r3, #8
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004044:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 fd20 	bl	8004a8c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800404c:	bf00      	nop
 800404e:	3728      	adds	r7, #40	; 0x28
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	50040000 	.word	0x50040000
 8004058:	50040300 	.word	0x50040300

0800405c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004064:	bf00      	nop
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b0a6      	sub	sp, #152	; 0x98
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80040a8:	2300      	movs	r3, #0
 80040aa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d101      	bne.n	80040ba <HAL_ADC_ConfigChannel+0x22>
 80040b6:	2302      	movs	r3, #2
 80040b8:	e348      	b.n	800474c <HAL_ADC_ConfigChannel+0x6b4>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7ff fa54 	bl	8003574 <LL_ADC_REG_IsConversionOngoing>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f040 8329 	bne.w	8004726 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	2b05      	cmp	r3, #5
 80040da:	d824      	bhi.n	8004126 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	3b02      	subs	r3, #2
 80040e2:	2b03      	cmp	r3, #3
 80040e4:	d81b      	bhi.n	800411e <HAL_ADC_ConfigChannel+0x86>
 80040e6:	a201      	add	r2, pc, #4	; (adr r2, 80040ec <HAL_ADC_ConfigChannel+0x54>)
 80040e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ec:	080040fd 	.word	0x080040fd
 80040f0:	08004105 	.word	0x08004105
 80040f4:	0800410d 	.word	0x0800410d
 80040f8:	08004115 	.word	0x08004115
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	220c      	movs	r2, #12
 8004100:	605a      	str	r2, [r3, #4]
 8004102:	e011      	b.n	8004128 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	2212      	movs	r2, #18
 8004108:	605a      	str	r2, [r3, #4]
 800410a:	e00d      	b.n	8004128 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	2218      	movs	r2, #24
 8004110:	605a      	str	r2, [r3, #4]
 8004112:	e009      	b.n	8004128 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	f44f 7280 	mov.w	r2, #256	; 0x100
 800411a:	605a      	str	r2, [r3, #4]
 800411c:	e004      	b.n	8004128 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	2206      	movs	r2, #6
 8004122:	605a      	str	r2, [r3, #4]
 8004124:	e000      	b.n	8004128 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004126:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6818      	ldr	r0, [r3, #0]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	6859      	ldr	r1, [r3, #4]
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	461a      	mov	r2, r3
 8004136:	f7ff f8b4 	bl	80032a2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4618      	mov	r0, r3
 8004140:	f7ff fa18 	bl	8003574 <LL_ADC_REG_IsConversionOngoing>
 8004144:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff fa38 	bl	80035c2 <LL_ADC_INJ_IsConversionOngoing>
 8004152:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004156:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800415a:	2b00      	cmp	r3, #0
 800415c:	f040 8148 	bne.w	80043f0 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004160:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004164:	2b00      	cmp	r3, #0
 8004166:	f040 8143 	bne.w	80043f0 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6818      	ldr	r0, [r3, #0]
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	6819      	ldr	r1, [r3, #0]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	461a      	mov	r2, r3
 8004178:	f7ff f8cf 	bl	800331a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	695a      	ldr	r2, [r3, #20]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	08db      	lsrs	r3, r3, #3
 8004188:	f003 0303 	and.w	r3, r3, #3
 800418c:	005b      	lsls	r3, r3, #1
 800418e:	fa02 f303 	lsl.w	r3, r2, r3
 8004192:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	2b04      	cmp	r3, #4
 800419c:	d00a      	beq.n	80041b4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6818      	ldr	r0, [r3, #0]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	6919      	ldr	r1, [r3, #16]
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041ae:	f7ff f817 	bl	80031e0 <LL_ADC_SetOffset>
 80041b2:	e11d      	b.n	80043f0 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2100      	movs	r1, #0
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7ff f832 	bl	8003224 <LL_ADC_GetOffsetChannel>
 80041c0:	4603      	mov	r3, r0
 80041c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10a      	bne.n	80041e0 <HAL_ADC_ConfigChannel+0x148>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2100      	movs	r1, #0
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7ff f827 	bl	8003224 <LL_ADC_GetOffsetChannel>
 80041d6:	4603      	mov	r3, r0
 80041d8:	0e9b      	lsrs	r3, r3, #26
 80041da:	f003 021f 	and.w	r2, r3, #31
 80041de:	e012      	b.n	8004206 <HAL_ADC_ConfigChannel+0x16e>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2100      	movs	r1, #0
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7ff f81c 	bl	8003224 <LL_ADC_GetOffsetChannel>
 80041ec:	4603      	mov	r3, r0
 80041ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80041f6:	fa93 f3a3 	rbit	r3, r3
 80041fa:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80041fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041fe:	fab3 f383 	clz	r3, r3
 8004202:	b2db      	uxtb	r3, r3
 8004204:	461a      	mov	r2, r3
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800420e:	2b00      	cmp	r3, #0
 8004210:	d105      	bne.n	800421e <HAL_ADC_ConfigChannel+0x186>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	0e9b      	lsrs	r3, r3, #26
 8004218:	f003 031f 	and.w	r3, r3, #31
 800421c:	e00a      	b.n	8004234 <HAL_ADC_ConfigChannel+0x19c>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004224:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004226:	fa93 f3a3 	rbit	r3, r3
 800422a:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 800422c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800422e:	fab3 f383 	clz	r3, r3
 8004232:	b2db      	uxtb	r3, r3
 8004234:	429a      	cmp	r2, r3
 8004236:	d106      	bne.n	8004246 <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2200      	movs	r2, #0
 800423e:	2100      	movs	r1, #0
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff f803 	bl	800324c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2101      	movs	r1, #1
 800424c:	4618      	mov	r0, r3
 800424e:	f7fe ffe9 	bl	8003224 <LL_ADC_GetOffsetChannel>
 8004252:	4603      	mov	r3, r0
 8004254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10a      	bne.n	8004272 <HAL_ADC_ConfigChannel+0x1da>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2101      	movs	r1, #1
 8004262:	4618      	mov	r0, r3
 8004264:	f7fe ffde 	bl	8003224 <LL_ADC_GetOffsetChannel>
 8004268:	4603      	mov	r3, r0
 800426a:	0e9b      	lsrs	r3, r3, #26
 800426c:	f003 021f 	and.w	r2, r3, #31
 8004270:	e010      	b.n	8004294 <HAL_ADC_ConfigChannel+0x1fc>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2101      	movs	r1, #1
 8004278:	4618      	mov	r0, r3
 800427a:	f7fe ffd3 	bl	8003224 <LL_ADC_GetOffsetChannel>
 800427e:	4603      	mov	r3, r0
 8004280:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004282:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004284:	fa93 f3a3 	rbit	r3, r3
 8004288:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800428a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800428c:	fab3 f383 	clz	r3, r3
 8004290:	b2db      	uxtb	r3, r3
 8004292:	461a      	mov	r2, r3
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800429c:	2b00      	cmp	r3, #0
 800429e:	d105      	bne.n	80042ac <HAL_ADC_ConfigChannel+0x214>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	0e9b      	lsrs	r3, r3, #26
 80042a6:	f003 031f 	and.w	r3, r3, #31
 80042aa:	e00a      	b.n	80042c2 <HAL_ADC_ConfigChannel+0x22a>
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80042b4:	fa93 f3a3 	rbit	r3, r3
 80042b8:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80042ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042bc:	fab3 f383 	clz	r3, r3
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d106      	bne.n	80042d4 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2200      	movs	r2, #0
 80042cc:	2101      	movs	r1, #1
 80042ce:	4618      	mov	r0, r3
 80042d0:	f7fe ffbc 	bl	800324c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2102      	movs	r1, #2
 80042da:	4618      	mov	r0, r3
 80042dc:	f7fe ffa2 	bl	8003224 <LL_ADC_GetOffsetChannel>
 80042e0:	4603      	mov	r3, r0
 80042e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10a      	bne.n	8004300 <HAL_ADC_ConfigChannel+0x268>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2102      	movs	r1, #2
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fe ff97 	bl	8003224 <LL_ADC_GetOffsetChannel>
 80042f6:	4603      	mov	r3, r0
 80042f8:	0e9b      	lsrs	r3, r3, #26
 80042fa:	f003 021f 	and.w	r2, r3, #31
 80042fe:	e010      	b.n	8004322 <HAL_ADC_ConfigChannel+0x28a>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2102      	movs	r1, #2
 8004306:	4618      	mov	r0, r3
 8004308:	f7fe ff8c 	bl	8003224 <LL_ADC_GetOffsetChannel>
 800430c:	4603      	mov	r3, r0
 800430e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004310:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004312:	fa93 f3a3 	rbit	r3, r3
 8004316:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8004318:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800431a:	fab3 f383 	clz	r3, r3
 800431e:	b2db      	uxtb	r3, r3
 8004320:	461a      	mov	r2, r3
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800432a:	2b00      	cmp	r3, #0
 800432c:	d105      	bne.n	800433a <HAL_ADC_ConfigChannel+0x2a2>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	0e9b      	lsrs	r3, r3, #26
 8004334:	f003 031f 	and.w	r3, r3, #31
 8004338:	e00a      	b.n	8004350 <HAL_ADC_ConfigChannel+0x2b8>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004340:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004342:	fa93 f3a3 	rbit	r3, r3
 8004346:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004348:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800434a:	fab3 f383 	clz	r3, r3
 800434e:	b2db      	uxtb	r3, r3
 8004350:	429a      	cmp	r2, r3
 8004352:	d106      	bne.n	8004362 <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2200      	movs	r2, #0
 800435a:	2102      	movs	r1, #2
 800435c:	4618      	mov	r0, r3
 800435e:	f7fe ff75 	bl	800324c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2103      	movs	r1, #3
 8004368:	4618      	mov	r0, r3
 800436a:	f7fe ff5b 	bl	8003224 <LL_ADC_GetOffsetChannel>
 800436e:	4603      	mov	r3, r0
 8004370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004374:	2b00      	cmp	r3, #0
 8004376:	d10a      	bne.n	800438e <HAL_ADC_ConfigChannel+0x2f6>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2103      	movs	r1, #3
 800437e:	4618      	mov	r0, r3
 8004380:	f7fe ff50 	bl	8003224 <LL_ADC_GetOffsetChannel>
 8004384:	4603      	mov	r3, r0
 8004386:	0e9b      	lsrs	r3, r3, #26
 8004388:	f003 021f 	and.w	r2, r3, #31
 800438c:	e010      	b.n	80043b0 <HAL_ADC_ConfigChannel+0x318>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2103      	movs	r1, #3
 8004394:	4618      	mov	r0, r3
 8004396:	f7fe ff45 	bl	8003224 <LL_ADC_GetOffsetChannel>
 800439a:	4603      	mov	r3, r0
 800439c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043a0:	fa93 f3a3 	rbit	r3, r3
 80043a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80043a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043a8:	fab3 f383 	clz	r3, r3
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	461a      	mov	r2, r3
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d105      	bne.n	80043c8 <HAL_ADC_ConfigChannel+0x330>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	0e9b      	lsrs	r3, r3, #26
 80043c2:	f003 031f 	and.w	r3, r3, #31
 80043c6:	e00a      	b.n	80043de <HAL_ADC_ConfigChannel+0x346>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043d0:	fa93 f3a3 	rbit	r3, r3
 80043d4:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80043d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043d8:	fab3 f383 	clz	r3, r3
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	429a      	cmp	r2, r3
 80043e0:	d106      	bne.n	80043f0 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2200      	movs	r2, #0
 80043e8:	2103      	movs	r1, #3
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7fe ff2e 	bl	800324c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7ff f86f 	bl	80034d8 <LL_ADC_IsEnabled>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f040 810c 	bne.w	800461a <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6818      	ldr	r0, [r3, #0]
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	6819      	ldr	r1, [r3, #0]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	461a      	mov	r2, r3
 8004410:	f7fe ffac 	bl	800336c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	4aad      	ldr	r2, [pc, #692]	; (80046d0 <HAL_ADC_ConfigChannel+0x638>)
 800441a:	4293      	cmp	r3, r2
 800441c:	f040 80fd 	bne.w	800461a <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800442c:	2b00      	cmp	r3, #0
 800442e:	d10b      	bne.n	8004448 <HAL_ADC_ConfigChannel+0x3b0>
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	0e9b      	lsrs	r3, r3, #26
 8004436:	3301      	adds	r3, #1
 8004438:	f003 031f 	and.w	r3, r3, #31
 800443c:	2b09      	cmp	r3, #9
 800443e:	bf94      	ite	ls
 8004440:	2301      	movls	r3, #1
 8004442:	2300      	movhi	r3, #0
 8004444:	b2db      	uxtb	r3, r3
 8004446:	e012      	b.n	800446e <HAL_ADC_ConfigChannel+0x3d6>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800444e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004450:	fa93 f3a3 	rbit	r3, r3
 8004454:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004458:	fab3 f383 	clz	r3, r3
 800445c:	b2db      	uxtb	r3, r3
 800445e:	3301      	adds	r3, #1
 8004460:	f003 031f 	and.w	r3, r3, #31
 8004464:	2b09      	cmp	r3, #9
 8004466:	bf94      	ite	ls
 8004468:	2301      	movls	r3, #1
 800446a:	2300      	movhi	r3, #0
 800446c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800446e:	2b00      	cmp	r3, #0
 8004470:	d064      	beq.n	800453c <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800447a:	2b00      	cmp	r3, #0
 800447c:	d107      	bne.n	800448e <HAL_ADC_ConfigChannel+0x3f6>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	0e9b      	lsrs	r3, r3, #26
 8004484:	3301      	adds	r3, #1
 8004486:	069b      	lsls	r3, r3, #26
 8004488:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800448c:	e00e      	b.n	80044ac <HAL_ADC_ConfigChannel+0x414>
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004496:	fa93 f3a3 	rbit	r3, r3
 800449a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800449c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800449e:	fab3 f383 	clz	r3, r3
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	3301      	adds	r3, #1
 80044a6:	069b      	lsls	r3, r3, #26
 80044a8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d109      	bne.n	80044cc <HAL_ADC_ConfigChannel+0x434>
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	0e9b      	lsrs	r3, r3, #26
 80044be:	3301      	adds	r3, #1
 80044c0:	f003 031f 	and.w	r3, r3, #31
 80044c4:	2101      	movs	r1, #1
 80044c6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ca:	e010      	b.n	80044ee <HAL_ADC_ConfigChannel+0x456>
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d4:	fa93 f3a3 	rbit	r3, r3
 80044d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80044da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044dc:	fab3 f383 	clz	r3, r3
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	3301      	adds	r3, #1
 80044e4:	f003 031f 	and.w	r3, r3, #31
 80044e8:	2101      	movs	r1, #1
 80044ea:	fa01 f303 	lsl.w	r3, r1, r3
 80044ee:	ea42 0103 	orr.w	r1, r2, r3
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10a      	bne.n	8004514 <HAL_ADC_ConfigChannel+0x47c>
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	0e9b      	lsrs	r3, r3, #26
 8004504:	3301      	adds	r3, #1
 8004506:	f003 021f 	and.w	r2, r3, #31
 800450a:	4613      	mov	r3, r2
 800450c:	005b      	lsls	r3, r3, #1
 800450e:	4413      	add	r3, r2
 8004510:	051b      	lsls	r3, r3, #20
 8004512:	e011      	b.n	8004538 <HAL_ADC_ConfigChannel+0x4a0>
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800451c:	fa93 f3a3 	rbit	r3, r3
 8004520:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004524:	fab3 f383 	clz	r3, r3
 8004528:	b2db      	uxtb	r3, r3
 800452a:	3301      	adds	r3, #1
 800452c:	f003 021f 	and.w	r2, r3, #31
 8004530:	4613      	mov	r3, r2
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	4413      	add	r3, r2
 8004536:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004538:	430b      	orrs	r3, r1
 800453a:	e069      	b.n	8004610 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004544:	2b00      	cmp	r3, #0
 8004546:	d107      	bne.n	8004558 <HAL_ADC_ConfigChannel+0x4c0>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	0e9b      	lsrs	r3, r3, #26
 800454e:	3301      	adds	r3, #1
 8004550:	069b      	lsls	r3, r3, #26
 8004552:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004556:	e00e      	b.n	8004576 <HAL_ADC_ConfigChannel+0x4de>
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800455e:	6a3b      	ldr	r3, [r7, #32]
 8004560:	fa93 f3a3 	rbit	r3, r3
 8004564:	61fb      	str	r3, [r7, #28]
  return result;
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	fab3 f383 	clz	r3, r3
 800456c:	b2db      	uxtb	r3, r3
 800456e:	3301      	adds	r3, #1
 8004570:	069b      	lsls	r3, r3, #26
 8004572:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800457e:	2b00      	cmp	r3, #0
 8004580:	d109      	bne.n	8004596 <HAL_ADC_ConfigChannel+0x4fe>
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	0e9b      	lsrs	r3, r3, #26
 8004588:	3301      	adds	r3, #1
 800458a:	f003 031f 	and.w	r3, r3, #31
 800458e:	2101      	movs	r1, #1
 8004590:	fa01 f303 	lsl.w	r3, r1, r3
 8004594:	e010      	b.n	80045b8 <HAL_ADC_ConfigChannel+0x520>
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	fa93 f3a3 	rbit	r3, r3
 80045a2:	617b      	str	r3, [r7, #20]
  return result;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	fab3 f383 	clz	r3, r3
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	3301      	adds	r3, #1
 80045ae:	f003 031f 	and.w	r3, r3, #31
 80045b2:	2101      	movs	r1, #1
 80045b4:	fa01 f303 	lsl.w	r3, r1, r3
 80045b8:	ea42 0103 	orr.w	r1, r2, r3
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10d      	bne.n	80045e4 <HAL_ADC_ConfigChannel+0x54c>
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	0e9b      	lsrs	r3, r3, #26
 80045ce:	3301      	adds	r3, #1
 80045d0:	f003 021f 	and.w	r2, r3, #31
 80045d4:	4613      	mov	r3, r2
 80045d6:	005b      	lsls	r3, r3, #1
 80045d8:	4413      	add	r3, r2
 80045da:	3b1e      	subs	r3, #30
 80045dc:	051b      	lsls	r3, r3, #20
 80045de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80045e2:	e014      	b.n	800460e <HAL_ADC_ConfigChannel+0x576>
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	fa93 f3a3 	rbit	r3, r3
 80045f0:	60fb      	str	r3, [r7, #12]
  return result;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	fab3 f383 	clz	r3, r3
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	3301      	adds	r3, #1
 80045fc:	f003 021f 	and.w	r2, r3, #31
 8004600:	4613      	mov	r3, r2
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	4413      	add	r3, r2
 8004606:	3b1e      	subs	r3, #30
 8004608:	051b      	lsls	r3, r3, #20
 800460a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800460e:	430b      	orrs	r3, r1
 8004610:	683a      	ldr	r2, [r7, #0]
 8004612:	6892      	ldr	r2, [r2, #8]
 8004614:	4619      	mov	r1, r3
 8004616:	f7fe fe80 	bl	800331a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	4b2d      	ldr	r3, [pc, #180]	; (80046d4 <HAL_ADC_ConfigChannel+0x63c>)
 8004620:	4013      	ands	r3, r2
 8004622:	2b00      	cmp	r3, #0
 8004624:	f000 808c 	beq.w	8004740 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004628:	482b      	ldr	r0, [pc, #172]	; (80046d8 <HAL_ADC_ConfigChannel+0x640>)
 800462a:	f7fe fdcb 	bl	80031c4 <LL_ADC_GetCommonPathInternalCh>
 800462e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a29      	ldr	r2, [pc, #164]	; (80046dc <HAL_ADC_ConfigChannel+0x644>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d12b      	bne.n	8004694 <HAL_ADC_ConfigChannel+0x5fc>
 800463c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004640:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d125      	bne.n	8004694 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a24      	ldr	r2, [pc, #144]	; (80046e0 <HAL_ADC_ConfigChannel+0x648>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d004      	beq.n	800465c <HAL_ADC_ConfigChannel+0x5c4>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a23      	ldr	r2, [pc, #140]	; (80046e4 <HAL_ADC_ConfigChannel+0x64c>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d16e      	bne.n	800473a <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800465c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004660:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004664:	4619      	mov	r1, r3
 8004666:	481c      	ldr	r0, [pc, #112]	; (80046d8 <HAL_ADC_ConfigChannel+0x640>)
 8004668:	f7fe fd99 	bl	800319e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800466c:	4b1e      	ldr	r3, [pc, #120]	; (80046e8 <HAL_ADC_ConfigChannel+0x650>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	099b      	lsrs	r3, r3, #6
 8004672:	4a1e      	ldr	r2, [pc, #120]	; (80046ec <HAL_ADC_ConfigChannel+0x654>)
 8004674:	fba2 2303 	umull	r2, r3, r2, r3
 8004678:	099a      	lsrs	r2, r3, #6
 800467a:	4613      	mov	r3, r2
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	4413      	add	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004684:	e002      	b.n	800468c <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	3b01      	subs	r3, #1
 800468a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1f9      	bne.n	8004686 <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004692:	e052      	b.n	800473a <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a15      	ldr	r2, [pc, #84]	; (80046f0 <HAL_ADC_ConfigChannel+0x658>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d12a      	bne.n	80046f4 <HAL_ADC_ConfigChannel+0x65c>
 800469e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d124      	bne.n	80046f4 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a0c      	ldr	r2, [pc, #48]	; (80046e0 <HAL_ADC_ConfigChannel+0x648>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d004      	beq.n	80046be <HAL_ADC_ConfigChannel+0x626>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a0a      	ldr	r2, [pc, #40]	; (80046e4 <HAL_ADC_ConfigChannel+0x64c>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d13f      	bne.n	800473e <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80046be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046c6:	4619      	mov	r1, r3
 80046c8:	4803      	ldr	r0, [pc, #12]	; (80046d8 <HAL_ADC_ConfigChannel+0x640>)
 80046ca:	f7fe fd68 	bl	800319e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046ce:	e036      	b.n	800473e <HAL_ADC_ConfigChannel+0x6a6>
 80046d0:	407f0000 	.word	0x407f0000
 80046d4:	80080000 	.word	0x80080000
 80046d8:	50040300 	.word	0x50040300
 80046dc:	c7520000 	.word	0xc7520000
 80046e0:	50040000 	.word	0x50040000
 80046e4:	50040200 	.word	0x50040200
 80046e8:	20000004 	.word	0x20000004
 80046ec:	053e2d63 	.word	0x053e2d63
 80046f0:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a16      	ldr	r2, [pc, #88]	; (8004754 <HAL_ADC_ConfigChannel+0x6bc>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d120      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80046fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d11a      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a12      	ldr	r2, [pc, #72]	; (8004758 <HAL_ADC_ConfigChannel+0x6c0>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d115      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004714:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004718:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800471c:	4619      	mov	r1, r3
 800471e:	480f      	ldr	r0, [pc, #60]	; (800475c <HAL_ADC_ConfigChannel+0x6c4>)
 8004720:	f7fe fd3d 	bl	800319e <LL_ADC_SetCommonPathInternalCh>
 8004724:	e00c      	b.n	8004740 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800472a:	f043 0220 	orr.w	r2, r3, #32
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8004738:	e002      	b.n	8004740 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800473a:	bf00      	nop
 800473c:	e000      	b.n	8004740 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800473e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004748:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800474c:	4618      	mov	r0, r3
 800474e:	3798      	adds	r7, #152	; 0x98
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}
 8004754:	80000001 	.word	0x80000001
 8004758:	50040000 	.word	0x50040000
 800475c:	50040300 	.word	0x50040300

08004760 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b088      	sub	sp, #32
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800476a:	2300      	movs	r3, #0
 800476c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4618      	mov	r0, r3
 8004778:	f7fe fefc 	bl	8003574 <LL_ADC_REG_IsConversionOngoing>
 800477c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4618      	mov	r0, r3
 8004784:	f7fe ff1d 	bl	80035c2 <LL_ADC_INJ_IsConversionOngoing>
 8004788:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d103      	bne.n	8004798 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 8090 	beq.w	80048b8 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d02a      	beq.n	80047fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	7e5b      	ldrb	r3, [r3, #25]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d126      	bne.n	80047fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	7e1b      	ldrb	r3, [r3, #24]
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d122      	bne.n	80047fc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80047b6:	2301      	movs	r3, #1
 80047b8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80047ba:	e014      	b.n	80047e6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	4a41      	ldr	r2, [pc, #260]	; (80048c4 <ADC_ConversionStop+0x164>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d90d      	bls.n	80047e0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047c8:	f043 0210 	orr.w	r2, r3, #16
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d4:	f043 0201 	orr.w	r2, r3, #1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e06c      	b.n	80048ba <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	3301      	adds	r3, #1
 80047e4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f0:	2b40      	cmp	r3, #64	; 0x40
 80047f2:	d1e3      	bne.n	80047bc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2240      	movs	r2, #64	; 0x40
 80047fa:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d014      	beq.n	800482c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4618      	mov	r0, r3
 8004808:	f7fe feb4 	bl	8003574 <LL_ADC_REG_IsConversionOngoing>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00c      	beq.n	800482c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4618      	mov	r0, r3
 8004818:	f7fe fe71 	bl	80034fe <LL_ADC_IsDisableOngoing>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d104      	bne.n	800482c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f7fe fe90 	bl	800354c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d014      	beq.n	800485c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4618      	mov	r0, r3
 8004838:	f7fe fec3 	bl	80035c2 <LL_ADC_INJ_IsConversionOngoing>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00c      	beq.n	800485c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4618      	mov	r0, r3
 8004848:	f7fe fe59 	bl	80034fe <LL_ADC_IsDisableOngoing>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d104      	bne.n	800485c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4618      	mov	r0, r3
 8004858:	f7fe fe9f 	bl	800359a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	2b02      	cmp	r3, #2
 8004860:	d004      	beq.n	800486c <ADC_ConversionStop+0x10c>
 8004862:	2b03      	cmp	r3, #3
 8004864:	d105      	bne.n	8004872 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004866:	230c      	movs	r3, #12
 8004868:	617b      	str	r3, [r7, #20]
        break;
 800486a:	e005      	b.n	8004878 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800486c:	2308      	movs	r3, #8
 800486e:	617b      	str	r3, [r7, #20]
        break;
 8004870:	e002      	b.n	8004878 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004872:	2304      	movs	r3, #4
 8004874:	617b      	str	r3, [r7, #20]
        break;
 8004876:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004878:	f7fe fc50 	bl	800311c <HAL_GetTick>
 800487c:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800487e:	e014      	b.n	80048aa <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004880:	f7fe fc4c 	bl	800311c <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b05      	cmp	r3, #5
 800488c:	d90d      	bls.n	80048aa <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004892:	f043 0210 	orr.w	r2, r3, #16
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489e:	f043 0201 	orr.w	r2, r3, #1
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e007      	b.n	80048ba <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	689a      	ldr	r2, [r3, #8]
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	4013      	ands	r3, r2
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1e3      	bne.n	8004880 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3720      	adds	r7, #32
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	a33fffff 	.word	0xa33fffff

080048c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7fe fdff 	bl	80034d8 <LL_ADC_IsEnabled>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d146      	bne.n	800496e <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689a      	ldr	r2, [r3, #8]
 80048e6:	4b24      	ldr	r3, [pc, #144]	; (8004978 <ADC_Enable+0xb0>)
 80048e8:	4013      	ands	r3, r2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00d      	beq.n	800490a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f2:	f043 0210 	orr.w	r2, r3, #16
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048fe:	f043 0201 	orr.w	r2, r3, #1
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e032      	b.n	8004970 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4618      	mov	r0, r3
 8004910:	f7fe fdba 	bl	8003488 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004914:	f7fe fc02 	bl	800311c <HAL_GetTick>
 8004918:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800491a:	e021      	b.n	8004960 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4618      	mov	r0, r3
 8004922:	f7fe fdd9 	bl	80034d8 <LL_ADC_IsEnabled>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d104      	bne.n	8004936 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4618      	mov	r0, r3
 8004932:	f7fe fda9 	bl	8003488 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004936:	f7fe fbf1 	bl	800311c <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	2b02      	cmp	r3, #2
 8004942:	d90d      	bls.n	8004960 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004948:	f043 0210 	orr.w	r2, r3, #16
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004954:	f043 0201 	orr.w	r2, r3, #1
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e007      	b.n	8004970 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	2b01      	cmp	r3, #1
 800496c:	d1d6      	bne.n	800491c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	8000003f 	.word	0x8000003f

0800497c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4618      	mov	r0, r3
 800498a:	f7fe fdb8 	bl	80034fe <LL_ADC_IsDisableOngoing>
 800498e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4618      	mov	r0, r3
 8004996:	f7fe fd9f 	bl	80034d8 <LL_ADC_IsEnabled>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d040      	beq.n	8004a22 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d13d      	bne.n	8004a22 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f003 030d 	and.w	r3, r3, #13
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d10c      	bne.n	80049ce <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7fe fd79 	bl	80034b0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2203      	movs	r2, #3
 80049c4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80049c6:	f7fe fba9 	bl	800311c <HAL_GetTick>
 80049ca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80049cc:	e022      	b.n	8004a14 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d2:	f043 0210 	orr.w	r2, r3, #16
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049de:	f043 0201 	orr.w	r2, r3, #1
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e01c      	b.n	8004a24 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80049ea:	f7fe fb97 	bl	800311c <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d90d      	bls.n	8004a14 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fc:	f043 0210 	orr.w	r2, r3, #16
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a08:	f043 0201 	orr.w	r2, r3, #1
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e007      	b.n	8004a24 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1e3      	bne.n	80049ea <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <LL_ADC_IsEnabled>:
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d101      	bne.n	8004a44 <LL_ADC_IsEnabled+0x18>
 8004a40:	2301      	movs	r3, #1
 8004a42:	e000      	b.n	8004a46 <LL_ADC_IsEnabled+0x1a>
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <LL_ADC_REG_IsConversionOngoing>:
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 0304 	and.w	r3, r3, #4
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	d101      	bne.n	8004a6a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004a66:	2301      	movs	r3, #1
 8004a68:	e000      	b.n	8004a6c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004a94:	bf00      	nop
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004ad0:	bf00      	nop
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004adc:	b590      	push	{r4, r7, lr}
 8004ade:	b09f      	sub	sp, #124	; 0x7c
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d101      	bne.n	8004afa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004af6:	2302      	movs	r3, #2
 8004af8:	e08f      	b.n	8004c1a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a47      	ldr	r2, [pc, #284]	; (8004c24 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d102      	bne.n	8004b12 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004b0c:	4b46      	ldr	r3, [pc, #280]	; (8004c28 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004b0e:	60bb      	str	r3, [r7, #8]
 8004b10:	e001      	b.n	8004b16 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004b12:	2300      	movs	r3, #0
 8004b14:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10b      	bne.n	8004b34 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b20:	f043 0220 	orr.w	r2, r3, #32
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e072      	b.n	8004c1a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7ff ff8b 	bl	8004a52 <LL_ADC_REG_IsConversionOngoing>
 8004b3c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7ff ff85 	bl	8004a52 <LL_ADC_REG_IsConversionOngoing>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d154      	bne.n	8004bf8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004b4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d151      	bne.n	8004bf8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004b54:	4b35      	ldr	r3, [pc, #212]	; (8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004b56:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d02c      	beq.n	8004bba <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	6859      	ldr	r1, [r3, #4]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b72:	035b      	lsls	r3, r3, #13
 8004b74:	430b      	orrs	r3, r1
 8004b76:	431a      	orrs	r2, r3
 8004b78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b7a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b7c:	4829      	ldr	r0, [pc, #164]	; (8004c24 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004b7e:	f7ff ff55 	bl	8004a2c <LL_ADC_IsEnabled>
 8004b82:	4604      	mov	r4, r0
 8004b84:	4828      	ldr	r0, [pc, #160]	; (8004c28 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004b86:	f7ff ff51 	bl	8004a2c <LL_ADC_IsEnabled>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	431c      	orrs	r4, r3
 8004b8e:	4828      	ldr	r0, [pc, #160]	; (8004c30 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004b90:	f7ff ff4c 	bl	8004a2c <LL_ADC_IsEnabled>
 8004b94:	4603      	mov	r3, r0
 8004b96:	4323      	orrs	r3, r4
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d137      	bne.n	8004c0c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004b9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004ba4:	f023 030f 	bic.w	r3, r3, #15
 8004ba8:	683a      	ldr	r2, [r7, #0]
 8004baa:	6811      	ldr	r1, [r2, #0]
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	6892      	ldr	r2, [r2, #8]
 8004bb0:	430a      	orrs	r2, r1
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bb6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bb8:	e028      	b.n	8004c0c <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004bba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bc4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bc6:	4817      	ldr	r0, [pc, #92]	; (8004c24 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004bc8:	f7ff ff30 	bl	8004a2c <LL_ADC_IsEnabled>
 8004bcc:	4604      	mov	r4, r0
 8004bce:	4816      	ldr	r0, [pc, #88]	; (8004c28 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004bd0:	f7ff ff2c 	bl	8004a2c <LL_ADC_IsEnabled>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	431c      	orrs	r4, r3
 8004bd8:	4815      	ldr	r0, [pc, #84]	; (8004c30 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004bda:	f7ff ff27 	bl	8004a2c <LL_ADC_IsEnabled>
 8004bde:	4603      	mov	r3, r0
 8004be0:	4323      	orrs	r3, r4
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d112      	bne.n	8004c0c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004be6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004bee:	f023 030f 	bic.w	r3, r3, #15
 8004bf2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004bf4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bf6:	e009      	b.n	8004c0c <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bfc:	f043 0220 	orr.w	r2, r3, #32
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004c0a:	e000      	b.n	8004c0e <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c0c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004c16:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	377c      	adds	r7, #124	; 0x7c
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd90      	pop	{r4, r7, pc}
 8004c22:	bf00      	nop
 8004c24:	50040000 	.word	0x50040000
 8004c28:	50040100 	.word	0x50040100
 8004c2c:	50040300 	.word	0x50040300
 8004c30:	50040200 	.word	0x50040200

08004c34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f003 0307 	and.w	r3, r3, #7
 8004c42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c44:	4b0c      	ldr	r3, [pc, #48]	; (8004c78 <__NVIC_SetPriorityGrouping+0x44>)
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c50:	4013      	ands	r3, r2
 8004c52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c66:	4a04      	ldr	r2, [pc, #16]	; (8004c78 <__NVIC_SetPriorityGrouping+0x44>)
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	60d3      	str	r3, [r2, #12]
}
 8004c6c:	bf00      	nop
 8004c6e:	3714      	adds	r7, #20
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	e000ed00 	.word	0xe000ed00

08004c7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c80:	4b04      	ldr	r3, [pc, #16]	; (8004c94 <__NVIC_GetPriorityGrouping+0x18>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	0a1b      	lsrs	r3, r3, #8
 8004c86:	f003 0307 	and.w	r3, r3, #7
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	e000ed00 	.word	0xe000ed00

08004c98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	db0b      	blt.n	8004cc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004caa:	79fb      	ldrb	r3, [r7, #7]
 8004cac:	f003 021f 	and.w	r2, r3, #31
 8004cb0:	4907      	ldr	r1, [pc, #28]	; (8004cd0 <__NVIC_EnableIRQ+0x38>)
 8004cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb6:	095b      	lsrs	r3, r3, #5
 8004cb8:	2001      	movs	r0, #1
 8004cba:	fa00 f202 	lsl.w	r2, r0, r2
 8004cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cc2:	bf00      	nop
 8004cc4:	370c      	adds	r7, #12
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	e000e100 	.word	0xe000e100

08004cd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	4603      	mov	r3, r0
 8004cdc:	6039      	str	r1, [r7, #0]
 8004cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	db0a      	blt.n	8004cfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	b2da      	uxtb	r2, r3
 8004cec:	490c      	ldr	r1, [pc, #48]	; (8004d20 <__NVIC_SetPriority+0x4c>)
 8004cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf2:	0112      	lsls	r2, r2, #4
 8004cf4:	b2d2      	uxtb	r2, r2
 8004cf6:	440b      	add	r3, r1
 8004cf8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004cfc:	e00a      	b.n	8004d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	4908      	ldr	r1, [pc, #32]	; (8004d24 <__NVIC_SetPriority+0x50>)
 8004d04:	79fb      	ldrb	r3, [r7, #7]
 8004d06:	f003 030f 	and.w	r3, r3, #15
 8004d0a:	3b04      	subs	r3, #4
 8004d0c:	0112      	lsls	r2, r2, #4
 8004d0e:	b2d2      	uxtb	r2, r2
 8004d10:	440b      	add	r3, r1
 8004d12:	761a      	strb	r2, [r3, #24]
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	e000e100 	.word	0xe000e100
 8004d24:	e000ed00 	.word	0xe000ed00

08004d28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b089      	sub	sp, #36	; 0x24
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f003 0307 	and.w	r3, r3, #7
 8004d3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	f1c3 0307 	rsb	r3, r3, #7
 8004d42:	2b04      	cmp	r3, #4
 8004d44:	bf28      	it	cs
 8004d46:	2304      	movcs	r3, #4
 8004d48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	3304      	adds	r3, #4
 8004d4e:	2b06      	cmp	r3, #6
 8004d50:	d902      	bls.n	8004d58 <NVIC_EncodePriority+0x30>
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	3b03      	subs	r3, #3
 8004d56:	e000      	b.n	8004d5a <NVIC_EncodePriority+0x32>
 8004d58:	2300      	movs	r3, #0
 8004d5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	fa02 f303 	lsl.w	r3, r2, r3
 8004d66:	43da      	mvns	r2, r3
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	401a      	ands	r2, r3
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d70:	f04f 31ff 	mov.w	r1, #4294967295
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	fa01 f303 	lsl.w	r3, r1, r3
 8004d7a:	43d9      	mvns	r1, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d80:	4313      	orrs	r3, r2
         );
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3724      	adds	r7, #36	; 0x24
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
	...

08004d90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b082      	sub	sp, #8
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004da0:	d301      	bcc.n	8004da6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004da2:	2301      	movs	r3, #1
 8004da4:	e00f      	b.n	8004dc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004da6:	4a0a      	ldr	r2, [pc, #40]	; (8004dd0 <SysTick_Config+0x40>)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	3b01      	subs	r3, #1
 8004dac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004dae:	210f      	movs	r1, #15
 8004db0:	f04f 30ff 	mov.w	r0, #4294967295
 8004db4:	f7ff ff8e 	bl	8004cd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004db8:	4b05      	ldr	r3, [pc, #20]	; (8004dd0 <SysTick_Config+0x40>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004dbe:	4b04      	ldr	r3, [pc, #16]	; (8004dd0 <SysTick_Config+0x40>)
 8004dc0:	2207      	movs	r2, #7
 8004dc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3708      	adds	r7, #8
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	e000e010 	.word	0xe000e010

08004dd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f7ff ff29 	bl	8004c34 <__NVIC_SetPriorityGrouping>
}
 8004de2:	bf00      	nop
 8004de4:	3708      	adds	r7, #8
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b086      	sub	sp, #24
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	4603      	mov	r3, r0
 8004df2:	60b9      	str	r1, [r7, #8]
 8004df4:	607a      	str	r2, [r7, #4]
 8004df6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004dfc:	f7ff ff3e 	bl	8004c7c <__NVIC_GetPriorityGrouping>
 8004e00:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	68b9      	ldr	r1, [r7, #8]
 8004e06:	6978      	ldr	r0, [r7, #20]
 8004e08:	f7ff ff8e 	bl	8004d28 <NVIC_EncodePriority>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e12:	4611      	mov	r1, r2
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7ff ff5d 	bl	8004cd4 <__NVIC_SetPriority>
}
 8004e1a:	bf00      	nop
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b082      	sub	sp, #8
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	4603      	mov	r3, r0
 8004e2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e30:	4618      	mov	r0, r3
 8004e32:	f7ff ff31 	bl	8004c98 <__NVIC_EnableIRQ>
}
 8004e36:	bf00      	nop
 8004e38:	3708      	adds	r7, #8
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e3e:	b580      	push	{r7, lr}
 8004e40:	b082      	sub	sp, #8
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7ff ffa2 	bl	8004d90 <SysTick_Config>
 8004e4c:	4603      	mov	r3, r0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b087      	sub	sp, #28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e62:	2300      	movs	r3, #0
 8004e64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e66:	e17f      	b.n	8005168 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	fa01 f303 	lsl.w	r3, r1, r3
 8004e74:	4013      	ands	r3, r2
 8004e76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	f000 8171 	beq.w	8005162 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d003      	beq.n	8004e90 <HAL_GPIO_Init+0x38>
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	2b12      	cmp	r3, #18
 8004e8e:	d123      	bne.n	8004ed8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	08da      	lsrs	r2, r3, #3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	3208      	adds	r2, #8
 8004e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	f003 0307 	and.w	r3, r3, #7
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	220f      	movs	r2, #15
 8004ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eac:	43db      	mvns	r3, r3
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	691a      	ldr	r2, [r3, #16]
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	f003 0307 	and.w	r3, r3, #7
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	08da      	lsrs	r2, r3, #3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	3208      	adds	r2, #8
 8004ed2:	6939      	ldr	r1, [r7, #16]
 8004ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	005b      	lsls	r3, r3, #1
 8004ee2:	2203      	movs	r2, #3
 8004ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee8:	43db      	mvns	r3, r3
 8004eea:	693a      	ldr	r2, [r7, #16]
 8004eec:	4013      	ands	r3, r2
 8004eee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 0203 	and.w	r2, r3, #3
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	005b      	lsls	r3, r3, #1
 8004efc:	fa02 f303 	lsl.w	r3, r2, r3
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d00b      	beq.n	8004f2c <HAL_GPIO_Init+0xd4>
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d007      	beq.n	8004f2c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f20:	2b11      	cmp	r3, #17
 8004f22:	d003      	beq.n	8004f2c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	2b12      	cmp	r3, #18
 8004f2a:	d130      	bne.n	8004f8e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	005b      	lsls	r3, r3, #1
 8004f36:	2203      	movs	r2, #3
 8004f38:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3c:	43db      	mvns	r3, r3
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	4013      	ands	r3, r2
 8004f42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	68da      	ldr	r2, [r3, #12]
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	005b      	lsls	r3, r3, #1
 8004f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f62:	2201      	movs	r2, #1
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6a:	43db      	mvns	r3, r3
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	4013      	ands	r3, r2
 8004f70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	091b      	lsrs	r3, r3, #4
 8004f78:	f003 0201 	and.w	r2, r3, #1
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f82:	693a      	ldr	r2, [r7, #16]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	2b03      	cmp	r3, #3
 8004f98:	d118      	bne.n	8004fcc <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa8:	43db      	mvns	r3, r3
 8004faa:	693a      	ldr	r2, [r7, #16]
 8004fac:	4013      	ands	r3, r2
 8004fae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	08db      	lsrs	r3, r3, #3
 8004fb6:	f003 0201 	and.w	r2, r3, #1
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	2203      	movs	r2, #3
 8004fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fdc:	43db      	mvns	r3, r3
 8004fde:	693a      	ldr	r2, [r7, #16]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	689a      	ldr	r2, [r3, #8]
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	005b      	lsls	r3, r3, #1
 8004fec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005004:	2b00      	cmp	r3, #0
 8005006:	f000 80ac 	beq.w	8005162 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800500a:	4b5e      	ldr	r3, [pc, #376]	; (8005184 <HAL_GPIO_Init+0x32c>)
 800500c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800500e:	4a5d      	ldr	r2, [pc, #372]	; (8005184 <HAL_GPIO_Init+0x32c>)
 8005010:	f043 0301 	orr.w	r3, r3, #1
 8005014:	6613      	str	r3, [r2, #96]	; 0x60
 8005016:	4b5b      	ldr	r3, [pc, #364]	; (8005184 <HAL_GPIO_Init+0x32c>)
 8005018:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	60bb      	str	r3, [r7, #8]
 8005020:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005022:	4a59      	ldr	r2, [pc, #356]	; (8005188 <HAL_GPIO_Init+0x330>)
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	089b      	lsrs	r3, r3, #2
 8005028:	3302      	adds	r3, #2
 800502a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800502e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	f003 0303 	and.w	r3, r3, #3
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	220f      	movs	r2, #15
 800503a:	fa02 f303 	lsl.w	r3, r2, r3
 800503e:	43db      	mvns	r3, r3
 8005040:	693a      	ldr	r2, [r7, #16]
 8005042:	4013      	ands	r3, r2
 8005044:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800504c:	d025      	beq.n	800509a <HAL_GPIO_Init+0x242>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a4e      	ldr	r2, [pc, #312]	; (800518c <HAL_GPIO_Init+0x334>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d01f      	beq.n	8005096 <HAL_GPIO_Init+0x23e>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a4d      	ldr	r2, [pc, #308]	; (8005190 <HAL_GPIO_Init+0x338>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d019      	beq.n	8005092 <HAL_GPIO_Init+0x23a>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a4c      	ldr	r2, [pc, #304]	; (8005194 <HAL_GPIO_Init+0x33c>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d013      	beq.n	800508e <HAL_GPIO_Init+0x236>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a4b      	ldr	r2, [pc, #300]	; (8005198 <HAL_GPIO_Init+0x340>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d00d      	beq.n	800508a <HAL_GPIO_Init+0x232>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a4a      	ldr	r2, [pc, #296]	; (800519c <HAL_GPIO_Init+0x344>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d007      	beq.n	8005086 <HAL_GPIO_Init+0x22e>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a49      	ldr	r2, [pc, #292]	; (80051a0 <HAL_GPIO_Init+0x348>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d101      	bne.n	8005082 <HAL_GPIO_Init+0x22a>
 800507e:	2306      	movs	r3, #6
 8005080:	e00c      	b.n	800509c <HAL_GPIO_Init+0x244>
 8005082:	2307      	movs	r3, #7
 8005084:	e00a      	b.n	800509c <HAL_GPIO_Init+0x244>
 8005086:	2305      	movs	r3, #5
 8005088:	e008      	b.n	800509c <HAL_GPIO_Init+0x244>
 800508a:	2304      	movs	r3, #4
 800508c:	e006      	b.n	800509c <HAL_GPIO_Init+0x244>
 800508e:	2303      	movs	r3, #3
 8005090:	e004      	b.n	800509c <HAL_GPIO_Init+0x244>
 8005092:	2302      	movs	r3, #2
 8005094:	e002      	b.n	800509c <HAL_GPIO_Init+0x244>
 8005096:	2301      	movs	r3, #1
 8005098:	e000      	b.n	800509c <HAL_GPIO_Init+0x244>
 800509a:	2300      	movs	r3, #0
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	f002 0203 	and.w	r2, r2, #3
 80050a2:	0092      	lsls	r2, r2, #2
 80050a4:	4093      	lsls	r3, r2
 80050a6:	693a      	ldr	r2, [r7, #16]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80050ac:	4936      	ldr	r1, [pc, #216]	; (8005188 <HAL_GPIO_Init+0x330>)
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	089b      	lsrs	r3, r3, #2
 80050b2:	3302      	adds	r3, #2
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80050ba:	4b3a      	ldr	r3, [pc, #232]	; (80051a4 <HAL_GPIO_Init+0x34c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	43db      	mvns	r3, r3
 80050c4:	693a      	ldr	r2, [r7, #16]
 80050c6:	4013      	ands	r3, r2
 80050c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4313      	orrs	r3, r2
 80050dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050de:	4a31      	ldr	r2, [pc, #196]	; (80051a4 <HAL_GPIO_Init+0x34c>)
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80050e4:	4b2f      	ldr	r3, [pc, #188]	; (80051a4 <HAL_GPIO_Init+0x34c>)
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	43db      	mvns	r3, r3
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	4013      	ands	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	4313      	orrs	r3, r2
 8005106:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005108:	4a26      	ldr	r2, [pc, #152]	; (80051a4 <HAL_GPIO_Init+0x34c>)
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800510e:	4b25      	ldr	r3, [pc, #148]	; (80051a4 <HAL_GPIO_Init+0x34c>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	43db      	mvns	r3, r3
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	4013      	ands	r3, r2
 800511c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	4313      	orrs	r3, r2
 8005130:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005132:	4a1c      	ldr	r2, [pc, #112]	; (80051a4 <HAL_GPIO_Init+0x34c>)
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005138:	4b1a      	ldr	r3, [pc, #104]	; (80051a4 <HAL_GPIO_Init+0x34c>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	43db      	mvns	r3, r3
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	4013      	ands	r3, r2
 8005146:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800515c:	4a11      	ldr	r2, [pc, #68]	; (80051a4 <HAL_GPIO_Init+0x34c>)
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	3301      	adds	r3, #1
 8005166:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	fa22 f303 	lsr.w	r3, r2, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	f47f ae78 	bne.w	8004e68 <HAL_GPIO_Init+0x10>
  }
}
 8005178:	bf00      	nop
 800517a:	371c      	adds	r7, #28
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr
 8005184:	40021000 	.word	0x40021000
 8005188:	40010000 	.word	0x40010000
 800518c:	48000400 	.word	0x48000400
 8005190:	48000800 	.word	0x48000800
 8005194:	48000c00 	.word	0x48000c00
 8005198:	48001000 	.word	0x48001000
 800519c:	48001400 	.word	0x48001400
 80051a0:	48001800 	.word	0x48001800
 80051a4:	40010400 	.word	0x40010400

080051a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	691a      	ldr	r2, [r3, #16]
 80051b8:	887b      	ldrh	r3, [r7, #2]
 80051ba:	4013      	ands	r3, r2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d002      	beq.n	80051c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80051c0:	2301      	movs	r3, #1
 80051c2:	73fb      	strb	r3, [r7, #15]
 80051c4:	e001      	b.n	80051ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80051c6:	2300      	movs	r3, #0
 80051c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80051ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3714      	adds	r7, #20
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	460b      	mov	r3, r1
 80051e2:	807b      	strh	r3, [r7, #2]
 80051e4:	4613      	mov	r3, r2
 80051e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80051e8:	787b      	ldrb	r3, [r7, #1]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80051ee:	887a      	ldrh	r2, [r7, #2]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80051f4:	e002      	b.n	80051fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80051f6:	887a      	ldrh	r2, [r7, #2]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr

08005208 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	460b      	mov	r3, r1
 8005212:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	695a      	ldr	r2, [r3, #20]
 8005218:	887b      	ldrh	r3, [r7, #2]
 800521a:	4013      	ands	r3, r2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d003      	beq.n	8005228 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005220:	887a      	ldrh	r2, [r7, #2]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8005226:	e002      	b.n	800522e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005228:	887a      	ldrh	r2, [r7, #2]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	619a      	str	r2, [r3, #24]
}
 800522e:	bf00      	nop
 8005230:	370c      	adds	r7, #12
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr

0800523a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800523a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800523c:	b08f      	sub	sp, #60	; 0x3c
 800523e:	af0a      	add	r7, sp, #40	; 0x28
 8005240:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d101      	bne.n	800524c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e054      	b.n	80052f6 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d106      	bne.n	800526c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f006 ff16 	bl	800c098 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2203      	movs	r2, #3
 8005270:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800527c:	2b00      	cmp	r3, #0
 800527e:	d102      	bne.n	8005286 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4618      	mov	r0, r3
 800528c:	f005 f8aa 	bl	800a3e4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	603b      	str	r3, [r7, #0]
 8005296:	687e      	ldr	r6, [r7, #4]
 8005298:	466d      	mov	r5, sp
 800529a:	f106 0410 	add.w	r4, r6, #16
 800529e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052a6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80052aa:	e885 0003 	stmia.w	r5, {r0, r1}
 80052ae:	1d33      	adds	r3, r6, #4
 80052b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052b2:	6838      	ldr	r0, [r7, #0]
 80052b4:	f005 f833 	bl	800a31e <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2101      	movs	r1, #1
 80052be:	4618      	mov	r0, r3
 80052c0:	f005 f8a1 	bl	800a406 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	603b      	str	r3, [r7, #0]
 80052ca:	687e      	ldr	r6, [r7, #4]
 80052cc:	466d      	mov	r5, sp
 80052ce:	f106 0410 	add.w	r4, r6, #16
 80052d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80052de:	e885 0003 	stmia.w	r5, {r0, r1}
 80052e2:	1d33      	adds	r3, r6, #4
 80052e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052e6:	6838      	ldr	r0, [r7, #0]
 80052e8:	f005 f9b0 	bl	800a64c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3714      	adds	r7, #20
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080052fe <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80052fe:	b590      	push	{r4, r7, lr}
 8005300:	b089      	sub	sp, #36	; 0x24
 8005302:	af04      	add	r7, sp, #16
 8005304:	6078      	str	r0, [r7, #4]
 8005306:	4608      	mov	r0, r1
 8005308:	4611      	mov	r1, r2
 800530a:	461a      	mov	r2, r3
 800530c:	4603      	mov	r3, r0
 800530e:	70fb      	strb	r3, [r7, #3]
 8005310:	460b      	mov	r3, r1
 8005312:	70bb      	strb	r3, [r7, #2]
 8005314:	4613      	mov	r3, r2
 8005316:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800531e:	2b01      	cmp	r3, #1
 8005320:	d101      	bne.n	8005326 <HAL_HCD_HC_Init+0x28>
 8005322:	2302      	movs	r3, #2
 8005324:	e07f      	b.n	8005426 <HAL_HCD_HC_Init+0x128>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800532e:	78fa      	ldrb	r2, [r7, #3]
 8005330:	6879      	ldr	r1, [r7, #4]
 8005332:	4613      	mov	r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	4413      	add	r3, r2
 8005338:	00db      	lsls	r3, r3, #3
 800533a:	440b      	add	r3, r1
 800533c:	333d      	adds	r3, #61	; 0x3d
 800533e:	2200      	movs	r2, #0
 8005340:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005342:	78fa      	ldrb	r2, [r7, #3]
 8005344:	6879      	ldr	r1, [r7, #4]
 8005346:	4613      	mov	r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	4413      	add	r3, r2
 800534c:	00db      	lsls	r3, r3, #3
 800534e:	440b      	add	r3, r1
 8005350:	3338      	adds	r3, #56	; 0x38
 8005352:	787a      	ldrb	r2, [r7, #1]
 8005354:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8005356:	78fa      	ldrb	r2, [r7, #3]
 8005358:	6879      	ldr	r1, [r7, #4]
 800535a:	4613      	mov	r3, r2
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	4413      	add	r3, r2
 8005360:	00db      	lsls	r3, r3, #3
 8005362:	440b      	add	r3, r1
 8005364:	3340      	adds	r3, #64	; 0x40
 8005366:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005368:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800536a:	78fa      	ldrb	r2, [r7, #3]
 800536c:	6879      	ldr	r1, [r7, #4]
 800536e:	4613      	mov	r3, r2
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	4413      	add	r3, r2
 8005374:	00db      	lsls	r3, r3, #3
 8005376:	440b      	add	r3, r1
 8005378:	3339      	adds	r3, #57	; 0x39
 800537a:	78fa      	ldrb	r2, [r7, #3]
 800537c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800537e:	78fa      	ldrb	r2, [r7, #3]
 8005380:	6879      	ldr	r1, [r7, #4]
 8005382:	4613      	mov	r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	4413      	add	r3, r2
 8005388:	00db      	lsls	r3, r3, #3
 800538a:	440b      	add	r3, r1
 800538c:	333f      	adds	r3, #63	; 0x3f
 800538e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005392:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005394:	78fa      	ldrb	r2, [r7, #3]
 8005396:	78bb      	ldrb	r3, [r7, #2]
 8005398:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800539c:	b2d8      	uxtb	r0, r3
 800539e:	6879      	ldr	r1, [r7, #4]
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	00db      	lsls	r3, r3, #3
 80053a8:	440b      	add	r3, r1
 80053aa:	333a      	adds	r3, #58	; 0x3a
 80053ac:	4602      	mov	r2, r0
 80053ae:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80053b0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	da0a      	bge.n	80053ce <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80053b8:	78fa      	ldrb	r2, [r7, #3]
 80053ba:	6879      	ldr	r1, [r7, #4]
 80053bc:	4613      	mov	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4413      	add	r3, r2
 80053c2:	00db      	lsls	r3, r3, #3
 80053c4:	440b      	add	r3, r1
 80053c6:	333b      	adds	r3, #59	; 0x3b
 80053c8:	2201      	movs	r2, #1
 80053ca:	701a      	strb	r2, [r3, #0]
 80053cc:	e009      	b.n	80053e2 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80053ce:	78fa      	ldrb	r2, [r7, #3]
 80053d0:	6879      	ldr	r1, [r7, #4]
 80053d2:	4613      	mov	r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	4413      	add	r3, r2
 80053d8:	00db      	lsls	r3, r3, #3
 80053da:	440b      	add	r3, r1
 80053dc:	333b      	adds	r3, #59	; 0x3b
 80053de:	2200      	movs	r2, #0
 80053e0:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80053e2:	78fa      	ldrb	r2, [r7, #3]
 80053e4:	6879      	ldr	r1, [r7, #4]
 80053e6:	4613      	mov	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	4413      	add	r3, r2
 80053ec:	00db      	lsls	r3, r3, #3
 80053ee:	440b      	add	r3, r1
 80053f0:	333c      	adds	r3, #60	; 0x3c
 80053f2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80053f6:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6818      	ldr	r0, [r3, #0]
 80053fc:	787c      	ldrb	r4, [r7, #1]
 80053fe:	78ba      	ldrb	r2, [r7, #2]
 8005400:	78f9      	ldrb	r1, [r7, #3]
 8005402:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005404:	9302      	str	r3, [sp, #8]
 8005406:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800540a:	9301      	str	r3, [sp, #4]
 800540c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	4623      	mov	r3, r4
 8005414:	f005 fa1c 	bl	800a850 <USB_HC_Init>
 8005418:	4603      	mov	r3, r0
 800541a:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8005424:	7bfb      	ldrb	r3, [r7, #15]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3714      	adds	r7, #20
 800542a:	46bd      	mov	sp, r7
 800542c:	bd90      	pop	{r4, r7, pc}

0800542e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800542e:	b580      	push	{r7, lr}
 8005430:	b084      	sub	sp, #16
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
 8005436:	460b      	mov	r3, r1
 8005438:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800543a:	2300      	movs	r3, #0
 800543c:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005444:	2b01      	cmp	r3, #1
 8005446:	d101      	bne.n	800544c <HAL_HCD_HC_Halt+0x1e>
 8005448:	2302      	movs	r3, #2
 800544a:	e00f      	b.n	800546c <HAL_HCD_HC_Halt+0x3e>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	78fa      	ldrb	r2, [r7, #3]
 800545a:	4611      	mov	r1, r2
 800545c:	4618      	mov	r0, r3
 800545e:	f005 fbfa 	bl	800ac56 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800546a:	7bfb      	ldrb	r3, [r7, #15]
}
 800546c:	4618      	mov	r0, r3
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	4608      	mov	r0, r1
 800547e:	4611      	mov	r1, r2
 8005480:	461a      	mov	r2, r3
 8005482:	4603      	mov	r3, r0
 8005484:	70fb      	strb	r3, [r7, #3]
 8005486:	460b      	mov	r3, r1
 8005488:	70bb      	strb	r3, [r7, #2]
 800548a:	4613      	mov	r3, r2
 800548c:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 800548e:	78fa      	ldrb	r2, [r7, #3]
 8005490:	6879      	ldr	r1, [r7, #4]
 8005492:	4613      	mov	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	4413      	add	r3, r2
 8005498:	00db      	lsls	r3, r3, #3
 800549a:	440b      	add	r3, r1
 800549c:	333b      	adds	r3, #59	; 0x3b
 800549e:	78ba      	ldrb	r2, [r7, #2]
 80054a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80054a2:	78fa      	ldrb	r2, [r7, #3]
 80054a4:	6879      	ldr	r1, [r7, #4]
 80054a6:	4613      	mov	r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	4413      	add	r3, r2
 80054ac:	00db      	lsls	r3, r3, #3
 80054ae:	440b      	add	r3, r1
 80054b0:	333f      	adds	r3, #63	; 0x3f
 80054b2:	787a      	ldrb	r2, [r7, #1]
 80054b4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80054b6:	7c3b      	ldrb	r3, [r7, #16]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10a      	bne.n	80054d2 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80054bc:	78fa      	ldrb	r2, [r7, #3]
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	4613      	mov	r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	4413      	add	r3, r2
 80054c6:	00db      	lsls	r3, r3, #3
 80054c8:	440b      	add	r3, r1
 80054ca:	3342      	adds	r3, #66	; 0x42
 80054cc:	2203      	movs	r2, #3
 80054ce:	701a      	strb	r2, [r3, #0]
 80054d0:	e009      	b.n	80054e6 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80054d2:	78fa      	ldrb	r2, [r7, #3]
 80054d4:	6879      	ldr	r1, [r7, #4]
 80054d6:	4613      	mov	r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	4413      	add	r3, r2
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	440b      	add	r3, r1
 80054e0:	3342      	adds	r3, #66	; 0x42
 80054e2:	2202      	movs	r2, #2
 80054e4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80054e6:	787b      	ldrb	r3, [r7, #1]
 80054e8:	2b03      	cmp	r3, #3
 80054ea:	f200 80d6 	bhi.w	800569a <HAL_HCD_HC_SubmitRequest+0x226>
 80054ee:	a201      	add	r2, pc, #4	; (adr r2, 80054f4 <HAL_HCD_HC_SubmitRequest+0x80>)
 80054f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f4:	08005505 	.word	0x08005505
 80054f8:	08005685 	.word	0x08005685
 80054fc:	08005571 	.word	0x08005571
 8005500:	080055fb 	.word	0x080055fb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005504:	7c3b      	ldrb	r3, [r7, #16]
 8005506:	2b01      	cmp	r3, #1
 8005508:	f040 80c9 	bne.w	800569e <HAL_HCD_HC_SubmitRequest+0x22a>
 800550c:	78bb      	ldrb	r3, [r7, #2]
 800550e:	2b00      	cmp	r3, #0
 8005510:	f040 80c5 	bne.w	800569e <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8005514:	8b3b      	ldrh	r3, [r7, #24]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d109      	bne.n	800552e <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800551a:	78fa      	ldrb	r2, [r7, #3]
 800551c:	6879      	ldr	r1, [r7, #4]
 800551e:	4613      	mov	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4413      	add	r3, r2
 8005524:	00db      	lsls	r3, r3, #3
 8005526:	440b      	add	r3, r1
 8005528:	3351      	adds	r3, #81	; 0x51
 800552a:	2201      	movs	r2, #1
 800552c:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800552e:	78fa      	ldrb	r2, [r7, #3]
 8005530:	6879      	ldr	r1, [r7, #4]
 8005532:	4613      	mov	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	4413      	add	r3, r2
 8005538:	00db      	lsls	r3, r3, #3
 800553a:	440b      	add	r3, r1
 800553c:	3351      	adds	r3, #81	; 0x51
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d10a      	bne.n	800555a <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005544:	78fa      	ldrb	r2, [r7, #3]
 8005546:	6879      	ldr	r1, [r7, #4]
 8005548:	4613      	mov	r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	4413      	add	r3, r2
 800554e:	00db      	lsls	r3, r3, #3
 8005550:	440b      	add	r3, r1
 8005552:	3342      	adds	r3, #66	; 0x42
 8005554:	2200      	movs	r2, #0
 8005556:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005558:	e0a1      	b.n	800569e <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800555a:	78fa      	ldrb	r2, [r7, #3]
 800555c:	6879      	ldr	r1, [r7, #4]
 800555e:	4613      	mov	r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	4413      	add	r3, r2
 8005564:	00db      	lsls	r3, r3, #3
 8005566:	440b      	add	r3, r1
 8005568:	3342      	adds	r3, #66	; 0x42
 800556a:	2202      	movs	r2, #2
 800556c:	701a      	strb	r2, [r3, #0]
      break;
 800556e:	e096      	b.n	800569e <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005570:	78bb      	ldrb	r3, [r7, #2]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d120      	bne.n	80055b8 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005576:	78fa      	ldrb	r2, [r7, #3]
 8005578:	6879      	ldr	r1, [r7, #4]
 800557a:	4613      	mov	r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	4413      	add	r3, r2
 8005580:	00db      	lsls	r3, r3, #3
 8005582:	440b      	add	r3, r1
 8005584:	3351      	adds	r3, #81	; 0x51
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d10a      	bne.n	80055a2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800558c:	78fa      	ldrb	r2, [r7, #3]
 800558e:	6879      	ldr	r1, [r7, #4]
 8005590:	4613      	mov	r3, r2
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	4413      	add	r3, r2
 8005596:	00db      	lsls	r3, r3, #3
 8005598:	440b      	add	r3, r1
 800559a:	3342      	adds	r3, #66	; 0x42
 800559c:	2200      	movs	r2, #0
 800559e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80055a0:	e07e      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80055a2:	78fa      	ldrb	r2, [r7, #3]
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	4613      	mov	r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4413      	add	r3, r2
 80055ac:	00db      	lsls	r3, r3, #3
 80055ae:	440b      	add	r3, r1
 80055b0:	3342      	adds	r3, #66	; 0x42
 80055b2:	2202      	movs	r2, #2
 80055b4:	701a      	strb	r2, [r3, #0]
      break;
 80055b6:	e073      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80055b8:	78fa      	ldrb	r2, [r7, #3]
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	4613      	mov	r3, r2
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4413      	add	r3, r2
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	440b      	add	r3, r1
 80055c6:	3350      	adds	r3, #80	; 0x50
 80055c8:	781b      	ldrb	r3, [r3, #0]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d10a      	bne.n	80055e4 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80055ce:	78fa      	ldrb	r2, [r7, #3]
 80055d0:	6879      	ldr	r1, [r7, #4]
 80055d2:	4613      	mov	r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	4413      	add	r3, r2
 80055d8:	00db      	lsls	r3, r3, #3
 80055da:	440b      	add	r3, r1
 80055dc:	3342      	adds	r3, #66	; 0x42
 80055de:	2200      	movs	r2, #0
 80055e0:	701a      	strb	r2, [r3, #0]
      break;
 80055e2:	e05d      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80055e4:	78fa      	ldrb	r2, [r7, #3]
 80055e6:	6879      	ldr	r1, [r7, #4]
 80055e8:	4613      	mov	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	00db      	lsls	r3, r3, #3
 80055f0:	440b      	add	r3, r1
 80055f2:	3342      	adds	r3, #66	; 0x42
 80055f4:	2202      	movs	r2, #2
 80055f6:	701a      	strb	r2, [r3, #0]
      break;
 80055f8:	e052      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80055fa:	78bb      	ldrb	r3, [r7, #2]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d120      	bne.n	8005642 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005600:	78fa      	ldrb	r2, [r7, #3]
 8005602:	6879      	ldr	r1, [r7, #4]
 8005604:	4613      	mov	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4413      	add	r3, r2
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	440b      	add	r3, r1
 800560e:	3351      	adds	r3, #81	; 0x51
 8005610:	781b      	ldrb	r3, [r3, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10a      	bne.n	800562c <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005616:	78fa      	ldrb	r2, [r7, #3]
 8005618:	6879      	ldr	r1, [r7, #4]
 800561a:	4613      	mov	r3, r2
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	4413      	add	r3, r2
 8005620:	00db      	lsls	r3, r3, #3
 8005622:	440b      	add	r3, r1
 8005624:	3342      	adds	r3, #66	; 0x42
 8005626:	2200      	movs	r2, #0
 8005628:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800562a:	e039      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800562c:	78fa      	ldrb	r2, [r7, #3]
 800562e:	6879      	ldr	r1, [r7, #4]
 8005630:	4613      	mov	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	00db      	lsls	r3, r3, #3
 8005638:	440b      	add	r3, r1
 800563a:	3342      	adds	r3, #66	; 0x42
 800563c:	2202      	movs	r2, #2
 800563e:	701a      	strb	r2, [r3, #0]
      break;
 8005640:	e02e      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005642:	78fa      	ldrb	r2, [r7, #3]
 8005644:	6879      	ldr	r1, [r7, #4]
 8005646:	4613      	mov	r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	4413      	add	r3, r2
 800564c:	00db      	lsls	r3, r3, #3
 800564e:	440b      	add	r3, r1
 8005650:	3350      	adds	r3, #80	; 0x50
 8005652:	781b      	ldrb	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d10a      	bne.n	800566e <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005658:	78fa      	ldrb	r2, [r7, #3]
 800565a:	6879      	ldr	r1, [r7, #4]
 800565c:	4613      	mov	r3, r2
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	4413      	add	r3, r2
 8005662:	00db      	lsls	r3, r3, #3
 8005664:	440b      	add	r3, r1
 8005666:	3342      	adds	r3, #66	; 0x42
 8005668:	2200      	movs	r2, #0
 800566a:	701a      	strb	r2, [r3, #0]
      break;
 800566c:	e018      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800566e:	78fa      	ldrb	r2, [r7, #3]
 8005670:	6879      	ldr	r1, [r7, #4]
 8005672:	4613      	mov	r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4413      	add	r3, r2
 8005678:	00db      	lsls	r3, r3, #3
 800567a:	440b      	add	r3, r1
 800567c:	3342      	adds	r3, #66	; 0x42
 800567e:	2202      	movs	r2, #2
 8005680:	701a      	strb	r2, [r3, #0]
      break;
 8005682:	e00d      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005684:	78fa      	ldrb	r2, [r7, #3]
 8005686:	6879      	ldr	r1, [r7, #4]
 8005688:	4613      	mov	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	4413      	add	r3, r2
 800568e:	00db      	lsls	r3, r3, #3
 8005690:	440b      	add	r3, r1
 8005692:	3342      	adds	r3, #66	; 0x42
 8005694:	2200      	movs	r2, #0
 8005696:	701a      	strb	r2, [r3, #0]
      break;
 8005698:	e002      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 800569a:	bf00      	nop
 800569c:	e000      	b.n	80056a0 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 800569e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80056a0:	78fa      	ldrb	r2, [r7, #3]
 80056a2:	6879      	ldr	r1, [r7, #4]
 80056a4:	4613      	mov	r3, r2
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	4413      	add	r3, r2
 80056aa:	00db      	lsls	r3, r3, #3
 80056ac:	440b      	add	r3, r1
 80056ae:	3344      	adds	r3, #68	; 0x44
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80056b4:	78fa      	ldrb	r2, [r7, #3]
 80056b6:	8b39      	ldrh	r1, [r7, #24]
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	4613      	mov	r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	4413      	add	r3, r2
 80056c0:	00db      	lsls	r3, r3, #3
 80056c2:	4403      	add	r3, r0
 80056c4:	3348      	adds	r3, #72	; 0x48
 80056c6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80056c8:	78fa      	ldrb	r2, [r7, #3]
 80056ca:	6879      	ldr	r1, [r7, #4]
 80056cc:	4613      	mov	r3, r2
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	00db      	lsls	r3, r3, #3
 80056d4:	440b      	add	r3, r1
 80056d6:	335c      	adds	r3, #92	; 0x5c
 80056d8:	2200      	movs	r2, #0
 80056da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80056dc:	78fa      	ldrb	r2, [r7, #3]
 80056de:	6879      	ldr	r1, [r7, #4]
 80056e0:	4613      	mov	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	440b      	add	r3, r1
 80056ea:	334c      	adds	r3, #76	; 0x4c
 80056ec:	2200      	movs	r2, #0
 80056ee:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80056f0:	78fa      	ldrb	r2, [r7, #3]
 80056f2:	6879      	ldr	r1, [r7, #4]
 80056f4:	4613      	mov	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4413      	add	r3, r2
 80056fa:	00db      	lsls	r3, r3, #3
 80056fc:	440b      	add	r3, r1
 80056fe:	3339      	adds	r3, #57	; 0x39
 8005700:	78fa      	ldrb	r2, [r7, #3]
 8005702:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005704:	78fa      	ldrb	r2, [r7, #3]
 8005706:	6879      	ldr	r1, [r7, #4]
 8005708:	4613      	mov	r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4413      	add	r3, r2
 800570e:	00db      	lsls	r3, r3, #3
 8005710:	440b      	add	r3, r1
 8005712:	335d      	adds	r3, #93	; 0x5d
 8005714:	2200      	movs	r2, #0
 8005716:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6818      	ldr	r0, [r3, #0]
 800571c:	78fa      	ldrb	r2, [r7, #3]
 800571e:	4613      	mov	r3, r2
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	4413      	add	r3, r2
 8005724:	00db      	lsls	r3, r3, #3
 8005726:	3338      	adds	r3, #56	; 0x38
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	4413      	add	r3, r2
 800572c:	4619      	mov	r1, r3
 800572e:	f005 f981 	bl	800aa34 <USB_HC_StartXfer>
 8005732:	4603      	mov	r3, r0
}
 8005734:	4618      	mov	r0, r3
 8005736:	3708      	adds	r7, #8
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4618      	mov	r0, r3
 8005754:	f004 ff37 	bl	800a5c6 <USB_GetMode>
 8005758:	4603      	mov	r3, r0
 800575a:	2b01      	cmp	r3, #1
 800575c:	f040 80f1 	bne.w	8005942 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4618      	mov	r0, r3
 8005766:	f004 ff1b 	bl	800a5a0 <USB_ReadInterrupts>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 80e7 	beq.w	8005940 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f004 ff12 	bl	800a5a0 <USB_ReadInterrupts>
 800577c:	4603      	mov	r3, r0
 800577e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005782:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005786:	d104      	bne.n	8005792 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005790:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4618      	mov	r0, r3
 8005798:	f004 ff02 	bl	800a5a0 <USB_ReadInterrupts>
 800579c:	4603      	mov	r3, r0
 800579e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057a6:	d104      	bne.n	80057b2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80057b0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f004 fef2 	bl	800a5a0 <USB_ReadInterrupts>
 80057bc:	4603      	mov	r3, r0
 80057be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80057c6:	d104      	bne.n	80057d2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80057d0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f004 fee2 	bl	800a5a0 <USB_ReadInterrupts>
 80057dc:	4603      	mov	r3, r0
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d103      	bne.n	80057ee <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2202      	movs	r2, #2
 80057ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4618      	mov	r0, r3
 80057f4:	f004 fed4 	bl	800a5a0 <USB_ReadInterrupts>
 80057f8:	4603      	mov	r3, r0
 80057fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005802:	d117      	bne.n	8005834 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005812:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005816:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f006 fcbf 	bl	800c19c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2101      	movs	r1, #1
 8005824:	4618      	mov	r0, r3
 8005826:	f004 ff8f 	bl	800a748 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005832:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4618      	mov	r0, r3
 800583a:	f004 feb1 	bl	800a5a0 <USB_ReadInterrupts>
 800583e:	4603      	mov	r3, r0
 8005840:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005844:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005848:	d102      	bne.n	8005850 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f001 f868 	bl	8006920 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4618      	mov	r0, r3
 8005856:	f004 fea3 	bl	800a5a0 <USB_ReadInterrupts>
 800585a:	4603      	mov	r3, r0
 800585c:	f003 0308 	and.w	r3, r3, #8
 8005860:	2b08      	cmp	r3, #8
 8005862:	d106      	bne.n	8005872 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f006 fc7d 	bl	800c164 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2208      	movs	r2, #8
 8005870:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4618      	mov	r0, r3
 8005878:	f004 fe92 	bl	800a5a0 <USB_ReadInterrupts>
 800587c:	4603      	mov	r3, r0
 800587e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005882:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005886:	d138      	bne.n	80058fa <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4618      	mov	r0, r3
 800588e:	f005 f9d1 	bl	800ac34 <USB_HC_ReadInterrupt>
 8005892:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005894:	2300      	movs	r3, #0
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	e025      	b.n	80058e6 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	f003 030f 	and.w	r3, r3, #15
 80058a0:	68ba      	ldr	r2, [r7, #8]
 80058a2:	fa22 f303 	lsr.w	r3, r2, r3
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d018      	beq.n	80058e0 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	015a      	lsls	r2, r3, #5
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	4413      	add	r3, r2
 80058b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058c4:	d106      	bne.n	80058d4 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	4619      	mov	r1, r3
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 f8b3 	bl	8005a38 <HCD_HC_IN_IRQHandler>
 80058d2:	e005      	b.n	80058e0 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	4619      	mov	r1, r3
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 fc1f 	bl	800611e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	3301      	adds	r3, #1
 80058e4:	617b      	str	r3, [r7, #20]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d3d4      	bcc.n	800589a <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4618      	mov	r0, r3
 8005900:	f004 fe4e 	bl	800a5a0 <USB_ReadInterrupts>
 8005904:	4603      	mov	r3, r0
 8005906:	f003 0310 	and.w	r3, r3, #16
 800590a:	2b10      	cmp	r3, #16
 800590c:	d101      	bne.n	8005912 <HAL_HCD_IRQHandler+0x1d6>
 800590e:	2301      	movs	r3, #1
 8005910:	e000      	b.n	8005914 <HAL_HCD_IRQHandler+0x1d8>
 8005912:	2300      	movs	r3, #0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d014      	beq.n	8005942 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699a      	ldr	r2, [r3, #24]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0210 	bic.w	r2, r2, #16
 8005926:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 ff4d 	bl	80067c8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	699a      	ldr	r2, [r3, #24]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f042 0210 	orr.w	r2, r2, #16
 800593c:	619a      	str	r2, [r3, #24]
 800593e:	e000      	b.n	8005942 <HAL_HCD_IRQHandler+0x206>
      return;
 8005940:	bf00      	nop
    }
  }
}
 8005942:	3718      	adds	r7, #24
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005956:	2b01      	cmp	r3, #1
 8005958:	d101      	bne.n	800595e <HAL_HCD_Start+0x16>
 800595a:	2302      	movs	r3, #2
 800595c:	e013      	b.n	8005986 <HAL_HCD_Start+0x3e>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4618      	mov	r0, r3
 800596c:	f004 fd29 	bl	800a3c2 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2101      	movs	r1, #1
 8005976:	4618      	mov	r0, r3
 8005978:	f004 ff20 	bl	800a7bc <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3708      	adds	r7, #8
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}

0800598e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800598e:	b580      	push	{r7, lr}
 8005990:	b082      	sub	sp, #8
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800599c:	2b01      	cmp	r3, #1
 800599e:	d101      	bne.n	80059a4 <HAL_HCD_Stop+0x16>
 80059a0:	2302      	movs	r3, #2
 80059a2:	e00d      	b.n	80059c0 <HAL_HCD_Stop+0x32>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4618      	mov	r0, r3
 80059b2:	f005 fa4f 	bl	800ae54 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3708      	adds	r7, #8
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	460b      	mov	r3, r1
 80059d2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80059d4:	78fa      	ldrb	r2, [r7, #3]
 80059d6:	6879      	ldr	r1, [r7, #4]
 80059d8:	4613      	mov	r3, r2
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	4413      	add	r3, r2
 80059de:	00db      	lsls	r3, r3, #3
 80059e0:	440b      	add	r3, r1
 80059e2:	335c      	adds	r3, #92	; 0x5c
 80059e4:	781b      	ldrb	r3, [r3, #0]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	370c      	adds	r7, #12
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr

080059f2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80059f2:	b480      	push	{r7}
 80059f4:	b083      	sub	sp, #12
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
 80059fa:	460b      	mov	r3, r1
 80059fc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80059fe:	78fa      	ldrb	r2, [r7, #3]
 8005a00:	6879      	ldr	r1, [r7, #4]
 8005a02:	4613      	mov	r3, r2
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	4413      	add	r3, r2
 8005a08:	00db      	lsls	r3, r3, #3
 8005a0a:	440b      	add	r3, r1
 8005a0c:	334c      	adds	r3, #76	; 0x4c
 8005a0e:	681b      	ldr	r3, [r3, #0]
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b082      	sub	sp, #8
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f004 ff00 	bl	800a82e <USB_GetCurrentFrame>
 8005a2e:	4603      	mov	r3, r0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3708      	adds	r7, #8
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	460b      	mov	r3, r1
 8005a42:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	015a      	lsls	r2, r3, #5
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	4413      	add	r3, r2
 8005a5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f003 0304 	and.w	r3, r3, #4
 8005a64:	2b04      	cmp	r3, #4
 8005a66:	d119      	bne.n	8005a9c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	015a      	lsls	r2, r3, #5
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	4413      	add	r3, r2
 8005a70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a74:	461a      	mov	r2, r3
 8005a76:	2304      	movs	r3, #4
 8005a78:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	015a      	lsls	r2, r3, #5
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	4413      	add	r3, r2
 8005a82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	0151      	lsls	r1, r2, #5
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	440a      	add	r2, r1
 8005a90:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a94:	f043 0302 	orr.w	r3, r3, #2
 8005a98:	60d3      	str	r3, [r2, #12]
 8005a9a:	e095      	b.n	8005bc8 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	015a      	lsls	r2, r3, #5
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	4413      	add	r3, r2
 8005aa4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f003 0320 	and.w	r3, r3, #32
 8005aae:	2b20      	cmp	r3, #32
 8005ab0:	d109      	bne.n	8005ac6 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	015a      	lsls	r2, r3, #5
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	4413      	add	r3, r2
 8005aba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005abe:	461a      	mov	r2, r3
 8005ac0:	2320      	movs	r3, #32
 8005ac2:	6093      	str	r3, [r2, #8]
 8005ac4:	e080      	b.n	8005bc8 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	015a      	lsls	r2, r3, #5
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	4413      	add	r3, r2
 8005ace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f003 0308 	and.w	r3, r3, #8
 8005ad8:	2b08      	cmp	r3, #8
 8005ada:	d134      	bne.n	8005b46 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	015a      	lsls	r2, r3, #5
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	0151      	lsls	r1, r2, #5
 8005aee:	693a      	ldr	r2, [r7, #16]
 8005af0:	440a      	add	r2, r1
 8005af2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005af6:	f043 0302 	orr.w	r3, r3, #2
 8005afa:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005afc:	6879      	ldr	r1, [r7, #4]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	4613      	mov	r3, r2
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4413      	add	r3, r2
 8005b06:	00db      	lsls	r3, r3, #3
 8005b08:	440b      	add	r3, r1
 8005b0a:	335d      	adds	r3, #93	; 0x5d
 8005b0c:	2205      	movs	r2, #5
 8005b0e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	015a      	lsls	r2, r3, #5
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	4413      	add	r3, r2
 8005b18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	2310      	movs	r3, #16
 8005b20:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	015a      	lsls	r2, r3, #5
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	4413      	add	r3, r2
 8005b2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b2e:	461a      	mov	r2, r3
 8005b30:	2308      	movs	r3, #8
 8005b32:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	b2d2      	uxtb	r2, r2
 8005b3c:	4611      	mov	r1, r2
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f005 f889 	bl	800ac56 <USB_HC_Halt>
 8005b44:	e040      	b.n	8005bc8 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	015a      	lsls	r2, r3, #5
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b5c:	d134      	bne.n	8005bc8 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	015a      	lsls	r2, r3, #5
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	4413      	add	r3, r2
 8005b66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	0151      	lsls	r1, r2, #5
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	440a      	add	r2, r1
 8005b74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b78:	f043 0302 	orr.w	r3, r3, #2
 8005b7c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	b2d2      	uxtb	r2, r2
 8005b86:	4611      	mov	r1, r2
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f005 f864 	bl	800ac56 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	015a      	lsls	r2, r3, #5
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	4413      	add	r3, r2
 8005b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	2310      	movs	r3, #16
 8005b9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005ba0:	6879      	ldr	r1, [r7, #4]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	00db      	lsls	r3, r3, #3
 8005bac:	440b      	add	r3, r1
 8005bae:	335d      	adds	r3, #93	; 0x5d
 8005bb0:	2208      	movs	r2, #8
 8005bb2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	015a      	lsls	r2, r3, #5
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	4413      	add	r3, r2
 8005bbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bc6:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	015a      	lsls	r2, r3, #5
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	4413      	add	r3, r2
 8005bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005bda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bde:	d122      	bne.n	8005c26 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	015a      	lsls	r2, r3, #5
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	4413      	add	r3, r2
 8005be8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	0151      	lsls	r1, r2, #5
 8005bf2:	693a      	ldr	r2, [r7, #16]
 8005bf4:	440a      	add	r2, r1
 8005bf6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bfa:	f043 0302 	orr.w	r3, r3, #2
 8005bfe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	b2d2      	uxtb	r2, r2
 8005c08:	4611      	mov	r1, r2
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f005 f823 	bl	800ac56 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c22:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005c24:	e277      	b.n	8006116 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f003 0301 	and.w	r3, r3, #1
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	f040 80a1 	bne.w	8005d80 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005c3e:	6879      	ldr	r1, [r7, #4]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	4613      	mov	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4413      	add	r3, r2
 8005c48:	00db      	lsls	r3, r3, #3
 8005c4a:	440b      	add	r3, r1
 8005c4c:	335d      	adds	r3, #93	; 0x5d
 8005c4e:	2201      	movs	r2, #1
 8005c50:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005c52:	6879      	ldr	r1, [r7, #4]
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	4613      	mov	r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	4413      	add	r3, r2
 8005c5c:	00db      	lsls	r3, r3, #3
 8005c5e:	440b      	add	r3, r1
 8005c60:	3358      	adds	r3, #88	; 0x58
 8005c62:	2200      	movs	r2, #0
 8005c64:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c72:	461a      	mov	r2, r3
 8005c74:	2301      	movs	r3, #1
 8005c76:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005c78:	6879      	ldr	r1, [r7, #4]
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	4413      	add	r3, r2
 8005c82:	00db      	lsls	r3, r3, #3
 8005c84:	440b      	add	r3, r1
 8005c86:	333f      	adds	r3, #63	; 0x3f
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00a      	beq.n	8005ca4 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005c8e:	6879      	ldr	r1, [r7, #4]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	4613      	mov	r3, r2
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	4413      	add	r3, r2
 8005c98:	00db      	lsls	r3, r3, #3
 8005c9a:	440b      	add	r3, r1
 8005c9c:	333f      	adds	r3, #63	; 0x3f
 8005c9e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d121      	bne.n	8005ce8 <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	015a      	lsls	r2, r3, #5
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	0151      	lsls	r1, r2, #5
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	440a      	add	r2, r1
 8005cba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cbe:	f043 0302 	orr.w	r3, r3, #2
 8005cc2:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	b2d2      	uxtb	r2, r2
 8005ccc:	4611      	mov	r1, r2
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f004 ffc1 	bl	800ac56 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	2310      	movs	r3, #16
 8005ce4:	6093      	str	r3, [r2, #8]
 8005ce6:	e034      	b.n	8005d52 <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005ce8:	6879      	ldr	r1, [r7, #4]
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	4613      	mov	r3, r2
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	4413      	add	r3, r2
 8005cf2:	00db      	lsls	r3, r3, #3
 8005cf4:	440b      	add	r3, r1
 8005cf6:	333f      	adds	r3, #63	; 0x3f
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	2b03      	cmp	r3, #3
 8005cfc:	d129      	bne.n	8005d52 <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	015a      	lsls	r2, r3, #5
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	4413      	add	r3, r2
 8005d06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	0151      	lsls	r1, r2, #5
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	440a      	add	r2, r1
 8005d14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d18:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005d1c:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005d1e:	6879      	ldr	r1, [r7, #4]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4613      	mov	r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	4413      	add	r3, r2
 8005d28:	00db      	lsls	r3, r3, #3
 8005d2a:	440b      	add	r3, r1
 8005d2c:	335c      	adds	r3, #92	; 0x5c
 8005d2e:	2201      	movs	r2, #1
 8005d30:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	b2d8      	uxtb	r0, r3
 8005d36:	6879      	ldr	r1, [r7, #4]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4413      	add	r3, r2
 8005d40:	00db      	lsls	r3, r3, #3
 8005d42:	440b      	add	r3, r1
 8005d44:	335c      	adds	r3, #92	; 0x5c
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	461a      	mov	r2, r3
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f006 fa33 	bl	800c1b8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005d52:	6879      	ldr	r1, [r7, #4]
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	4613      	mov	r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4413      	add	r3, r2
 8005d5c:	00db      	lsls	r3, r3, #3
 8005d5e:	440b      	add	r3, r1
 8005d60:	3350      	adds	r3, #80	; 0x50
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	f083 0301 	eor.w	r3, r3, #1
 8005d68:	b2d8      	uxtb	r0, r3
 8005d6a:	6879      	ldr	r1, [r7, #4]
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	00db      	lsls	r3, r3, #3
 8005d76:	440b      	add	r3, r1
 8005d78:	3350      	adds	r3, #80	; 0x50
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	701a      	strb	r2, [r3, #0]
}
 8005d7e:	e1ca      	b.n	8006116 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	4413      	add	r3, r2
 8005d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	f040 80f1 	bne.w	8005f7a <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	015a      	lsls	r2, r3, #5
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	4413      	add	r3, r2
 8005da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	0151      	lsls	r1, r2, #5
 8005daa:	693a      	ldr	r2, [r7, #16]
 8005dac:	440a      	add	r2, r1
 8005dae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005db2:	f023 0302 	bic.w	r3, r3, #2
 8005db6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005db8:	6879      	ldr	r1, [r7, #4]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4413      	add	r3, r2
 8005dc2:	00db      	lsls	r3, r3, #3
 8005dc4:	440b      	add	r3, r1
 8005dc6:	335d      	adds	r3, #93	; 0x5d
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d10a      	bne.n	8005de4 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005dce:	6879      	ldr	r1, [r7, #4]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4613      	mov	r3, r2
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	4413      	add	r3, r2
 8005dd8:	00db      	lsls	r3, r3, #3
 8005dda:	440b      	add	r3, r1
 8005ddc:	335c      	adds	r3, #92	; 0x5c
 8005dde:	2201      	movs	r2, #1
 8005de0:	701a      	strb	r2, [r3, #0]
 8005de2:	e0b0      	b.n	8005f46 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005de4:	6879      	ldr	r1, [r7, #4]
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	4613      	mov	r3, r2
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	4413      	add	r3, r2
 8005dee:	00db      	lsls	r3, r3, #3
 8005df0:	440b      	add	r3, r1
 8005df2:	335d      	adds	r3, #93	; 0x5d
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	2b05      	cmp	r3, #5
 8005df8:	d10a      	bne.n	8005e10 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005dfa:	6879      	ldr	r1, [r7, #4]
 8005dfc:	68fa      	ldr	r2, [r7, #12]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	4413      	add	r3, r2
 8005e04:	00db      	lsls	r3, r3, #3
 8005e06:	440b      	add	r3, r1
 8005e08:	335c      	adds	r3, #92	; 0x5c
 8005e0a:	2205      	movs	r2, #5
 8005e0c:	701a      	strb	r2, [r3, #0]
 8005e0e:	e09a      	b.n	8005f46 <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005e10:	6879      	ldr	r1, [r7, #4]
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	4613      	mov	r3, r2
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	4413      	add	r3, r2
 8005e1a:	00db      	lsls	r3, r3, #3
 8005e1c:	440b      	add	r3, r1
 8005e1e:	335d      	adds	r3, #93	; 0x5d
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	2b06      	cmp	r3, #6
 8005e24:	d00a      	beq.n	8005e3c <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005e26:	6879      	ldr	r1, [r7, #4]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	4413      	add	r3, r2
 8005e30:	00db      	lsls	r3, r3, #3
 8005e32:	440b      	add	r3, r1
 8005e34:	335d      	adds	r3, #93	; 0x5d
 8005e36:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005e38:	2b08      	cmp	r3, #8
 8005e3a:	d156      	bne.n	8005eea <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 8005e3c:	6879      	ldr	r1, [r7, #4]
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	4613      	mov	r3, r2
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	4413      	add	r3, r2
 8005e46:	00db      	lsls	r3, r3, #3
 8005e48:	440b      	add	r3, r1
 8005e4a:	3358      	adds	r3, #88	; 0x58
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	1c59      	adds	r1, r3, #1
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	68fa      	ldr	r2, [r7, #12]
 8005e54:	4613      	mov	r3, r2
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	4413      	add	r3, r2
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	4403      	add	r3, r0
 8005e5e:	3358      	adds	r3, #88	; 0x58
 8005e60:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	68fa      	ldr	r2, [r7, #12]
 8005e66:	4613      	mov	r3, r2
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	4413      	add	r3, r2
 8005e6c:	00db      	lsls	r3, r3, #3
 8005e6e:	440b      	add	r3, r1
 8005e70:	3358      	adds	r3, #88	; 0x58
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2b03      	cmp	r3, #3
 8005e76:	d914      	bls.n	8005ea2 <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005e78:	6879      	ldr	r1, [r7, #4]
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4413      	add	r3, r2
 8005e82:	00db      	lsls	r3, r3, #3
 8005e84:	440b      	add	r3, r1
 8005e86:	3358      	adds	r3, #88	; 0x58
 8005e88:	2200      	movs	r2, #0
 8005e8a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005e8c:	6879      	ldr	r1, [r7, #4]
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	4613      	mov	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	4413      	add	r3, r2
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	440b      	add	r3, r1
 8005e9a:	335c      	adds	r3, #92	; 0x5c
 8005e9c:	2204      	movs	r2, #4
 8005e9e:	701a      	strb	r2, [r3, #0]
 8005ea0:	e009      	b.n	8005eb6 <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005ea2:	6879      	ldr	r1, [r7, #4]
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	00db      	lsls	r3, r3, #3
 8005eae:	440b      	add	r3, r1
 8005eb0:	335c      	adds	r3, #92	; 0x5c
 8005eb2:	2202      	movs	r2, #2
 8005eb4:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	015a      	lsls	r2, r3, #5
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005ecc:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ed4:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	015a      	lsls	r2, r3, #5
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	4413      	add	r3, r2
 8005ede:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	6013      	str	r3, [r2, #0]
 8005ee8:	e02d      	b.n	8005f46 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005eea:	6879      	ldr	r1, [r7, #4]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	4613      	mov	r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	4413      	add	r3, r2
 8005ef4:	00db      	lsls	r3, r3, #3
 8005ef6:	440b      	add	r3, r1
 8005ef8:	335d      	adds	r3, #93	; 0x5d
 8005efa:	781b      	ldrb	r3, [r3, #0]
 8005efc:	2b03      	cmp	r3, #3
 8005efe:	d122      	bne.n	8005f46 <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005f00:	6879      	ldr	r1, [r7, #4]
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4613      	mov	r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	00db      	lsls	r3, r3, #3
 8005f0c:	440b      	add	r3, r1
 8005f0e:	335c      	adds	r3, #92	; 0x5c
 8005f10:	2202      	movs	r2, #2
 8005f12:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f2a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f32:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f40:	461a      	mov	r2, r3
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	015a      	lsls	r2, r3, #5
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f52:	461a      	mov	r2, r3
 8005f54:	2302      	movs	r3, #2
 8005f56:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	b2d8      	uxtb	r0, r3
 8005f5c:	6879      	ldr	r1, [r7, #4]
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	4613      	mov	r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	4413      	add	r3, r2
 8005f66:	00db      	lsls	r3, r3, #3
 8005f68:	440b      	add	r3, r1
 8005f6a:	335c      	adds	r3, #92	; 0x5c
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	461a      	mov	r2, r3
 8005f70:	4601      	mov	r1, r0
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f006 f920 	bl	800c1b8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005f78:	e0cd      	b.n	8006116 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	015a      	lsls	r2, r3, #5
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	4413      	add	r3, r2
 8005f82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f8c:	2b80      	cmp	r3, #128	; 0x80
 8005f8e:	d13e      	bne.n	800600e <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	0151      	lsls	r1, r2, #5
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	440a      	add	r2, r1
 8005fa6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005faa:	f043 0302 	orr.w	r3, r3, #2
 8005fae:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8005fb0:	6879      	ldr	r1, [r7, #4]
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4413      	add	r3, r2
 8005fba:	00db      	lsls	r3, r3, #3
 8005fbc:	440b      	add	r3, r1
 8005fbe:	3358      	adds	r3, #88	; 0x58
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	1c59      	adds	r1, r3, #1
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	4413      	add	r3, r2
 8005fce:	00db      	lsls	r3, r3, #3
 8005fd0:	4403      	add	r3, r0
 8005fd2:	3358      	adds	r3, #88	; 0x58
 8005fd4:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005fd6:	6879      	ldr	r1, [r7, #4]
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	4613      	mov	r3, r2
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	4413      	add	r3, r2
 8005fe0:	00db      	lsls	r3, r3, #3
 8005fe2:	440b      	add	r3, r1
 8005fe4:	335d      	adds	r3, #93	; 0x5d
 8005fe6:	2206      	movs	r2, #6
 8005fe8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	b2d2      	uxtb	r2, r2
 8005ff2:	4611      	mov	r1, r2
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f004 fe2e 	bl	800ac56 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	015a      	lsls	r2, r3, #5
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	4413      	add	r3, r2
 8006002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006006:	461a      	mov	r2, r3
 8006008:	2380      	movs	r3, #128	; 0x80
 800600a:	6093      	str	r3, [r2, #8]
}
 800600c:	e083      	b.n	8006116 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	015a      	lsls	r2, r3, #5
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	4413      	add	r3, r2
 8006016:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f003 0310 	and.w	r3, r3, #16
 8006020:	2b10      	cmp	r3, #16
 8006022:	d178      	bne.n	8006116 <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006024:	6879      	ldr	r1, [r7, #4]
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	4613      	mov	r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4413      	add	r3, r2
 800602e:	00db      	lsls	r3, r3, #3
 8006030:	440b      	add	r3, r1
 8006032:	333f      	adds	r3, #63	; 0x3f
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	2b03      	cmp	r3, #3
 8006038:	d122      	bne.n	8006080 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800603a:	6879      	ldr	r1, [r7, #4]
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	4613      	mov	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	4413      	add	r3, r2
 8006044:	00db      	lsls	r3, r3, #3
 8006046:	440b      	add	r3, r1
 8006048:	3358      	adds	r3, #88	; 0x58
 800604a:	2200      	movs	r2, #0
 800604c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	015a      	lsls	r2, r3, #5
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	4413      	add	r3, r2
 8006056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	0151      	lsls	r1, r2, #5
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	440a      	add	r2, r1
 8006064:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006068:	f043 0302 	orr.w	r3, r3, #2
 800606c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	b2d2      	uxtb	r2, r2
 8006076:	4611      	mov	r1, r2
 8006078:	4618      	mov	r0, r3
 800607a:	f004 fdec 	bl	800ac56 <USB_HC_Halt>
 800607e:	e041      	b.n	8006104 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006080:	6879      	ldr	r1, [r7, #4]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	4613      	mov	r3, r2
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	4413      	add	r3, r2
 800608a:	00db      	lsls	r3, r3, #3
 800608c:	440b      	add	r3, r1
 800608e:	333f      	adds	r3, #63	; 0x3f
 8006090:	781b      	ldrb	r3, [r3, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00a      	beq.n	80060ac <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006096:	6879      	ldr	r1, [r7, #4]
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	4613      	mov	r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	4413      	add	r3, r2
 80060a0:	00db      	lsls	r3, r3, #3
 80060a2:	440b      	add	r3, r1
 80060a4:	333f      	adds	r3, #63	; 0x3f
 80060a6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d12b      	bne.n	8006104 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80060ac:	6879      	ldr	r1, [r7, #4]
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	4613      	mov	r3, r2
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	4413      	add	r3, r2
 80060b6:	00db      	lsls	r3, r3, #3
 80060b8:	440b      	add	r3, r1
 80060ba:	3358      	adds	r3, #88	; 0x58
 80060bc:	2200      	movs	r2, #0
 80060be:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 80060c0:	6879      	ldr	r1, [r7, #4]
 80060c2:	68fa      	ldr	r2, [r7, #12]
 80060c4:	4613      	mov	r3, r2
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	4413      	add	r3, r2
 80060ca:	00db      	lsls	r3, r3, #3
 80060cc:	440b      	add	r3, r1
 80060ce:	335d      	adds	r3, #93	; 0x5d
 80060d0:	2203      	movs	r2, #3
 80060d2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	015a      	lsls	r2, r3, #5
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	4413      	add	r3, r2
 80060dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	0151      	lsls	r1, r2, #5
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	440a      	add	r2, r1
 80060ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060ee:	f043 0302 	orr.w	r3, r3, #2
 80060f2:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	b2d2      	uxtb	r2, r2
 80060fc:	4611      	mov	r1, r2
 80060fe:	4618      	mov	r0, r3
 8006100:	f004 fda9 	bl	800ac56 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	015a      	lsls	r2, r3, #5
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	4413      	add	r3, r2
 800610c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006110:	461a      	mov	r2, r3
 8006112:	2310      	movs	r3, #16
 8006114:	6093      	str	r3, [r2, #8]
}
 8006116:	bf00      	nop
 8006118:	3718      	adds	r7, #24
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b086      	sub	sp, #24
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
 8006126:	460b      	mov	r3, r1
 8006128:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006134:	78fb      	ldrb	r3, [r7, #3]
 8006136:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	015a      	lsls	r2, r3, #5
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	4413      	add	r3, r2
 8006140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f003 0304 	and.w	r3, r3, #4
 800614a:	2b04      	cmp	r3, #4
 800614c:	d119      	bne.n	8006182 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	015a      	lsls	r2, r3, #5
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	4413      	add	r3, r2
 8006156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800615a:	461a      	mov	r2, r3
 800615c:	2304      	movs	r3, #4
 800615e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	015a      	lsls	r2, r3, #5
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	4413      	add	r3, r2
 8006168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	0151      	lsls	r1, r2, #5
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	440a      	add	r2, r1
 8006176:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800617a:	f043 0302 	orr.w	r3, r3, #2
 800617e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8006180:	e31e      	b.n	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	015a      	lsls	r2, r3, #5
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	4413      	add	r3, r2
 800618a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f003 0320 	and.w	r3, r3, #32
 8006194:	2b20      	cmp	r3, #32
 8006196:	d141      	bne.n	800621c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	015a      	lsls	r2, r3, #5
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	4413      	add	r3, r2
 80061a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061a4:	461a      	mov	r2, r3
 80061a6:	2320      	movs	r3, #32
 80061a8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80061aa:	6879      	ldr	r1, [r7, #4]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	4613      	mov	r3, r2
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	4413      	add	r3, r2
 80061b4:	00db      	lsls	r3, r3, #3
 80061b6:	440b      	add	r3, r1
 80061b8:	333d      	adds	r3, #61	; 0x3d
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	2b01      	cmp	r3, #1
 80061be:	f040 82ff 	bne.w	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 80061c2:	6879      	ldr	r1, [r7, #4]
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	4613      	mov	r3, r2
 80061c8:	009b      	lsls	r3, r3, #2
 80061ca:	4413      	add	r3, r2
 80061cc:	00db      	lsls	r3, r3, #3
 80061ce:	440b      	add	r3, r1
 80061d0:	333d      	adds	r3, #61	; 0x3d
 80061d2:	2200      	movs	r2, #0
 80061d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80061d6:	6879      	ldr	r1, [r7, #4]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	4613      	mov	r3, r2
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	00db      	lsls	r3, r3, #3
 80061e2:	440b      	add	r3, r1
 80061e4:	335c      	adds	r3, #92	; 0x5c
 80061e6:	2202      	movs	r2, #2
 80061e8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	015a      	lsls	r2, r3, #5
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	4413      	add	r3, r2
 80061f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	0151      	lsls	r1, r2, #5
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	440a      	add	r2, r1
 8006200:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006204:	f043 0302 	orr.w	r3, r3, #2
 8006208:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	b2d2      	uxtb	r2, r2
 8006212:	4611      	mov	r1, r2
 8006214:	4618      	mov	r0, r3
 8006216:	f004 fd1e 	bl	800ac56 <USB_HC_Halt>
}
 800621a:	e2d1      	b.n	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	015a      	lsls	r2, r3, #5
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	4413      	add	r3, r2
 8006224:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800622e:	2b40      	cmp	r3, #64	; 0x40
 8006230:	d13f      	bne.n	80062b2 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8006232:	6879      	ldr	r1, [r7, #4]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	4613      	mov	r3, r2
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	4413      	add	r3, r2
 800623c:	00db      	lsls	r3, r3, #3
 800623e:	440b      	add	r3, r1
 8006240:	335d      	adds	r3, #93	; 0x5d
 8006242:	2204      	movs	r2, #4
 8006244:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006246:	6879      	ldr	r1, [r7, #4]
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	4613      	mov	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	4413      	add	r3, r2
 8006250:	00db      	lsls	r3, r3, #3
 8006252:	440b      	add	r3, r1
 8006254:	333d      	adds	r3, #61	; 0x3d
 8006256:	2201      	movs	r2, #1
 8006258:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800625a:	6879      	ldr	r1, [r7, #4]
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	4613      	mov	r3, r2
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	4413      	add	r3, r2
 8006264:	00db      	lsls	r3, r3, #3
 8006266:	440b      	add	r3, r1
 8006268:	3358      	adds	r3, #88	; 0x58
 800626a:	2200      	movs	r2, #0
 800626c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	015a      	lsls	r2, r3, #5
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	4413      	add	r3, r2
 8006276:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	0151      	lsls	r1, r2, #5
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	440a      	add	r2, r1
 8006284:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006288:	f043 0302 	orr.w	r3, r3, #2
 800628c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	b2d2      	uxtb	r2, r2
 8006296:	4611      	mov	r1, r2
 8006298:	4618      	mov	r0, r3
 800629a:	f004 fcdc 	bl	800ac56 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	015a      	lsls	r2, r3, #5
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	4413      	add	r3, r2
 80062a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062aa:	461a      	mov	r2, r3
 80062ac:	2340      	movs	r3, #64	; 0x40
 80062ae:	6093      	str	r3, [r2, #8]
}
 80062b0:	e286      	b.n	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	015a      	lsls	r2, r3, #5
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	4413      	add	r3, r2
 80062ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062c8:	d122      	bne.n	8006310 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	015a      	lsls	r2, r3, #5
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	4413      	add	r3, r2
 80062d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	0151      	lsls	r1, r2, #5
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	440a      	add	r2, r1
 80062e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062e4:	f043 0302 	orr.w	r3, r3, #2
 80062e8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	b2d2      	uxtb	r2, r2
 80062f2:	4611      	mov	r1, r2
 80062f4:	4618      	mov	r0, r3
 80062f6:	f004 fcae 	bl	800ac56 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	015a      	lsls	r2, r3, #5
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	4413      	add	r3, r2
 8006302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006306:	461a      	mov	r2, r3
 8006308:	f44f 7300 	mov.w	r3, #512	; 0x200
 800630c:	6093      	str	r3, [r2, #8]
}
 800630e:	e257      	b.n	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	015a      	lsls	r2, r3, #5
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	4413      	add	r3, r2
 8006318:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	2b01      	cmp	r3, #1
 8006324:	d135      	bne.n	8006392 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006326:	6879      	ldr	r1, [r7, #4]
 8006328:	68fa      	ldr	r2, [r7, #12]
 800632a:	4613      	mov	r3, r2
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	4413      	add	r3, r2
 8006330:	00db      	lsls	r3, r3, #3
 8006332:	440b      	add	r3, r1
 8006334:	3358      	adds	r3, #88	; 0x58
 8006336:	2200      	movs	r2, #0
 8006338:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	015a      	lsls	r2, r3, #5
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	4413      	add	r3, r2
 8006342:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	0151      	lsls	r1, r2, #5
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	440a      	add	r2, r1
 8006350:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006354:	f043 0302 	orr.w	r3, r3, #2
 8006358:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	b2d2      	uxtb	r2, r2
 8006362:	4611      	mov	r1, r2
 8006364:	4618      	mov	r0, r3
 8006366:	f004 fc76 	bl	800ac56 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	015a      	lsls	r2, r3, #5
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	4413      	add	r3, r2
 8006372:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006376:	461a      	mov	r2, r3
 8006378:	2301      	movs	r3, #1
 800637a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800637c:	6879      	ldr	r1, [r7, #4]
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	4613      	mov	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	4413      	add	r3, r2
 8006386:	00db      	lsls	r3, r3, #3
 8006388:	440b      	add	r3, r1
 800638a:	335d      	adds	r3, #93	; 0x5d
 800638c:	2201      	movs	r2, #1
 800638e:	701a      	strb	r2, [r3, #0]
}
 8006390:	e216      	b.n	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	015a      	lsls	r2, r3, #5
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	4413      	add	r3, r2
 800639a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f003 0308 	and.w	r3, r3, #8
 80063a4:	2b08      	cmp	r3, #8
 80063a6:	d12b      	bne.n	8006400 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	015a      	lsls	r2, r3, #5
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	4413      	add	r3, r2
 80063b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063b4:	461a      	mov	r2, r3
 80063b6:	2308      	movs	r3, #8
 80063b8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	0151      	lsls	r1, r2, #5
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	440a      	add	r2, r1
 80063d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063d4:	f043 0302 	orr.w	r3, r3, #2
 80063d8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	b2d2      	uxtb	r2, r2
 80063e2:	4611      	mov	r1, r2
 80063e4:	4618      	mov	r0, r3
 80063e6:	f004 fc36 	bl	800ac56 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80063ea:	6879      	ldr	r1, [r7, #4]
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	4613      	mov	r3, r2
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	4413      	add	r3, r2
 80063f4:	00db      	lsls	r3, r3, #3
 80063f6:	440b      	add	r3, r1
 80063f8:	335d      	adds	r3, #93	; 0x5d
 80063fa:	2205      	movs	r2, #5
 80063fc:	701a      	strb	r2, [r3, #0]
}
 80063fe:	e1df      	b.n	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	015a      	lsls	r2, r3, #5
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	4413      	add	r3, r2
 8006408:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	f003 0310 	and.w	r3, r3, #16
 8006412:	2b10      	cmp	r3, #16
 8006414:	d135      	bne.n	8006482 <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006416:	6879      	ldr	r1, [r7, #4]
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	4613      	mov	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4413      	add	r3, r2
 8006420:	00db      	lsls	r3, r3, #3
 8006422:	440b      	add	r3, r1
 8006424:	3358      	adds	r3, #88	; 0x58
 8006426:	2200      	movs	r2, #0
 8006428:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800642a:	6879      	ldr	r1, [r7, #4]
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	4613      	mov	r3, r2
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	4413      	add	r3, r2
 8006434:	00db      	lsls	r3, r3, #3
 8006436:	440b      	add	r3, r1
 8006438:	335d      	adds	r3, #93	; 0x5d
 800643a:	2203      	movs	r2, #3
 800643c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	015a      	lsls	r2, r3, #5
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	4413      	add	r3, r2
 8006446:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	0151      	lsls	r1, r2, #5
 8006450:	693a      	ldr	r2, [r7, #16]
 8006452:	440a      	add	r2, r1
 8006454:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006458:	f043 0302 	orr.w	r3, r3, #2
 800645c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	b2d2      	uxtb	r2, r2
 8006466:	4611      	mov	r1, r2
 8006468:	4618      	mov	r0, r3
 800646a:	f004 fbf4 	bl	800ac56 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	015a      	lsls	r2, r3, #5
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	4413      	add	r3, r2
 8006476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800647a:	461a      	mov	r2, r3
 800647c:	2310      	movs	r3, #16
 800647e:	6093      	str	r3, [r2, #8]
}
 8006480:	e19e      	b.n	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	015a      	lsls	r2, r3, #5
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	4413      	add	r3, r2
 800648a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006494:	2b80      	cmp	r3, #128	; 0x80
 8006496:	d12b      	bne.n	80064f0 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	015a      	lsls	r2, r3, #5
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	4413      	add	r3, r2
 80064a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	0151      	lsls	r1, r2, #5
 80064aa:	693a      	ldr	r2, [r7, #16]
 80064ac:	440a      	add	r2, r1
 80064ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064b2:	f043 0302 	orr.w	r3, r3, #2
 80064b6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	b2d2      	uxtb	r2, r2
 80064c0:	4611      	mov	r1, r2
 80064c2:	4618      	mov	r0, r3
 80064c4:	f004 fbc7 	bl	800ac56 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80064c8:	6879      	ldr	r1, [r7, #4]
 80064ca:	68fa      	ldr	r2, [r7, #12]
 80064cc:	4613      	mov	r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	4413      	add	r3, r2
 80064d2:	00db      	lsls	r3, r3, #3
 80064d4:	440b      	add	r3, r1
 80064d6:	335d      	adds	r3, #93	; 0x5d
 80064d8:	2206      	movs	r2, #6
 80064da:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	015a      	lsls	r2, r3, #5
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	4413      	add	r3, r2
 80064e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064e8:	461a      	mov	r2, r3
 80064ea:	2380      	movs	r3, #128	; 0x80
 80064ec:	6093      	str	r3, [r2, #8]
}
 80064ee:	e167      	b.n	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	015a      	lsls	r2, r3, #5
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	4413      	add	r3, r2
 80064f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006506:	d135      	bne.n	8006574 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	015a      	lsls	r2, r3, #5
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	4413      	add	r3, r2
 8006510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	68fa      	ldr	r2, [r7, #12]
 8006518:	0151      	lsls	r1, r2, #5
 800651a:	693a      	ldr	r2, [r7, #16]
 800651c:	440a      	add	r2, r1
 800651e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006522:	f043 0302 	orr.w	r3, r3, #2
 8006526:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	b2d2      	uxtb	r2, r2
 8006530:	4611      	mov	r1, r2
 8006532:	4618      	mov	r0, r3
 8006534:	f004 fb8f 	bl	800ac56 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	015a      	lsls	r2, r3, #5
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	4413      	add	r3, r2
 8006540:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006544:	461a      	mov	r2, r3
 8006546:	2310      	movs	r3, #16
 8006548:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	015a      	lsls	r2, r3, #5
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	4413      	add	r3, r2
 8006552:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006556:	461a      	mov	r2, r3
 8006558:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800655c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800655e:	6879      	ldr	r1, [r7, #4]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	4613      	mov	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4413      	add	r3, r2
 8006568:	00db      	lsls	r3, r3, #3
 800656a:	440b      	add	r3, r1
 800656c:	335d      	adds	r3, #93	; 0x5d
 800656e:	2208      	movs	r2, #8
 8006570:	701a      	strb	r2, [r3, #0]
}
 8006572:	e125      	b.n	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	015a      	lsls	r2, r3, #5
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	4413      	add	r3, r2
 800657c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f003 0302 	and.w	r3, r3, #2
 8006586:	2b02      	cmp	r3, #2
 8006588:	f040 811a 	bne.w	80067c0 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	015a      	lsls	r2, r3, #5
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	4413      	add	r3, r2
 8006594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	0151      	lsls	r1, r2, #5
 800659e:	693a      	ldr	r2, [r7, #16]
 80065a0:	440a      	add	r2, r1
 80065a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065a6:	f023 0302 	bic.w	r3, r3, #2
 80065aa:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80065ac:	6879      	ldr	r1, [r7, #4]
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	4613      	mov	r3, r2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	4413      	add	r3, r2
 80065b6:	00db      	lsls	r3, r3, #3
 80065b8:	440b      	add	r3, r1
 80065ba:	335d      	adds	r3, #93	; 0x5d
 80065bc:	781b      	ldrb	r3, [r3, #0]
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d137      	bne.n	8006632 <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80065c2:	6879      	ldr	r1, [r7, #4]
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	4613      	mov	r3, r2
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	4413      	add	r3, r2
 80065cc:	00db      	lsls	r3, r3, #3
 80065ce:	440b      	add	r3, r1
 80065d0:	335c      	adds	r3, #92	; 0x5c
 80065d2:	2201      	movs	r2, #1
 80065d4:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80065d6:	6879      	ldr	r1, [r7, #4]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	4613      	mov	r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	4413      	add	r3, r2
 80065e0:	00db      	lsls	r3, r3, #3
 80065e2:	440b      	add	r3, r1
 80065e4:	333f      	adds	r3, #63	; 0x3f
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	2b02      	cmp	r3, #2
 80065ea:	d00b      	beq.n	8006604 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80065ec:	6879      	ldr	r1, [r7, #4]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	4613      	mov	r3, r2
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	4413      	add	r3, r2
 80065f6:	00db      	lsls	r3, r3, #3
 80065f8:	440b      	add	r3, r1
 80065fa:	333f      	adds	r3, #63	; 0x3f
 80065fc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80065fe:	2b03      	cmp	r3, #3
 8006600:	f040 80c5 	bne.w	800678e <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8006604:	6879      	ldr	r1, [r7, #4]
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	4613      	mov	r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	4413      	add	r3, r2
 800660e:	00db      	lsls	r3, r3, #3
 8006610:	440b      	add	r3, r1
 8006612:	3351      	adds	r3, #81	; 0x51
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	f083 0301 	eor.w	r3, r3, #1
 800661a:	b2d8      	uxtb	r0, r3
 800661c:	6879      	ldr	r1, [r7, #4]
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	4613      	mov	r3, r2
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	440b      	add	r3, r1
 800662a:	3351      	adds	r3, #81	; 0x51
 800662c:	4602      	mov	r2, r0
 800662e:	701a      	strb	r2, [r3, #0]
 8006630:	e0ad      	b.n	800678e <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006632:	6879      	ldr	r1, [r7, #4]
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	4613      	mov	r3, r2
 8006638:	009b      	lsls	r3, r3, #2
 800663a:	4413      	add	r3, r2
 800663c:	00db      	lsls	r3, r3, #3
 800663e:	440b      	add	r3, r1
 8006640:	335d      	adds	r3, #93	; 0x5d
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	2b03      	cmp	r3, #3
 8006646:	d10a      	bne.n	800665e <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006648:	6879      	ldr	r1, [r7, #4]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	4613      	mov	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	00db      	lsls	r3, r3, #3
 8006654:	440b      	add	r3, r1
 8006656:	335c      	adds	r3, #92	; 0x5c
 8006658:	2202      	movs	r2, #2
 800665a:	701a      	strb	r2, [r3, #0]
 800665c:	e097      	b.n	800678e <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800665e:	6879      	ldr	r1, [r7, #4]
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	4613      	mov	r3, r2
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	00db      	lsls	r3, r3, #3
 800666a:	440b      	add	r3, r1
 800666c:	335d      	adds	r3, #93	; 0x5d
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	2b04      	cmp	r3, #4
 8006672:	d10a      	bne.n	800668a <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006674:	6879      	ldr	r1, [r7, #4]
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	4613      	mov	r3, r2
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4413      	add	r3, r2
 800667e:	00db      	lsls	r3, r3, #3
 8006680:	440b      	add	r3, r1
 8006682:	335c      	adds	r3, #92	; 0x5c
 8006684:	2202      	movs	r2, #2
 8006686:	701a      	strb	r2, [r3, #0]
 8006688:	e081      	b.n	800678e <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800668a:	6879      	ldr	r1, [r7, #4]
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	4613      	mov	r3, r2
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	4413      	add	r3, r2
 8006694:	00db      	lsls	r3, r3, #3
 8006696:	440b      	add	r3, r1
 8006698:	335d      	adds	r3, #93	; 0x5d
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	2b05      	cmp	r3, #5
 800669e:	d10a      	bne.n	80066b6 <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80066a0:	6879      	ldr	r1, [r7, #4]
 80066a2:	68fa      	ldr	r2, [r7, #12]
 80066a4:	4613      	mov	r3, r2
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	4413      	add	r3, r2
 80066aa:	00db      	lsls	r3, r3, #3
 80066ac:	440b      	add	r3, r1
 80066ae:	335c      	adds	r3, #92	; 0x5c
 80066b0:	2205      	movs	r2, #5
 80066b2:	701a      	strb	r2, [r3, #0]
 80066b4:	e06b      	b.n	800678e <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80066b6:	6879      	ldr	r1, [r7, #4]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	4613      	mov	r3, r2
 80066bc:	009b      	lsls	r3, r3, #2
 80066be:	4413      	add	r3, r2
 80066c0:	00db      	lsls	r3, r3, #3
 80066c2:	440b      	add	r3, r1
 80066c4:	335d      	adds	r3, #93	; 0x5d
 80066c6:	781b      	ldrb	r3, [r3, #0]
 80066c8:	2b06      	cmp	r3, #6
 80066ca:	d00a      	beq.n	80066e2 <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80066cc:	6879      	ldr	r1, [r7, #4]
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	4613      	mov	r3, r2
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	4413      	add	r3, r2
 80066d6:	00db      	lsls	r3, r3, #3
 80066d8:	440b      	add	r3, r1
 80066da:	335d      	adds	r3, #93	; 0x5d
 80066dc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80066de:	2b08      	cmp	r3, #8
 80066e0:	d155      	bne.n	800678e <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 80066e2:	6879      	ldr	r1, [r7, #4]
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	4613      	mov	r3, r2
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	4413      	add	r3, r2
 80066ec:	00db      	lsls	r3, r3, #3
 80066ee:	440b      	add	r3, r1
 80066f0:	3358      	adds	r3, #88	; 0x58
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	1c59      	adds	r1, r3, #1
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	4613      	mov	r3, r2
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	4413      	add	r3, r2
 8006700:	00db      	lsls	r3, r3, #3
 8006702:	4403      	add	r3, r0
 8006704:	3358      	adds	r3, #88	; 0x58
 8006706:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006708:	6879      	ldr	r1, [r7, #4]
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	4613      	mov	r3, r2
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	4413      	add	r3, r2
 8006712:	00db      	lsls	r3, r3, #3
 8006714:	440b      	add	r3, r1
 8006716:	3358      	adds	r3, #88	; 0x58
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2b03      	cmp	r3, #3
 800671c:	d914      	bls.n	8006748 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800671e:	6879      	ldr	r1, [r7, #4]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	4613      	mov	r3, r2
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	4413      	add	r3, r2
 8006728:	00db      	lsls	r3, r3, #3
 800672a:	440b      	add	r3, r1
 800672c:	3358      	adds	r3, #88	; 0x58
 800672e:	2200      	movs	r2, #0
 8006730:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006732:	6879      	ldr	r1, [r7, #4]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	4613      	mov	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	00db      	lsls	r3, r3, #3
 800673e:	440b      	add	r3, r1
 8006740:	335c      	adds	r3, #92	; 0x5c
 8006742:	2204      	movs	r2, #4
 8006744:	701a      	strb	r2, [r3, #0]
 8006746:	e009      	b.n	800675c <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006748:	6879      	ldr	r1, [r7, #4]
 800674a:	68fa      	ldr	r2, [r7, #12]
 800674c:	4613      	mov	r3, r2
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	4413      	add	r3, r2
 8006752:	00db      	lsls	r3, r3, #3
 8006754:	440b      	add	r3, r1
 8006756:	335c      	adds	r3, #92	; 0x5c
 8006758:	2202      	movs	r2, #2
 800675a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	015a      	lsls	r2, r3, #5
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	4413      	add	r3, r2
 8006764:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006772:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800677a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	015a      	lsls	r2, r3, #5
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	4413      	add	r3, r2
 8006784:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006788:	461a      	mov	r2, r3
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	015a      	lsls	r2, r3, #5
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	4413      	add	r3, r2
 8006796:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800679a:	461a      	mov	r2, r3
 800679c:	2302      	movs	r3, #2
 800679e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	b2d8      	uxtb	r0, r3
 80067a4:	6879      	ldr	r1, [r7, #4]
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	4613      	mov	r3, r2
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4413      	add	r3, r2
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	440b      	add	r3, r1
 80067b2:	335c      	adds	r3, #92	; 0x5c
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	461a      	mov	r2, r3
 80067b8:	4601      	mov	r1, r0
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f005 fcfc 	bl	800c1b8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80067c0:	bf00      	nop
 80067c2:	3718      	adds	r7, #24
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b08a      	sub	sp, #40	; 0x28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d8:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	6a1b      	ldr	r3, [r3, #32]
 80067e0:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80067e2:	69fb      	ldr	r3, [r7, #28]
 80067e4:	f003 030f 	and.w	r3, r3, #15
 80067e8:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	0c5b      	lsrs	r3, r3, #17
 80067ee:	f003 030f 	and.w	r3, r3, #15
 80067f2:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	091b      	lsrs	r3, r3, #4
 80067f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80067fc:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	2b02      	cmp	r3, #2
 8006802:	d003      	beq.n	800680c <HCD_RXQLVL_IRQHandler+0x44>
 8006804:	2b05      	cmp	r3, #5
 8006806:	f000 8082 	beq.w	800690e <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800680a:	e083      	b.n	8006914 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d07f      	beq.n	8006912 <HCD_RXQLVL_IRQHandler+0x14a>
 8006812:	6879      	ldr	r1, [r7, #4]
 8006814:	69ba      	ldr	r2, [r7, #24]
 8006816:	4613      	mov	r3, r2
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	4413      	add	r3, r2
 800681c:	00db      	lsls	r3, r3, #3
 800681e:	440b      	add	r3, r1
 8006820:	3344      	adds	r3, #68	; 0x44
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d074      	beq.n	8006912 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6818      	ldr	r0, [r3, #0]
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	69ba      	ldr	r2, [r7, #24]
 8006830:	4613      	mov	r3, r2
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	4413      	add	r3, r2
 8006836:	00db      	lsls	r3, r3, #3
 8006838:	440b      	add	r3, r1
 800683a:	3344      	adds	r3, #68	; 0x44
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	b292      	uxth	r2, r2
 8006842:	4619      	mov	r1, r3
 8006844:	f003 fe83 	bl	800a54e <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006848:	6879      	ldr	r1, [r7, #4]
 800684a:	69ba      	ldr	r2, [r7, #24]
 800684c:	4613      	mov	r3, r2
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	00db      	lsls	r3, r3, #3
 8006854:	440b      	add	r3, r1
 8006856:	3344      	adds	r3, #68	; 0x44
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	18d1      	adds	r1, r2, r3
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	69ba      	ldr	r2, [r7, #24]
 8006862:	4613      	mov	r3, r2
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	4413      	add	r3, r2
 8006868:	00db      	lsls	r3, r3, #3
 800686a:	4403      	add	r3, r0
 800686c:	3344      	adds	r3, #68	; 0x44
 800686e:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8006870:	6879      	ldr	r1, [r7, #4]
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	4613      	mov	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	4413      	add	r3, r2
 800687a:	00db      	lsls	r3, r3, #3
 800687c:	440b      	add	r3, r1
 800687e:	334c      	adds	r3, #76	; 0x4c
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	18d1      	adds	r1, r2, r3
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	69ba      	ldr	r2, [r7, #24]
 800688a:	4613      	mov	r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	4413      	add	r3, r2
 8006890:	00db      	lsls	r3, r3, #3
 8006892:	4403      	add	r3, r0
 8006894:	334c      	adds	r3, #76	; 0x4c
 8006896:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	015a      	lsls	r2, r3, #5
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	4413      	add	r3, r2
 80068a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068a4:	691a      	ldr	r2, [r3, #16]
 80068a6:	4b1d      	ldr	r3, [pc, #116]	; (800691c <HCD_RXQLVL_IRQHandler+0x154>)
 80068a8:	4013      	ands	r3, r2
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d031      	beq.n	8006912 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	015a      	lsls	r2, r3, #5
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	4413      	add	r3, r2
 80068b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80068c4:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80068cc:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	015a      	lsls	r2, r3, #5
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	4413      	add	r3, r2
 80068d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068da:	461a      	mov	r2, r3
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80068e0:	6879      	ldr	r1, [r7, #4]
 80068e2:	69ba      	ldr	r2, [r7, #24]
 80068e4:	4613      	mov	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	00db      	lsls	r3, r3, #3
 80068ec:	440b      	add	r3, r1
 80068ee:	3350      	adds	r3, #80	; 0x50
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	f083 0301 	eor.w	r3, r3, #1
 80068f6:	b2d8      	uxtb	r0, r3
 80068f8:	6879      	ldr	r1, [r7, #4]
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	4613      	mov	r3, r2
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	4413      	add	r3, r2
 8006902:	00db      	lsls	r3, r3, #3
 8006904:	440b      	add	r3, r1
 8006906:	3350      	adds	r3, #80	; 0x50
 8006908:	4602      	mov	r2, r0
 800690a:	701a      	strb	r2, [r3, #0]
      break;
 800690c:	e001      	b.n	8006912 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800690e:	bf00      	nop
 8006910:	e000      	b.n	8006914 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8006912:	bf00      	nop
  }
}
 8006914:	bf00      	nop
 8006916:	3728      	adds	r7, #40	; 0x28
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	1ff80000 	.word	0x1ff80000

08006920 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800694c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b02      	cmp	r3, #2
 8006956:	d113      	bne.n	8006980 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f003 0301 	and.w	r3, r3, #1
 800695e:	2b01      	cmp	r3, #1
 8006960:	d10a      	bne.n	8006978 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	699a      	ldr	r2, [r3, #24]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8006970:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f005 fc04 	bl	800c180 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	f043 0302 	orr.w	r3, r3, #2
 800697e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f003 0308 	and.w	r3, r3, #8
 8006986:	2b08      	cmp	r3, #8
 8006988:	d147      	bne.n	8006a1a <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	f043 0308 	orr.w	r3, r3, #8
 8006990:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f003 0304 	and.w	r3, r3, #4
 8006998:	2b04      	cmp	r3, #4
 800699a:	d129      	bne.n	80069f0 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d113      	bne.n	80069cc <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80069aa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80069ae:	d106      	bne.n	80069be <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2102      	movs	r1, #2
 80069b6:	4618      	mov	r0, r3
 80069b8:	f003 fec6 	bl	800a748 <USB_InitFSLSPClkSel>
 80069bc:	e011      	b.n	80069e2 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2101      	movs	r1, #1
 80069c4:	4618      	mov	r0, r3
 80069c6:	f003 febf 	bl	800a748 <USB_InitFSLSPClkSel>
 80069ca:	e00a      	b.n	80069e2 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d106      	bne.n	80069e2 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069da:	461a      	mov	r2, r3
 80069dc:	f64e 2360 	movw	r3, #60000	; 0xea60
 80069e0:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f005 fbf6 	bl	800c1d4 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f005 fbc9 	bl	800c180 <HAL_HCD_Connect_Callback>
 80069ee:	e014      	b.n	8006a1a <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f005 fbfd 	bl	800c1f0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006a04:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006a08:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	699a      	ldr	r2, [r3, #24]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006a18:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f003 0320 	and.w	r3, r3, #32
 8006a20:	2b20      	cmp	r3, #32
 8006a22:	d103      	bne.n	8006a2c <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f043 0320 	orr.w	r3, r3, #32
 8006a2a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a32:	461a      	mov	r2, r3
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	6013      	str	r3, [r2, #0]
}
 8006a38:	bf00      	nop
 8006a3a:	3718      	adds	r7, #24
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e081      	b.n	8006b56 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d106      	bne.n	8006a6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f7fb fa00 	bl	8001e6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2224      	movs	r2, #36	; 0x24
 8006a70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f022 0201 	bic.w	r2, r2, #1
 8006a82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a90:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	689a      	ldr	r2, [r3, #8]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006aa0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d107      	bne.n	8006aba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	689a      	ldr	r2, [r3, #8]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ab6:	609a      	str	r2, [r3, #8]
 8006ab8:	e006      	b.n	8006ac8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689a      	ldr	r2, [r3, #8]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006ac6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d104      	bne.n	8006ada <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ad8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	6812      	ldr	r2, [r2, #0]
 8006ae4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006ae8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006aec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68da      	ldr	r2, [r3, #12]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006afc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	691a      	ldr	r2, [r3, #16]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	ea42 0103 	orr.w	r1, r2, r3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	021a      	lsls	r2, r3, #8
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	430a      	orrs	r2, r1
 8006b16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	69d9      	ldr	r1, [r3, #28]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a1a      	ldr	r2, [r3, #32]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	430a      	orrs	r2, r1
 8006b26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f042 0201 	orr.w	r2, r2, #1
 8006b36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2220      	movs	r2, #32
 8006b42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3708      	adds	r7, #8
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}

08006b5e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b5e:	b480      	push	{r7}
 8006b60:	b083      	sub	sp, #12
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
 8006b66:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b20      	cmp	r3, #32
 8006b72:	d138      	bne.n	8006be6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d101      	bne.n	8006b82 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006b7e:	2302      	movs	r3, #2
 8006b80:	e032      	b.n	8006be8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2224      	movs	r2, #36	; 0x24
 8006b8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f022 0201 	bic.w	r2, r2, #1
 8006ba0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006bb0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	6819      	ldr	r1, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	683a      	ldr	r2, [r7, #0]
 8006bbe:	430a      	orrs	r2, r1
 8006bc0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f042 0201 	orr.w	r2, r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2220      	movs	r2, #32
 8006bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006be2:	2300      	movs	r3, #0
 8006be4:	e000      	b.n	8006be8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006be6:	2302      	movs	r3, #2
  }
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b20      	cmp	r3, #32
 8006c08:	d139      	bne.n	8006c7e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d101      	bne.n	8006c18 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c14:	2302      	movs	r3, #2
 8006c16:	e033      	b.n	8006c80 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2224      	movs	r2, #36	; 0x24
 8006c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f022 0201 	bic.w	r2, r2, #1
 8006c36:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006c46:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	021b      	lsls	r3, r3, #8
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f042 0201 	orr.w	r2, r2, #1
 8006c68:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	e000      	b.n	8006c80 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006c7e:	2302      	movs	r3, #2
  }
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3714      	adds	r7, #20
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b086      	sub	sp, #24
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e0af      	b.n	8006dfe <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d106      	bne.n	8006cb8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f7fb f94e 	bl	8001f54 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2202      	movs	r2, #2
 8006cbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f022 0201 	bic.w	r2, r2, #1
 8006cce:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	617b      	str	r3, [r7, #20]
 8006cd4:	e00a      	b.n	8006cec <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	3304      	adds	r3, #4
 8006cde:	009b      	lsls	r3, r3, #2
 8006ce0:	4413      	add	r3, r2
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	3301      	adds	r3, #1
 8006cea:	617b      	str	r3, [r7, #20]
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	2b0f      	cmp	r3, #15
 8006cf0:	d9f1      	bls.n	8006cd6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	689a      	ldr	r2, [r3, #8]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f042 0204 	orr.w	r2, r2, #4
 8006d00:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	4b3f      	ldr	r3, [pc, #252]	; (8006e08 <HAL_LCD_Init+0x17c>)
 8006d0a:	4013      	ands	r3, r2
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	6851      	ldr	r1, [r2, #4]
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	6892      	ldr	r2, [r2, #8]
 8006d14:	4311      	orrs	r1, r2
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006d1a:	4311      	orrs	r1, r2
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006d20:	4311      	orrs	r1, r2
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	69d2      	ldr	r2, [r2, #28]
 8006d26:	4311      	orrs	r1, r2
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	6a12      	ldr	r2, [r2, #32]
 8006d2c:	4311      	orrs	r1, r2
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	6992      	ldr	r2, [r2, #24]
 8006d32:	4311      	orrs	r1, r2
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006d38:	4311      	orrs	r1, r2
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	6812      	ldr	r2, [r2, #0]
 8006d3e:	430b      	orrs	r3, r1
 8006d40:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f94c 	bl	8006fe0 <LCD_WaitForSynchro>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8006d4c:	7cfb      	ldrb	r3, [r7, #19]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d001      	beq.n	8006d56 <HAL_LCD_Init+0xca>
  {
    return status;
 8006d52:	7cfb      	ldrb	r3, [r7, #19]
 8006d54:	e053      	b.n	8006dfe <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	68da      	ldr	r2, [r3, #12]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	431a      	orrs	r2, r3
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	695b      	ldr	r3, [r3, #20]
 8006d6e:	431a      	orrs	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d74:	431a      	orrs	r2, r3
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	430a      	orrs	r2, r1
 8006d7c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f042 0201 	orr.w	r2, r2, #1
 8006d8c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006d8e:	f7fc f9c5 	bl	800311c <HAL_GetTick>
 8006d92:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006d94:	e00c      	b.n	8006db0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006d96:	f7fc f9c1 	bl	800311c <HAL_GetTick>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006da4:	d904      	bls.n	8006db0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2208      	movs	r2, #8
 8006daa:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006dac:	2303      	movs	r3, #3
 8006dae:	e026      	b.n	8006dfe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f003 0301 	and.w	r3, r3, #1
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d1eb      	bne.n	8006d96 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006dbe:	f7fc f9ad 	bl	800311c <HAL_GetTick>
 8006dc2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006dc4:	e00c      	b.n	8006de0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006dc6:	f7fc f9a9 	bl	800311c <HAL_GetTick>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	1ad3      	subs	r3, r2, r3
 8006dd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006dd4:	d904      	bls.n	8006de0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2210      	movs	r2, #16
 8006dda:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e00e      	b.n	8006dfe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f003 0310 	and.w	r3, r3, #16
 8006dea:	2b10      	cmp	r3, #16
 8006dec:	d1eb      	bne.n	8006dc6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8006dfc:	7cfb      	ldrb	r3, [r7, #19]
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3718      	adds	r7, #24
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	fc00000e 	.word	0xfc00000e

08006e0c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e20:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006e22:	7dfb      	ldrb	r3, [r7, #23]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d002      	beq.n	8006e2e <HAL_LCD_Write+0x22>
 8006e28:	7dfb      	ldrb	r3, [r7, #23]
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	d144      	bne.n	8006eb8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d12a      	bne.n	8006e90 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d101      	bne.n	8006e48 <HAL_LCD_Write+0x3c>
 8006e44:	2302      	movs	r3, #2
 8006e46:	e038      	b.n	8006eba <HAL_LCD_Write+0xae>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2202      	movs	r2, #2
 8006e54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8006e58:	f7fc f960 	bl	800311c <HAL_GetTick>
 8006e5c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006e5e:	e010      	b.n	8006e82 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006e60:	f7fc f95c 	bl	800311c <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e6e:	d908      	bls.n	8006e82 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2202      	movs	r2, #2
 8006e74:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e01b      	b.n	8006eba <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	f003 0304 	and.w	r3, r3, #4
 8006e8c:	2b04      	cmp	r3, #4
 8006e8e:	d0e7      	beq.n	8006e60 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	3304      	adds	r3, #4
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	4413      	add	r3, r2
 8006e9c:	685a      	ldr	r2, [r3, #4]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	401a      	ands	r2, r3
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6819      	ldr	r1, [r3, #0]
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	431a      	orrs	r2, r3
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	3304      	adds	r3, #4
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	440b      	add	r3, r1
 8006eb2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	e000      	b.n	8006eba <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
  }
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3718      	adds	r7, #24
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}

08006ec2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b086      	sub	sp, #24
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ed4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006ed6:	7cbb      	ldrb	r3, [r7, #18]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d002      	beq.n	8006ee2 <HAL_LCD_Clear+0x20>
 8006edc:	7cbb      	ldrb	r3, [r7, #18]
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d140      	bne.n	8006f64 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d101      	bne.n	8006ef0 <HAL_LCD_Clear+0x2e>
 8006eec:	2302      	movs	r3, #2
 8006eee:	e03a      	b.n	8006f66 <HAL_LCD_Clear+0xa4>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2202      	movs	r2, #2
 8006efc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8006f00:	f7fc f90c 	bl	800311c <HAL_GetTick>
 8006f04:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006f06:	e010      	b.n	8006f2a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006f08:	f7fc f908 	bl	800311c <HAL_GetTick>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	1ad3      	subs	r3, r2, r3
 8006f12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f16:	d908      	bls.n	8006f2a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2202      	movs	r2, #2
 8006f1c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e01d      	b.n	8006f66 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	f003 0304 	and.w	r3, r3, #4
 8006f34:	2b04      	cmp	r3, #4
 8006f36:	d0e7      	beq.n	8006f08 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006f38:	2300      	movs	r3, #0
 8006f3a:	617b      	str	r3, [r7, #20]
 8006f3c:	e00a      	b.n	8006f54 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	3304      	adds	r3, #4
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	4413      	add	r3, r2
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	3301      	adds	r3, #1
 8006f52:	617b      	str	r3, [r7, #20]
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	2b0f      	cmp	r3, #15
 8006f58:	d9f1      	bls.n	8006f3e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 f807 	bl	8006f6e <HAL_LCD_UpdateDisplayRequest>
 8006f60:	4603      	mov	r3, r0
 8006f62:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8006f64:	7cfb      	ldrb	r3, [r7, #19]
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3718      	adds	r7, #24
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}

08006f6e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8006f6e:	b580      	push	{r7, lr}
 8006f70:	b084      	sub	sp, #16
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2208      	movs	r2, #8
 8006f7c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	689a      	ldr	r2, [r3, #8]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f042 0204 	orr.w	r2, r2, #4
 8006f8c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006f8e:	f7fc f8c5 	bl	800311c <HAL_GetTick>
 8006f92:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006f94:	e010      	b.n	8006fb8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006f96:	f7fc f8c1 	bl	800311c <HAL_GetTick>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	1ad3      	subs	r3, r2, r3
 8006fa0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fa4:	d908      	bls.n	8006fb8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2204      	movs	r2, #4
 8006faa:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8006fb4:	2303      	movs	r3, #3
 8006fb6:	e00f      	b.n	8006fd8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	f003 0308 	and.w	r3, r3, #8
 8006fc2:	2b08      	cmp	r3, #8
 8006fc4:	d1e7      	bne.n	8006f96 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006fd6:	2300      	movs	r3, #0
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3710      	adds	r7, #16
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b084      	sub	sp, #16
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006fe8:	f7fc f898 	bl	800311c <HAL_GetTick>
 8006fec:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006fee:	e00c      	b.n	800700a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006ff0:	f7fc f894 	bl	800311c <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ffe:	d904      	bls.n	800700a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e007      	b.n	800701a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f003 0320 	and.w	r3, r3, #32
 8007014:	2b20      	cmp	r3, #32
 8007016:	d1eb      	bne.n	8006ff0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
	...

08007024 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007024:	b480      	push	{r7}
 8007026:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007028:	4b05      	ldr	r3, [pc, #20]	; (8007040 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a04      	ldr	r2, [pc, #16]	; (8007040 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800702e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007032:	6013      	str	r3, [r2, #0]
}
 8007034:	bf00      	nop
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr
 800703e:	bf00      	nop
 8007040:	40007000 	.word	0x40007000

08007044 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007044:	b480      	push	{r7}
 8007046:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007048:	4b04      	ldr	r3, [pc, #16]	; (800705c <HAL_PWREx_GetVoltageRange+0x18>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007050:	4618      	mov	r0, r3
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	40007000 	.word	0x40007000

08007060 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007060:	b480      	push	{r7}
 8007062:	b085      	sub	sp, #20
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800706e:	d130      	bne.n	80070d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007070:	4b23      	ldr	r3, [pc, #140]	; (8007100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007078:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800707c:	d038      	beq.n	80070f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800707e:	4b20      	ldr	r3, [pc, #128]	; (8007100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007086:	4a1e      	ldr	r2, [pc, #120]	; (8007100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007088:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800708c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800708e:	4b1d      	ldr	r3, [pc, #116]	; (8007104 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2232      	movs	r2, #50	; 0x32
 8007094:	fb02 f303 	mul.w	r3, r2, r3
 8007098:	4a1b      	ldr	r2, [pc, #108]	; (8007108 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800709a:	fba2 2303 	umull	r2, r3, r2, r3
 800709e:	0c9b      	lsrs	r3, r3, #18
 80070a0:	3301      	adds	r3, #1
 80070a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070a4:	e002      	b.n	80070ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	3b01      	subs	r3, #1
 80070aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070ac:	4b14      	ldr	r3, [pc, #80]	; (8007100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070ae:	695b      	ldr	r3, [r3, #20]
 80070b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070b8:	d102      	bne.n	80070c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d1f2      	bne.n	80070a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80070c0:	4b0f      	ldr	r3, [pc, #60]	; (8007100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070c2:	695b      	ldr	r3, [r3, #20]
 80070c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070cc:	d110      	bne.n	80070f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80070ce:	2303      	movs	r3, #3
 80070d0:	e00f      	b.n	80070f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80070d2:	4b0b      	ldr	r3, [pc, #44]	; (8007100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80070da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070de:	d007      	beq.n	80070f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80070e0:	4b07      	ldr	r3, [pc, #28]	; (8007100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80070e8:	4a05      	ldr	r2, [pc, #20]	; (8007100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80070ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3714      	adds	r7, #20
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop
 8007100:	40007000 	.word	0x40007000
 8007104:	20000004 	.word	0x20000004
 8007108:	431bde83 	.word	0x431bde83

0800710c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800710c:	b480      	push	{r7}
 800710e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8007110:	4b05      	ldr	r3, [pc, #20]	; (8007128 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	4a04      	ldr	r2, [pc, #16]	; (8007128 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007116:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800711a:	6053      	str	r3, [r2, #4]
}
 800711c:	bf00      	nop
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr
 8007126:	bf00      	nop
 8007128:	40007000 	.word	0x40007000

0800712c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b086      	sub	sp, #24
 8007130:	af02      	add	r7, sp, #8
 8007132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007134:	f7fb fff2 	bl	800311c <HAL_GetTick>
 8007138:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d101      	bne.n	8007144 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e06f      	b.n	8007224 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800714a:	b2db      	uxtb	r3, r3
 800714c:	2b01      	cmp	r3, #1
 800714e:	d101      	bne.n	8007154 <HAL_QSPI_Init+0x28>
 8007150:	2302      	movs	r3, #2
 8007152:	e067      	b.n	8007224 <HAL_QSPI_Init+0xf8>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10b      	bne.n	8007180 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f7fa ff91 	bl	8002098 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007176:	f241 3188 	movw	r1, #5000	; 0x1388
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 f858 	bl	8007230 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	3b01      	subs	r3, #1
 8007190:	021a      	lsls	r2, r3, #8
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	430a      	orrs	r2, r1
 8007198:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800719e:	9300      	str	r3, [sp, #0]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2200      	movs	r2, #0
 80071a4:	2120      	movs	r1, #32
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 f850 	bl	800724c <QSPI_WaitFlagStateUntilTimeout>
 80071ac:	4603      	mov	r3, r0
 80071ae:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80071b0:	7afb      	ldrb	r3, [r7, #11]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d131      	bne.n	800721a <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80071c0:	f023 0310 	bic.w	r3, r3, #16
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	6852      	ldr	r2, [r2, #4]
 80071c8:	0611      	lsls	r1, r2, #24
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	68d2      	ldr	r2, [r2, #12]
 80071ce:	4311      	orrs	r1, r2
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	6812      	ldr	r2, [r2, #0]
 80071d4:	430b      	orrs	r3, r1
 80071d6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	685a      	ldr	r2, [r3, #4]
 80071de:	4b13      	ldr	r3, [pc, #76]	; (800722c <HAL_QSPI_Init+0x100>)
 80071e0:	4013      	ands	r3, r2
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	6912      	ldr	r2, [r2, #16]
 80071e6:	0411      	lsls	r1, r2, #16
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	6952      	ldr	r2, [r2, #20]
 80071ec:	4311      	orrs	r1, r2
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	6992      	ldr	r2, [r2, #24]
 80071f2:	4311      	orrs	r1, r2
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	6812      	ldr	r2, [r2, #0]
 80071f8:	430b      	orrs	r3, r1
 80071fa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f042 0201 	orr.w	r2, r2, #1
 800720a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8007222:	7afb      	ldrb	r3, [r7, #11]
}
 8007224:	4618      	mov	r0, r3
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	ffe0f8fe 	.word	0xffe0f8fe

08007230 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	683a      	ldr	r2, [r7, #0]
 800723e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	60b9      	str	r1, [r7, #8]
 8007256:	603b      	str	r3, [r7, #0]
 8007258:	4613      	mov	r3, r2
 800725a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800725c:	e01a      	b.n	8007294 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007264:	d016      	beq.n	8007294 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007266:	f7fb ff59 	bl	800311c <HAL_GetTick>
 800726a:	4602      	mov	r2, r0
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	69ba      	ldr	r2, [r7, #24]
 8007272:	429a      	cmp	r2, r3
 8007274:	d302      	bcc.n	800727c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d10b      	bne.n	8007294 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2204      	movs	r2, #4
 8007280:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007288:	f043 0201 	orr.w	r2, r3, #1
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	e00e      	b.n	80072b2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	689a      	ldr	r2, [r3, #8]
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	4013      	ands	r3, r2
 800729e:	2b00      	cmp	r3, #0
 80072a0:	bf14      	ite	ne
 80072a2:	2301      	movne	r3, #1
 80072a4:	2300      	moveq	r3, #0
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	461a      	mov	r2, r3
 80072aa:	79fb      	ldrb	r3, [r7, #7]
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d1d6      	bne.n	800725e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
	...

080072bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b088      	sub	sp, #32
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d101      	bne.n	80072ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e39d      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072ce:	4ba4      	ldr	r3, [pc, #656]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f003 030c 	and.w	r3, r3, #12
 80072d6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80072d8:	4ba1      	ldr	r3, [pc, #644]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	f003 0303 	and.w	r3, r3, #3
 80072e0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0310 	and.w	r3, r3, #16
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f000 80e1 	beq.w	80074b2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d007      	beq.n	8007306 <HAL_RCC_OscConfig+0x4a>
 80072f6:	69bb      	ldr	r3, [r7, #24]
 80072f8:	2b0c      	cmp	r3, #12
 80072fa:	f040 8088 	bne.w	800740e <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	2b01      	cmp	r3, #1
 8007302:	f040 8084 	bne.w	800740e <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007306:	4b96      	ldr	r3, [pc, #600]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 0302 	and.w	r3, r3, #2
 800730e:	2b00      	cmp	r3, #0
 8007310:	d005      	beq.n	800731e <HAL_RCC_OscConfig+0x62>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	699b      	ldr	r3, [r3, #24]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d101      	bne.n	800731e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e375      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a1a      	ldr	r2, [r3, #32]
 8007322:	4b8f      	ldr	r3, [pc, #572]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 0308 	and.w	r3, r3, #8
 800732a:	2b00      	cmp	r3, #0
 800732c:	d004      	beq.n	8007338 <HAL_RCC_OscConfig+0x7c>
 800732e:	4b8c      	ldr	r3, [pc, #560]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007336:	e005      	b.n	8007344 <HAL_RCC_OscConfig+0x88>
 8007338:	4b89      	ldr	r3, [pc, #548]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800733a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800733e:	091b      	lsrs	r3, r3, #4
 8007340:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007344:	4293      	cmp	r3, r2
 8007346:	d223      	bcs.n	8007390 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6a1b      	ldr	r3, [r3, #32]
 800734c:	4618      	mov	r0, r3
 800734e:	f000 fd09 	bl	8007d64 <RCC_SetFlashLatencyFromMSIRange>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d001      	beq.n	800735c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e356      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800735c:	4b80      	ldr	r3, [pc, #512]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a7f      	ldr	r2, [pc, #508]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007362:	f043 0308 	orr.w	r3, r3, #8
 8007366:	6013      	str	r3, [r2, #0]
 8007368:	4b7d      	ldr	r3, [pc, #500]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a1b      	ldr	r3, [r3, #32]
 8007374:	497a      	ldr	r1, [pc, #488]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007376:	4313      	orrs	r3, r2
 8007378:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800737a:	4b79      	ldr	r3, [pc, #484]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	69db      	ldr	r3, [r3, #28]
 8007386:	021b      	lsls	r3, r3, #8
 8007388:	4975      	ldr	r1, [pc, #468]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800738a:	4313      	orrs	r3, r2
 800738c:	604b      	str	r3, [r1, #4]
 800738e:	e022      	b.n	80073d6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007390:	4b73      	ldr	r3, [pc, #460]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a72      	ldr	r2, [pc, #456]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007396:	f043 0308 	orr.w	r3, r3, #8
 800739a:	6013      	str	r3, [r2, #0]
 800739c:	4b70      	ldr	r3, [pc, #448]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6a1b      	ldr	r3, [r3, #32]
 80073a8:	496d      	ldr	r1, [pc, #436]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80073aa:	4313      	orrs	r3, r2
 80073ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80073ae:	4b6c      	ldr	r3, [pc, #432]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	69db      	ldr	r3, [r3, #28]
 80073ba:	021b      	lsls	r3, r3, #8
 80073bc:	4968      	ldr	r1, [pc, #416]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80073be:	4313      	orrs	r3, r2
 80073c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a1b      	ldr	r3, [r3, #32]
 80073c6:	4618      	mov	r0, r3
 80073c8:	f000 fccc 	bl	8007d64 <RCC_SetFlashLatencyFromMSIRange>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d001      	beq.n	80073d6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e319      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80073d6:	f000 fc03 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 80073da:	4601      	mov	r1, r0
 80073dc:	4b60      	ldr	r3, [pc, #384]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	091b      	lsrs	r3, r3, #4
 80073e2:	f003 030f 	and.w	r3, r3, #15
 80073e6:	4a5f      	ldr	r2, [pc, #380]	; (8007564 <HAL_RCC_OscConfig+0x2a8>)
 80073e8:	5cd3      	ldrb	r3, [r2, r3]
 80073ea:	f003 031f 	and.w	r3, r3, #31
 80073ee:	fa21 f303 	lsr.w	r3, r1, r3
 80073f2:	4a5d      	ldr	r2, [pc, #372]	; (8007568 <HAL_RCC_OscConfig+0x2ac>)
 80073f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80073f6:	4b5d      	ldr	r3, [pc, #372]	; (800756c <HAL_RCC_OscConfig+0x2b0>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fb fe42 	bl	8003084 <HAL_InitTick>
 8007400:	4603      	mov	r3, r0
 8007402:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007404:	7bfb      	ldrb	r3, [r7, #15]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d052      	beq.n	80074b0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 800740a:	7bfb      	ldrb	r3, [r7, #15]
 800740c:	e2fd      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	699b      	ldr	r3, [r3, #24]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d032      	beq.n	800747c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007416:	4b52      	ldr	r3, [pc, #328]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a51      	ldr	r2, [pc, #324]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800741c:	f043 0301 	orr.w	r3, r3, #1
 8007420:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007422:	f7fb fe7b 	bl	800311c <HAL_GetTick>
 8007426:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007428:	e008      	b.n	800743c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800742a:	f7fb fe77 	bl	800311c <HAL_GetTick>
 800742e:	4602      	mov	r2, r0
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	1ad3      	subs	r3, r2, r3
 8007434:	2b02      	cmp	r3, #2
 8007436:	d901      	bls.n	800743c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8007438:	2303      	movs	r3, #3
 800743a:	e2e6      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800743c:	4b48      	ldr	r3, [pc, #288]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 0302 	and.w	r3, r3, #2
 8007444:	2b00      	cmp	r3, #0
 8007446:	d0f0      	beq.n	800742a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007448:	4b45      	ldr	r3, [pc, #276]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a44      	ldr	r2, [pc, #272]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800744e:	f043 0308 	orr.w	r3, r3, #8
 8007452:	6013      	str	r3, [r2, #0]
 8007454:	4b42      	ldr	r3, [pc, #264]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6a1b      	ldr	r3, [r3, #32]
 8007460:	493f      	ldr	r1, [pc, #252]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007462:	4313      	orrs	r3, r2
 8007464:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007466:	4b3e      	ldr	r3, [pc, #248]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	69db      	ldr	r3, [r3, #28]
 8007472:	021b      	lsls	r3, r3, #8
 8007474:	493a      	ldr	r1, [pc, #232]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007476:	4313      	orrs	r3, r2
 8007478:	604b      	str	r3, [r1, #4]
 800747a:	e01a      	b.n	80074b2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800747c:	4b38      	ldr	r3, [pc, #224]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a37      	ldr	r2, [pc, #220]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007482:	f023 0301 	bic.w	r3, r3, #1
 8007486:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007488:	f7fb fe48 	bl	800311c <HAL_GetTick>
 800748c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800748e:	e008      	b.n	80074a2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007490:	f7fb fe44 	bl	800311c <HAL_GetTick>
 8007494:	4602      	mov	r2, r0
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	1ad3      	subs	r3, r2, r3
 800749a:	2b02      	cmp	r3, #2
 800749c:	d901      	bls.n	80074a2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	e2b3      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80074a2:	4b2f      	ldr	r3, [pc, #188]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d1f0      	bne.n	8007490 <HAL_RCC_OscConfig+0x1d4>
 80074ae:	e000      	b.n	80074b2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80074b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d074      	beq.n	80075a8 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80074be:	69bb      	ldr	r3, [r7, #24]
 80074c0:	2b08      	cmp	r3, #8
 80074c2:	d005      	beq.n	80074d0 <HAL_RCC_OscConfig+0x214>
 80074c4:	69bb      	ldr	r3, [r7, #24]
 80074c6:	2b0c      	cmp	r3, #12
 80074c8:	d10e      	bne.n	80074e8 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	2b03      	cmp	r3, #3
 80074ce:	d10b      	bne.n	80074e8 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074d0:	4b23      	ldr	r3, [pc, #140]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d064      	beq.n	80075a6 <HAL_RCC_OscConfig+0x2ea>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d160      	bne.n	80075a6 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	e290      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074f0:	d106      	bne.n	8007500 <HAL_RCC_OscConfig+0x244>
 80074f2:	4b1b      	ldr	r3, [pc, #108]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a1a      	ldr	r2, [pc, #104]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 80074f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074fc:	6013      	str	r3, [r2, #0]
 80074fe:	e01d      	b.n	800753c <HAL_RCC_OscConfig+0x280>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007508:	d10c      	bne.n	8007524 <HAL_RCC_OscConfig+0x268>
 800750a:	4b15      	ldr	r3, [pc, #84]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a14      	ldr	r2, [pc, #80]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007510:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007514:	6013      	str	r3, [r2, #0]
 8007516:	4b12      	ldr	r3, [pc, #72]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a11      	ldr	r2, [pc, #68]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800751c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007520:	6013      	str	r3, [r2, #0]
 8007522:	e00b      	b.n	800753c <HAL_RCC_OscConfig+0x280>
 8007524:	4b0e      	ldr	r3, [pc, #56]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a0d      	ldr	r2, [pc, #52]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 800752a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800752e:	6013      	str	r3, [r2, #0]
 8007530:	4b0b      	ldr	r3, [pc, #44]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a0a      	ldr	r2, [pc, #40]	; (8007560 <HAL_RCC_OscConfig+0x2a4>)
 8007536:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800753a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d01c      	beq.n	800757e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007544:	f7fb fdea 	bl	800311c <HAL_GetTick>
 8007548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800754a:	e011      	b.n	8007570 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800754c:	f7fb fde6 	bl	800311c <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	2b64      	cmp	r3, #100	; 0x64
 8007558:	d90a      	bls.n	8007570 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800755a:	2303      	movs	r3, #3
 800755c:	e255      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
 800755e:	bf00      	nop
 8007560:	40021000 	.word	0x40021000
 8007564:	0800c82c 	.word	0x0800c82c
 8007568:	20000004 	.word	0x20000004
 800756c:	2000001c 	.word	0x2000001c
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007570:	4bae      	ldr	r3, [pc, #696]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007578:	2b00      	cmp	r3, #0
 800757a:	d0e7      	beq.n	800754c <HAL_RCC_OscConfig+0x290>
 800757c:	e014      	b.n	80075a8 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800757e:	f7fb fdcd 	bl	800311c <HAL_GetTick>
 8007582:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007584:	e008      	b.n	8007598 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007586:	f7fb fdc9 	bl	800311c <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	2b64      	cmp	r3, #100	; 0x64
 8007592:	d901      	bls.n	8007598 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e238      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007598:	4ba4      	ldr	r3, [pc, #656]	; (800782c <HAL_RCC_OscConfig+0x570>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d1f0      	bne.n	8007586 <HAL_RCC_OscConfig+0x2ca>
 80075a4:	e000      	b.n	80075a8 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075a6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0302 	and.w	r3, r3, #2
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d060      	beq.n	8007676 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	2b04      	cmp	r3, #4
 80075b8:	d005      	beq.n	80075c6 <HAL_RCC_OscConfig+0x30a>
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	2b0c      	cmp	r3, #12
 80075be:	d119      	bne.n	80075f4 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d116      	bne.n	80075f4 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075c6:	4b99      	ldr	r3, [pc, #612]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d005      	beq.n	80075de <HAL_RCC_OscConfig+0x322>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	68db      	ldr	r3, [r3, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d101      	bne.n	80075de <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e215      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075de:	4b93      	ldr	r3, [pc, #588]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	061b      	lsls	r3, r3, #24
 80075ec:	498f      	ldr	r1, [pc, #572]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80075ee:	4313      	orrs	r3, r2
 80075f0:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075f2:	e040      	b.n	8007676 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d023      	beq.n	8007644 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80075fc:	4b8b      	ldr	r3, [pc, #556]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a8a      	ldr	r2, [pc, #552]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007602:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007608:	f7fb fd88 	bl	800311c <HAL_GetTick>
 800760c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800760e:	e008      	b.n	8007622 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007610:	f7fb fd84 	bl	800311c <HAL_GetTick>
 8007614:	4602      	mov	r2, r0
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	2b02      	cmp	r3, #2
 800761c:	d901      	bls.n	8007622 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	e1f3      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007622:	4b82      	ldr	r3, [pc, #520]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800762a:	2b00      	cmp	r3, #0
 800762c:	d0f0      	beq.n	8007610 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800762e:	4b7f      	ldr	r3, [pc, #508]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	061b      	lsls	r3, r3, #24
 800763c:	497b      	ldr	r1, [pc, #492]	; (800782c <HAL_RCC_OscConfig+0x570>)
 800763e:	4313      	orrs	r3, r2
 8007640:	604b      	str	r3, [r1, #4]
 8007642:	e018      	b.n	8007676 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007644:	4b79      	ldr	r3, [pc, #484]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a78      	ldr	r2, [pc, #480]	; (800782c <HAL_RCC_OscConfig+0x570>)
 800764a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800764e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007650:	f7fb fd64 	bl	800311c <HAL_GetTick>
 8007654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007656:	e008      	b.n	800766a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007658:	f7fb fd60 	bl	800311c <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	2b02      	cmp	r3, #2
 8007664:	d901      	bls.n	800766a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8007666:	2303      	movs	r3, #3
 8007668:	e1cf      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800766a:	4b70      	ldr	r3, [pc, #448]	; (800782c <HAL_RCC_OscConfig+0x570>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007672:	2b00      	cmp	r3, #0
 8007674:	d1f0      	bne.n	8007658 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f003 0308 	and.w	r3, r3, #8
 800767e:	2b00      	cmp	r3, #0
 8007680:	d03c      	beq.n	80076fc <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d01c      	beq.n	80076c4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800768a:	4b68      	ldr	r3, [pc, #416]	; (800782c <HAL_RCC_OscConfig+0x570>)
 800768c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007690:	4a66      	ldr	r2, [pc, #408]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007692:	f043 0301 	orr.w	r3, r3, #1
 8007696:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800769a:	f7fb fd3f 	bl	800311c <HAL_GetTick>
 800769e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076a0:	e008      	b.n	80076b4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076a2:	f7fb fd3b 	bl	800311c <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d901      	bls.n	80076b4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80076b0:	2303      	movs	r3, #3
 80076b2:	e1aa      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076b4:	4b5d      	ldr	r3, [pc, #372]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80076b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0ef      	beq.n	80076a2 <HAL_RCC_OscConfig+0x3e6>
 80076c2:	e01b      	b.n	80076fc <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076c4:	4b59      	ldr	r3, [pc, #356]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80076c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076ca:	4a58      	ldr	r2, [pc, #352]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80076cc:	f023 0301 	bic.w	r3, r3, #1
 80076d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076d4:	f7fb fd22 	bl	800311c <HAL_GetTick>
 80076d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80076da:	e008      	b.n	80076ee <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076dc:	f7fb fd1e 	bl	800311c <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	2b02      	cmp	r3, #2
 80076e8:	d901      	bls.n	80076ee <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	e18d      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80076ee:	4b4f      	ldr	r3, [pc, #316]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80076f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1ef      	bne.n	80076dc <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 0304 	and.w	r3, r3, #4
 8007704:	2b00      	cmp	r3, #0
 8007706:	f000 80a5 	beq.w	8007854 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800770a:	2300      	movs	r3, #0
 800770c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800770e:	4b47      	ldr	r3, [pc, #284]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007716:	2b00      	cmp	r3, #0
 8007718:	d10d      	bne.n	8007736 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800771a:	4b44      	ldr	r3, [pc, #272]	; (800782c <HAL_RCC_OscConfig+0x570>)
 800771c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800771e:	4a43      	ldr	r2, [pc, #268]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007724:	6593      	str	r3, [r2, #88]	; 0x58
 8007726:	4b41      	ldr	r3, [pc, #260]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800772a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800772e:	60bb      	str	r3, [r7, #8]
 8007730:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007732:	2301      	movs	r3, #1
 8007734:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007736:	4b3e      	ldr	r3, [pc, #248]	; (8007830 <HAL_RCC_OscConfig+0x574>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800773e:	2b00      	cmp	r3, #0
 8007740:	d118      	bne.n	8007774 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007742:	4b3b      	ldr	r3, [pc, #236]	; (8007830 <HAL_RCC_OscConfig+0x574>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a3a      	ldr	r2, [pc, #232]	; (8007830 <HAL_RCC_OscConfig+0x574>)
 8007748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800774c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800774e:	f7fb fce5 	bl	800311c <HAL_GetTick>
 8007752:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007754:	e008      	b.n	8007768 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007756:	f7fb fce1 	bl	800311c <HAL_GetTick>
 800775a:	4602      	mov	r2, r0
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	1ad3      	subs	r3, r2, r3
 8007760:	2b02      	cmp	r3, #2
 8007762:	d901      	bls.n	8007768 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	e150      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007768:	4b31      	ldr	r3, [pc, #196]	; (8007830 <HAL_RCC_OscConfig+0x574>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007770:	2b00      	cmp	r3, #0
 8007772:	d0f0      	beq.n	8007756 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	2b01      	cmp	r3, #1
 800777a:	d108      	bne.n	800778e <HAL_RCC_OscConfig+0x4d2>
 800777c:	4b2b      	ldr	r3, [pc, #172]	; (800782c <HAL_RCC_OscConfig+0x570>)
 800777e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007782:	4a2a      	ldr	r2, [pc, #168]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007784:	f043 0301 	orr.w	r3, r3, #1
 8007788:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800778c:	e024      	b.n	80077d8 <HAL_RCC_OscConfig+0x51c>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	2b05      	cmp	r3, #5
 8007794:	d110      	bne.n	80077b8 <HAL_RCC_OscConfig+0x4fc>
 8007796:	4b25      	ldr	r3, [pc, #148]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007798:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800779c:	4a23      	ldr	r2, [pc, #140]	; (800782c <HAL_RCC_OscConfig+0x570>)
 800779e:	f043 0304 	orr.w	r3, r3, #4
 80077a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80077a6:	4b21      	ldr	r3, [pc, #132]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80077a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077ac:	4a1f      	ldr	r2, [pc, #124]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80077ae:	f043 0301 	orr.w	r3, r3, #1
 80077b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80077b6:	e00f      	b.n	80077d8 <HAL_RCC_OscConfig+0x51c>
 80077b8:	4b1c      	ldr	r3, [pc, #112]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80077ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077be:	4a1b      	ldr	r2, [pc, #108]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80077c0:	f023 0301 	bic.w	r3, r3, #1
 80077c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80077c8:	4b18      	ldr	r3, [pc, #96]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80077ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077ce:	4a17      	ldr	r2, [pc, #92]	; (800782c <HAL_RCC_OscConfig+0x570>)
 80077d0:	f023 0304 	bic.w	r3, r3, #4
 80077d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d016      	beq.n	800780e <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077e0:	f7fb fc9c 	bl	800311c <HAL_GetTick>
 80077e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80077e6:	e00a      	b.n	80077fe <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077e8:	f7fb fc98 	bl	800311c <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d901      	bls.n	80077fe <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80077fa:	2303      	movs	r3, #3
 80077fc:	e105      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80077fe:	4b0b      	ldr	r3, [pc, #44]	; (800782c <HAL_RCC_OscConfig+0x570>)
 8007800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007804:	f003 0302 	and.w	r3, r3, #2
 8007808:	2b00      	cmp	r3, #0
 800780a:	d0ed      	beq.n	80077e8 <HAL_RCC_OscConfig+0x52c>
 800780c:	e019      	b.n	8007842 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800780e:	f7fb fc85 	bl	800311c <HAL_GetTick>
 8007812:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007814:	e00e      	b.n	8007834 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007816:	f7fb fc81 	bl	800311c <HAL_GetTick>
 800781a:	4602      	mov	r2, r0
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	f241 3288 	movw	r2, #5000	; 0x1388
 8007824:	4293      	cmp	r3, r2
 8007826:	d905      	bls.n	8007834 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8007828:	2303      	movs	r3, #3
 800782a:	e0ee      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
 800782c:	40021000 	.word	0x40021000
 8007830:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007834:	4b77      	ldr	r3, [pc, #476]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800783a:	f003 0302 	and.w	r3, r3, #2
 800783e:	2b00      	cmp	r3, #0
 8007840:	d1e9      	bne.n	8007816 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007842:	7ffb      	ldrb	r3, [r7, #31]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d105      	bne.n	8007854 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007848:	4b72      	ldr	r3, [pc, #456]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 800784a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800784c:	4a71      	ldr	r2, [pc, #452]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 800784e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007852:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 80d5 	beq.w	8007a08 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	2b0c      	cmp	r3, #12
 8007862:	f000 808e 	beq.w	8007982 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800786a:	2b02      	cmp	r3, #2
 800786c:	d15b      	bne.n	8007926 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800786e:	4b69      	ldr	r3, [pc, #420]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a68      	ldr	r2, [pc, #416]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007874:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007878:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800787a:	f7fb fc4f 	bl	800311c <HAL_GetTick>
 800787e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007880:	e008      	b.n	8007894 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007882:	f7fb fc4b 	bl	800311c <HAL_GetTick>
 8007886:	4602      	mov	r2, r0
 8007888:	693b      	ldr	r3, [r7, #16]
 800788a:	1ad3      	subs	r3, r2, r3
 800788c:	2b02      	cmp	r3, #2
 800788e:	d901      	bls.n	8007894 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8007890:	2303      	movs	r3, #3
 8007892:	e0ba      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007894:	4b5f      	ldr	r3, [pc, #380]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1f0      	bne.n	8007882 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078a0:	4b5c      	ldr	r3, [pc, #368]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 80078a2:	68da      	ldr	r2, [r3, #12]
 80078a4:	4b5c      	ldr	r3, [pc, #368]	; (8007a18 <HAL_RCC_OscConfig+0x75c>)
 80078a6:	4013      	ands	r3, r2
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80078b0:	3a01      	subs	r2, #1
 80078b2:	0112      	lsls	r2, r2, #4
 80078b4:	4311      	orrs	r1, r2
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80078ba:	0212      	lsls	r2, r2, #8
 80078bc:	4311      	orrs	r1, r2
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80078c2:	0852      	lsrs	r2, r2, #1
 80078c4:	3a01      	subs	r2, #1
 80078c6:	0552      	lsls	r2, r2, #21
 80078c8:	4311      	orrs	r1, r2
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80078ce:	0852      	lsrs	r2, r2, #1
 80078d0:	3a01      	subs	r2, #1
 80078d2:	0652      	lsls	r2, r2, #25
 80078d4:	4311      	orrs	r1, r2
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80078da:	0912      	lsrs	r2, r2, #4
 80078dc:	0452      	lsls	r2, r2, #17
 80078de:	430a      	orrs	r2, r1
 80078e0:	494c      	ldr	r1, [pc, #304]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 80078e2:	4313      	orrs	r3, r2
 80078e4:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078e6:	4b4b      	ldr	r3, [pc, #300]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a4a      	ldr	r2, [pc, #296]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 80078ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80078f0:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80078f2:	4b48      	ldr	r3, [pc, #288]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	4a47      	ldr	r2, [pc, #284]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 80078f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80078fc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078fe:	f7fb fc0d 	bl	800311c <HAL_GetTick>
 8007902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007904:	e008      	b.n	8007918 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007906:	f7fb fc09 	bl	800311c <HAL_GetTick>
 800790a:	4602      	mov	r2, r0
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	1ad3      	subs	r3, r2, r3
 8007910:	2b02      	cmp	r3, #2
 8007912:	d901      	bls.n	8007918 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	e078      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007918:	4b3e      	ldr	r3, [pc, #248]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007920:	2b00      	cmp	r3, #0
 8007922:	d0f0      	beq.n	8007906 <HAL_RCC_OscConfig+0x64a>
 8007924:	e070      	b.n	8007a08 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007926:	4b3b      	ldr	r3, [pc, #236]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a3a      	ldr	r2, [pc, #232]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 800792c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007930:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8007932:	4b38      	ldr	r3, [pc, #224]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d105      	bne.n	800794a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800793e:	4b35      	ldr	r3, [pc, #212]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	4a34      	ldr	r2, [pc, #208]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007944:	f023 0303 	bic.w	r3, r3, #3
 8007948:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800794a:	4b32      	ldr	r3, [pc, #200]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	4a31      	ldr	r2, [pc, #196]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007950:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007954:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007958:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800795a:	f7fb fbdf 	bl	800311c <HAL_GetTick>
 800795e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007960:	e008      	b.n	8007974 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007962:	f7fb fbdb 	bl	800311c <HAL_GetTick>
 8007966:	4602      	mov	r2, r0
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	1ad3      	subs	r3, r2, r3
 800796c:	2b02      	cmp	r3, #2
 800796e:	d901      	bls.n	8007974 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8007970:	2303      	movs	r3, #3
 8007972:	e04a      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007974:	4b27      	ldr	r3, [pc, #156]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1f0      	bne.n	8007962 <HAL_RCC_OscConfig+0x6a6>
 8007980:	e042      	b.n	8007a08 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007986:	2b01      	cmp	r3, #1
 8007988:	d101      	bne.n	800798e <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e03d      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800798e:	4b21      	ldr	r3, [pc, #132]	; (8007a14 <HAL_RCC_OscConfig+0x758>)
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f003 0203 	and.w	r2, r3, #3
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800799e:	429a      	cmp	r2, r3
 80079a0:	d130      	bne.n	8007a04 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ac:	3b01      	subs	r3, #1
 80079ae:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d127      	bne.n	8007a04 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079be:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d11f      	bne.n	8007a04 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80079ce:	2a07      	cmp	r2, #7
 80079d0:	bf14      	ite	ne
 80079d2:	2201      	movne	r2, #1
 80079d4:	2200      	moveq	r2, #0
 80079d6:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079d8:	4293      	cmp	r3, r2
 80079da:	d113      	bne.n	8007a04 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079e6:	085b      	lsrs	r3, r3, #1
 80079e8:	3b01      	subs	r3, #1
 80079ea:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d109      	bne.n	8007a04 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079fa:	085b      	lsrs	r3, r3, #1
 80079fc:	3b01      	subs	r3, #1
 80079fe:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d001      	beq.n	8007a08 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	e000      	b.n	8007a0a <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8007a08:	2300      	movs	r3, #0
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3720      	adds	r7, #32
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	40021000 	.word	0x40021000
 8007a18:	f99d808c 	.word	0xf99d808c

08007a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d101      	bne.n	8007a30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e0c8      	b.n	8007bc2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007a30:	4b66      	ldr	r3, [pc, #408]	; (8007bcc <HAL_RCC_ClockConfig+0x1b0>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f003 0307 	and.w	r3, r3, #7
 8007a38:	683a      	ldr	r2, [r7, #0]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d910      	bls.n	8007a60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a3e:	4b63      	ldr	r3, [pc, #396]	; (8007bcc <HAL_RCC_ClockConfig+0x1b0>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f023 0207 	bic.w	r2, r3, #7
 8007a46:	4961      	ldr	r1, [pc, #388]	; (8007bcc <HAL_RCC_ClockConfig+0x1b0>)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a4e:	4b5f      	ldr	r3, [pc, #380]	; (8007bcc <HAL_RCC_ClockConfig+0x1b0>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 0307 	and.w	r3, r3, #7
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d001      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e0b0      	b.n	8007bc2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0301 	and.w	r3, r3, #1
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d04c      	beq.n	8007b06 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	2b03      	cmp	r3, #3
 8007a72:	d107      	bne.n	8007a84 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a74:	4b56      	ldr	r3, [pc, #344]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d121      	bne.n	8007ac4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	e09e      	b.n	8007bc2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	2b02      	cmp	r3, #2
 8007a8a:	d107      	bne.n	8007a9c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a8c:	4b50      	ldr	r3, [pc, #320]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d115      	bne.n	8007ac4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e092      	b.n	8007bc2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d107      	bne.n	8007ab4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007aa4:	4b4a      	ldr	r3, [pc, #296]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 0302 	and.w	r3, r3, #2
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d109      	bne.n	8007ac4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e086      	b.n	8007bc2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ab4:	4b46      	ldr	r3, [pc, #280]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d101      	bne.n	8007ac4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e07e      	b.n	8007bc2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007ac4:	4b42      	ldr	r3, [pc, #264]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	f023 0203 	bic.w	r2, r3, #3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	493f      	ldr	r1, [pc, #252]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ad6:	f7fb fb21 	bl	800311c <HAL_GetTick>
 8007ada:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007adc:	e00a      	b.n	8007af4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ade:	f7fb fb1d 	bl	800311c <HAL_GetTick>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	1ad3      	subs	r3, r2, r3
 8007ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d901      	bls.n	8007af4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8007af0:	2303      	movs	r3, #3
 8007af2:	e066      	b.n	8007bc2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007af4:	4b36      	ldr	r3, [pc, #216]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	f003 020c 	and.w	r2, r3, #12
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d1eb      	bne.n	8007ade <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f003 0302 	and.w	r3, r3, #2
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d008      	beq.n	8007b24 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b12:	4b2f      	ldr	r3, [pc, #188]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	492c      	ldr	r1, [pc, #176]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007b20:	4313      	orrs	r3, r2
 8007b22:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007b24:	4b29      	ldr	r3, [pc, #164]	; (8007bcc <HAL_RCC_ClockConfig+0x1b0>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 0307 	and.w	r3, r3, #7
 8007b2c:	683a      	ldr	r2, [r7, #0]
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d210      	bcs.n	8007b54 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b32:	4b26      	ldr	r3, [pc, #152]	; (8007bcc <HAL_RCC_ClockConfig+0x1b0>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f023 0207 	bic.w	r2, r3, #7
 8007b3a:	4924      	ldr	r1, [pc, #144]	; (8007bcc <HAL_RCC_ClockConfig+0x1b0>)
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b42:	4b22      	ldr	r3, [pc, #136]	; (8007bcc <HAL_RCC_ClockConfig+0x1b0>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 0307 	and.w	r3, r3, #7
 8007b4a:	683a      	ldr	r2, [r7, #0]
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d001      	beq.n	8007b54 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e036      	b.n	8007bc2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f003 0304 	and.w	r3, r3, #4
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d008      	beq.n	8007b72 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b60:	4b1b      	ldr	r3, [pc, #108]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	68db      	ldr	r3, [r3, #12]
 8007b6c:	4918      	ldr	r1, [pc, #96]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0308 	and.w	r3, r3, #8
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d009      	beq.n	8007b92 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b7e:	4b14      	ldr	r3, [pc, #80]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	00db      	lsls	r3, r3, #3
 8007b8c:	4910      	ldr	r1, [pc, #64]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007b92:	f000 f825 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8007b96:	4601      	mov	r1, r0
 8007b98:	4b0d      	ldr	r3, [pc, #52]	; (8007bd0 <HAL_RCC_ClockConfig+0x1b4>)
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	091b      	lsrs	r3, r3, #4
 8007b9e:	f003 030f 	and.w	r3, r3, #15
 8007ba2:	4a0c      	ldr	r2, [pc, #48]	; (8007bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8007ba4:	5cd3      	ldrb	r3, [r2, r3]
 8007ba6:	f003 031f 	and.w	r3, r3, #31
 8007baa:	fa21 f303 	lsr.w	r3, r1, r3
 8007bae:	4a0a      	ldr	r2, [pc, #40]	; (8007bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8007bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007bb2:	4b0a      	ldr	r3, [pc, #40]	; (8007bdc <HAL_RCC_ClockConfig+0x1c0>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7fb fa64 	bl	8003084 <HAL_InitTick>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	72fb      	strb	r3, [r7, #11]

  return status;
 8007bc0:	7afb      	ldrb	r3, [r7, #11]
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3710      	adds	r7, #16
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	40022000 	.word	0x40022000
 8007bd0:	40021000 	.word	0x40021000
 8007bd4:	0800c82c 	.word	0x0800c82c
 8007bd8:	20000004 	.word	0x20000004
 8007bdc:	2000001c 	.word	0x2000001c

08007be0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b089      	sub	sp, #36	; 0x24
 8007be4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007be6:	2300      	movs	r3, #0
 8007be8:	61fb      	str	r3, [r7, #28]
 8007bea:	2300      	movs	r3, #0
 8007bec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007bee:	4b3d      	ldr	r3, [pc, #244]	; (8007ce4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	f003 030c 	and.w	r3, r3, #12
 8007bf6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007bf8:	4b3a      	ldr	r3, [pc, #232]	; (8007ce4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	f003 0303 	and.w	r3, r3, #3
 8007c00:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d005      	beq.n	8007c14 <HAL_RCC_GetSysClockFreq+0x34>
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	2b0c      	cmp	r3, #12
 8007c0c:	d121      	bne.n	8007c52 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d11e      	bne.n	8007c52 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007c14:	4b33      	ldr	r3, [pc, #204]	; (8007ce4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 0308 	and.w	r3, r3, #8
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d107      	bne.n	8007c30 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007c20:	4b30      	ldr	r3, [pc, #192]	; (8007ce4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c26:	0a1b      	lsrs	r3, r3, #8
 8007c28:	f003 030f 	and.w	r3, r3, #15
 8007c2c:	61fb      	str	r3, [r7, #28]
 8007c2e:	e005      	b.n	8007c3c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007c30:	4b2c      	ldr	r3, [pc, #176]	; (8007ce4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	091b      	lsrs	r3, r3, #4
 8007c36:	f003 030f 	and.w	r3, r3, #15
 8007c3a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007c3c:	4a2a      	ldr	r2, [pc, #168]	; (8007ce8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c44:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d10d      	bne.n	8007c68 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007c50:	e00a      	b.n	8007c68 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	2b04      	cmp	r3, #4
 8007c56:	d102      	bne.n	8007c5e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007c58:	4b24      	ldr	r3, [pc, #144]	; (8007cec <HAL_RCC_GetSysClockFreq+0x10c>)
 8007c5a:	61bb      	str	r3, [r7, #24]
 8007c5c:	e004      	b.n	8007c68 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	2b08      	cmp	r3, #8
 8007c62:	d101      	bne.n	8007c68 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007c64:	4b22      	ldr	r3, [pc, #136]	; (8007cf0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007c66:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	2b0c      	cmp	r3, #12
 8007c6c:	d133      	bne.n	8007cd6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007c6e:	4b1d      	ldr	r3, [pc, #116]	; (8007ce4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	f003 0303 	and.w	r3, r3, #3
 8007c76:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	d002      	beq.n	8007c84 <HAL_RCC_GetSysClockFreq+0xa4>
 8007c7e:	2b03      	cmp	r3, #3
 8007c80:	d003      	beq.n	8007c8a <HAL_RCC_GetSysClockFreq+0xaa>
 8007c82:	e005      	b.n	8007c90 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007c84:	4b19      	ldr	r3, [pc, #100]	; (8007cec <HAL_RCC_GetSysClockFreq+0x10c>)
 8007c86:	617b      	str	r3, [r7, #20]
      break;
 8007c88:	e005      	b.n	8007c96 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007c8a:	4b19      	ldr	r3, [pc, #100]	; (8007cf0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007c8c:	617b      	str	r3, [r7, #20]
      break;
 8007c8e:	e002      	b.n	8007c96 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007c90:	69fb      	ldr	r3, [r7, #28]
 8007c92:	617b      	str	r3, [r7, #20]
      break;
 8007c94:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007c96:	4b13      	ldr	r3, [pc, #76]	; (8007ce4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	091b      	lsrs	r3, r3, #4
 8007c9c:	f003 0307 	and.w	r3, r3, #7
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007ca4:	4b0f      	ldr	r3, [pc, #60]	; (8007ce4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	0a1b      	lsrs	r3, r3, #8
 8007caa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cae:	697a      	ldr	r2, [r7, #20]
 8007cb0:	fb02 f203 	mul.w	r2, r2, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cba:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007cbc:	4b09      	ldr	r3, [pc, #36]	; (8007ce4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	0e5b      	lsrs	r3, r3, #25
 8007cc2:	f003 0303 	and.w	r3, r3, #3
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	005b      	lsls	r3, r3, #1
 8007cca:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007ccc:	697a      	ldr	r2, [r7, #20]
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cd4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007cd6:	69bb      	ldr	r3, [r7, #24]
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3724      	adds	r7, #36	; 0x24
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr
 8007ce4:	40021000 	.word	0x40021000
 8007ce8:	0800c844 	.word	0x0800c844
 8007cec:	00f42400 	.word	0x00f42400
 8007cf0:	007a1200 	.word	0x007a1200

08007cf4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007cf8:	4b03      	ldr	r3, [pc, #12]	; (8007d08 <HAL_RCC_GetHCLKFreq+0x14>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	20000004 	.word	0x20000004

08007d0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007d10:	f7ff fff0 	bl	8007cf4 <HAL_RCC_GetHCLKFreq>
 8007d14:	4601      	mov	r1, r0
 8007d16:	4b06      	ldr	r3, [pc, #24]	; (8007d30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	0a1b      	lsrs	r3, r3, #8
 8007d1c:	f003 0307 	and.w	r3, r3, #7
 8007d20:	4a04      	ldr	r2, [pc, #16]	; (8007d34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007d22:	5cd3      	ldrb	r3, [r2, r3]
 8007d24:	f003 031f 	and.w	r3, r3, #31
 8007d28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	40021000 	.word	0x40021000
 8007d34:	0800c83c 	.word	0x0800c83c

08007d38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007d3c:	f7ff ffda 	bl	8007cf4 <HAL_RCC_GetHCLKFreq>
 8007d40:	4601      	mov	r1, r0
 8007d42:	4b06      	ldr	r3, [pc, #24]	; (8007d5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	0adb      	lsrs	r3, r3, #11
 8007d48:	f003 0307 	and.w	r3, r3, #7
 8007d4c:	4a04      	ldr	r2, [pc, #16]	; (8007d60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007d4e:	5cd3      	ldrb	r3, [r2, r3]
 8007d50:	f003 031f 	and.w	r3, r3, #31
 8007d54:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	bd80      	pop	{r7, pc}
 8007d5c:	40021000 	.word	0x40021000
 8007d60:	0800c83c 	.word	0x0800c83c

08007d64 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b086      	sub	sp, #24
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007d70:	4b2a      	ldr	r3, [pc, #168]	; (8007e1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d003      	beq.n	8007d84 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007d7c:	f7ff f962 	bl	8007044 <HAL_PWREx_GetVoltageRange>
 8007d80:	6178      	str	r0, [r7, #20]
 8007d82:	e014      	b.n	8007dae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007d84:	4b25      	ldr	r3, [pc, #148]	; (8007e1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d88:	4a24      	ldr	r2, [pc, #144]	; (8007e1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d8e:	6593      	str	r3, [r2, #88]	; 0x58
 8007d90:	4b22      	ldr	r3, [pc, #136]	; (8007e1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d98:	60fb      	str	r3, [r7, #12]
 8007d9a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007d9c:	f7ff f952 	bl	8007044 <HAL_PWREx_GetVoltageRange>
 8007da0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007da2:	4b1e      	ldr	r3, [pc, #120]	; (8007e1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007da6:	4a1d      	ldr	r2, [pc, #116]	; (8007e1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007da8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007dac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007db4:	d10b      	bne.n	8007dce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2b80      	cmp	r3, #128	; 0x80
 8007dba:	d919      	bls.n	8007df0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2ba0      	cmp	r3, #160	; 0xa0
 8007dc0:	d902      	bls.n	8007dc8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007dc2:	2302      	movs	r3, #2
 8007dc4:	613b      	str	r3, [r7, #16]
 8007dc6:	e013      	b.n	8007df0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007dc8:	2301      	movs	r3, #1
 8007dca:	613b      	str	r3, [r7, #16]
 8007dcc:	e010      	b.n	8007df0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2b80      	cmp	r3, #128	; 0x80
 8007dd2:	d902      	bls.n	8007dda <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	613b      	str	r3, [r7, #16]
 8007dd8:	e00a      	b.n	8007df0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2b80      	cmp	r3, #128	; 0x80
 8007dde:	d102      	bne.n	8007de6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007de0:	2302      	movs	r3, #2
 8007de2:	613b      	str	r3, [r7, #16]
 8007de4:	e004      	b.n	8007df0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2b70      	cmp	r3, #112	; 0x70
 8007dea:	d101      	bne.n	8007df0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007dec:	2301      	movs	r3, #1
 8007dee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007df0:	4b0b      	ldr	r3, [pc, #44]	; (8007e20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f023 0207 	bic.w	r2, r3, #7
 8007df8:	4909      	ldr	r1, [pc, #36]	; (8007e20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007e00:	4b07      	ldr	r3, [pc, #28]	; (8007e20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 0307 	and.w	r3, r3, #7
 8007e08:	693a      	ldr	r2, [r7, #16]
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d001      	beq.n	8007e12 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e000      	b.n	8007e14 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3718      	adds	r7, #24
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}
 8007e1c:	40021000 	.word	0x40021000
 8007e20:	40022000 	.word	0x40022000

08007e24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b086      	sub	sp, #24
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007e30:	2300      	movs	r3, #0
 8007e32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d03f      	beq.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e48:	d01c      	beq.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8007e4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e4e:	d802      	bhi.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00e      	beq.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8007e54:	e01f      	b.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8007e56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007e5a:	d003      	beq.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8007e5c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007e60:	d01c      	beq.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8007e62:	e018      	b.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007e64:	4b85      	ldr	r3, [pc, #532]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	4a84      	ldr	r2, [pc, #528]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e6e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007e70:	e015      	b.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	3304      	adds	r3, #4
 8007e76:	2100      	movs	r1, #0
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f000 ff41 	bl	8008d00 <RCCEx_PLLSAI1_Config>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007e82:	e00c      	b.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	3320      	adds	r3, #32
 8007e88:	2100      	movs	r1, #0
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f001 f828 	bl	8008ee0 <RCCEx_PLLSAI2_Config>
 8007e90:	4603      	mov	r3, r0
 8007e92:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007e94:	e003      	b.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	74fb      	strb	r3, [r7, #19]
      break;
 8007e9a:	e000      	b.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8007e9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e9e:	7cfb      	ldrb	r3, [r7, #19]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d10b      	bne.n	8007ebc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ea4:	4b75      	ldr	r3, [pc, #468]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007eaa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007eb2:	4972      	ldr	r1, [pc, #456]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007eba:	e001      	b.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ebc:	7cfb      	ldrb	r3, [r7, #19]
 8007ebe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d03f      	beq.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ed0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ed4:	d01c      	beq.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8007ed6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007eda:	d802      	bhi.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d00e      	beq.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0xda>
 8007ee0:	e01f      	b.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007ee2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007ee6:	d003      	beq.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8007ee8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007eec:	d01c      	beq.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8007eee:	e018      	b.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007ef0:	4b62      	ldr	r3, [pc, #392]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ef2:	68db      	ldr	r3, [r3, #12]
 8007ef4:	4a61      	ldr	r2, [pc, #388]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ef6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007efa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007efc:	e015      	b.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	3304      	adds	r3, #4
 8007f02:	2100      	movs	r1, #0
 8007f04:	4618      	mov	r0, r3
 8007f06:	f000 fefb 	bl	8008d00 <RCCEx_PLLSAI1_Config>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007f0e:	e00c      	b.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	3320      	adds	r3, #32
 8007f14:	2100      	movs	r1, #0
 8007f16:	4618      	mov	r0, r3
 8007f18:	f000 ffe2 	bl	8008ee0 <RCCEx_PLLSAI2_Config>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007f20:	e003      	b.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	74fb      	strb	r3, [r7, #19]
      break;
 8007f26:	e000      	b.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007f28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f2a:	7cfb      	ldrb	r3, [r7, #19]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d10b      	bne.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007f30:	4b52      	ldr	r3, [pc, #328]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f36:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f3e:	494f      	ldr	r1, [pc, #316]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f40:	4313      	orrs	r3, r2
 8007f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007f46:	e001      	b.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f48:	7cfb      	ldrb	r3, [r7, #19]
 8007f4a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f000 80a0 	beq.w	800809a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007f5e:	4b47      	ldr	r3, [pc, #284]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d101      	bne.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e000      	b.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007f6e:	2300      	movs	r3, #0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00d      	beq.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f74:	4b41      	ldr	r3, [pc, #260]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f78:	4a40      	ldr	r2, [pc, #256]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f7e:	6593      	str	r3, [r2, #88]	; 0x58
 8007f80:	4b3e      	ldr	r3, [pc, #248]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f88:	60bb      	str	r3, [r7, #8]
 8007f8a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007f90:	4b3b      	ldr	r3, [pc, #236]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a3a      	ldr	r2, [pc, #232]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f9a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007f9c:	f7fb f8be 	bl	800311c <HAL_GetTick>
 8007fa0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007fa2:	e009      	b.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fa4:	f7fb f8ba 	bl	800311c <HAL_GetTick>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	1ad3      	subs	r3, r2, r3
 8007fae:	2b02      	cmp	r3, #2
 8007fb0:	d902      	bls.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8007fb2:	2303      	movs	r3, #3
 8007fb4:	74fb      	strb	r3, [r7, #19]
        break;
 8007fb6:	e005      	b.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007fb8:	4b31      	ldr	r3, [pc, #196]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d0ef      	beq.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8007fc4:	7cfb      	ldrb	r3, [r7, #19]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d15c      	bne.n	8008084 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007fca:	4b2c      	ldr	r3, [pc, #176]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fd4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d01f      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d019      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007fe8:	4b24      	ldr	r3, [pc, #144]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ff2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007ff4:	4b21      	ldr	r3, [pc, #132]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ffa:	4a20      	ldr	r2, [pc, #128]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ffc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008000:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008004:	4b1d      	ldr	r3, [pc, #116]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800800a:	4a1c      	ldr	r2, [pc, #112]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800800c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008010:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008014:	4a19      	ldr	r2, [pc, #100]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f003 0301 	and.w	r3, r3, #1
 8008022:	2b00      	cmp	r3, #0
 8008024:	d016      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008026:	f7fb f879 	bl	800311c <HAL_GetTick>
 800802a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800802c:	e00b      	b.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800802e:	f7fb f875 	bl	800311c <HAL_GetTick>
 8008032:	4602      	mov	r2, r0
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	f241 3288 	movw	r2, #5000	; 0x1388
 800803c:	4293      	cmp	r3, r2
 800803e:	d902      	bls.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	74fb      	strb	r3, [r7, #19]
            break;
 8008044:	e006      	b.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008046:	4b0d      	ldr	r3, [pc, #52]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800804c:	f003 0302 	and.w	r3, r3, #2
 8008050:	2b00      	cmp	r3, #0
 8008052:	d0ec      	beq.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8008054:	7cfb      	ldrb	r3, [r7, #19]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d10c      	bne.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800805a:	4b08      	ldr	r3, [pc, #32]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800805c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008060:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800806a:	4904      	ldr	r1, [pc, #16]	; (800807c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800806c:	4313      	orrs	r3, r2
 800806e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008072:	e009      	b.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008074:	7cfb      	ldrb	r3, [r7, #19]
 8008076:	74bb      	strb	r3, [r7, #18]
 8008078:	e006      	b.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800807a:	bf00      	nop
 800807c:	40021000 	.word	0x40021000
 8008080:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008084:	7cfb      	ldrb	r3, [r7, #19]
 8008086:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008088:	7c7b      	ldrb	r3, [r7, #17]
 800808a:	2b01      	cmp	r3, #1
 800808c:	d105      	bne.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800808e:	4b9e      	ldr	r3, [pc, #632]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008092:	4a9d      	ldr	r2, [pc, #628]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008094:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008098:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d00a      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80080a6:	4b98      	ldr	r3, [pc, #608]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ac:	f023 0203 	bic.w	r2, r3, #3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080b4:	4994      	ldr	r1, [pc, #592]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f003 0302 	and.w	r3, r3, #2
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00a      	beq.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80080c8:	4b8f      	ldr	r3, [pc, #572]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ce:	f023 020c 	bic.w	r2, r3, #12
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080d6:	498c      	ldr	r1, [pc, #560]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080d8:	4313      	orrs	r3, r2
 80080da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f003 0304 	and.w	r3, r3, #4
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00a      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80080ea:	4b87      	ldr	r3, [pc, #540]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f8:	4983      	ldr	r1, [pc, #524]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080fa:	4313      	orrs	r3, r2
 80080fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f003 0308 	and.w	r3, r3, #8
 8008108:	2b00      	cmp	r3, #0
 800810a:	d00a      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800810c:	4b7e      	ldr	r3, [pc, #504]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800810e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008112:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800811a:	497b      	ldr	r1, [pc, #492]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800811c:	4313      	orrs	r3, r2
 800811e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 0310 	and.w	r3, r3, #16
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00a      	beq.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800812e:	4b76      	ldr	r3, [pc, #472]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008134:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800813c:	4972      	ldr	r1, [pc, #456]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800813e:	4313      	orrs	r3, r2
 8008140:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f003 0320 	and.w	r3, r3, #32
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00a      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008150:	4b6d      	ldr	r3, [pc, #436]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008156:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800815e:	496a      	ldr	r1, [pc, #424]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008160:	4313      	orrs	r3, r2
 8008162:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800816e:	2b00      	cmp	r3, #0
 8008170:	d00a      	beq.n	8008188 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008172:	4b65      	ldr	r3, [pc, #404]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008178:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008180:	4961      	ldr	r1, [pc, #388]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008182:	4313      	orrs	r3, r2
 8008184:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008190:	2b00      	cmp	r3, #0
 8008192:	d00a      	beq.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008194:	4b5c      	ldr	r3, [pc, #368]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800819a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081a2:	4959      	ldr	r1, [pc, #356]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081a4:	4313      	orrs	r3, r2
 80081a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d00a      	beq.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80081b6:	4b54      	ldr	r3, [pc, #336]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081bc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081c4:	4950      	ldr	r1, [pc, #320]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081c6:	4313      	orrs	r3, r2
 80081c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00a      	beq.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80081d8:	4b4b      	ldr	r3, [pc, #300]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081de:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081e6:	4948      	ldr	r1, [pc, #288]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081e8:	4313      	orrs	r3, r2
 80081ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d00a      	beq.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80081fa:	4b43      	ldr	r3, [pc, #268]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008200:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008208:	493f      	ldr	r1, [pc, #252]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800820a:	4313      	orrs	r3, r2
 800820c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008218:	2b00      	cmp	r3, #0
 800821a:	d028      	beq.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800821c:	4b3a      	ldr	r3, [pc, #232]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800821e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008222:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800822a:	4937      	ldr	r1, [pc, #220]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800822c:	4313      	orrs	r3, r2
 800822e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008236:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800823a:	d106      	bne.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800823c:	4b32      	ldr	r3, [pc, #200]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800823e:	68db      	ldr	r3, [r3, #12]
 8008240:	4a31      	ldr	r2, [pc, #196]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008242:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008246:	60d3      	str	r3, [r2, #12]
 8008248:	e011      	b.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800824e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008252:	d10c      	bne.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	3304      	adds	r3, #4
 8008258:	2101      	movs	r1, #1
 800825a:	4618      	mov	r0, r3
 800825c:	f000 fd50 	bl	8008d00 <RCCEx_PLLSAI1_Config>
 8008260:	4603      	mov	r3, r0
 8008262:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008264:	7cfb      	ldrb	r3, [r7, #19]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d001      	beq.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800826a:	7cfb      	ldrb	r3, [r7, #19]
 800826c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008276:	2b00      	cmp	r3, #0
 8008278:	d028      	beq.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800827a:	4b23      	ldr	r3, [pc, #140]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800827c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008280:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008288:	491f      	ldr	r1, [pc, #124]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800828a:	4313      	orrs	r3, r2
 800828c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008294:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008298:	d106      	bne.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800829a:	4b1b      	ldr	r3, [pc, #108]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	4a1a      	ldr	r2, [pc, #104]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80082a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082a4:	60d3      	str	r3, [r2, #12]
 80082a6:	e011      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80082b0:	d10c      	bne.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	3304      	adds	r3, #4
 80082b6:	2101      	movs	r1, #1
 80082b8:	4618      	mov	r0, r3
 80082ba:	f000 fd21 	bl	8008d00 <RCCEx_PLLSAI1_Config>
 80082be:	4603      	mov	r3, r0
 80082c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082c2:	7cfb      	ldrb	r3, [r7, #19]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d001      	beq.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80082c8:	7cfb      	ldrb	r3, [r7, #19]
 80082ca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d02b      	beq.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80082d8:	4b0b      	ldr	r3, [pc, #44]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80082da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082e6:	4908      	ldr	r1, [pc, #32]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80082e8:	4313      	orrs	r3, r2
 80082ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80082f6:	d109      	bne.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082f8:	4b03      	ldr	r3, [pc, #12]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	4a02      	ldr	r2, [pc, #8]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80082fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008302:	60d3      	str	r3, [r2, #12]
 8008304:	e014      	b.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8008306:	bf00      	nop
 8008308:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008310:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008314:	d10c      	bne.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	3304      	adds	r3, #4
 800831a:	2101      	movs	r1, #1
 800831c:	4618      	mov	r0, r3
 800831e:	f000 fcef 	bl	8008d00 <RCCEx_PLLSAI1_Config>
 8008322:	4603      	mov	r3, r0
 8008324:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008326:	7cfb      	ldrb	r3, [r7, #19]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d001      	beq.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800832c:	7cfb      	ldrb	r3, [r7, #19]
 800832e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008338:	2b00      	cmp	r3, #0
 800833a:	d02f      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800833c:	4b2b      	ldr	r3, [pc, #172]	; (80083ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800833e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008342:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800834a:	4928      	ldr	r1, [pc, #160]	; (80083ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800834c:	4313      	orrs	r3, r2
 800834e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008356:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800835a:	d10d      	bne.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	3304      	adds	r3, #4
 8008360:	2102      	movs	r1, #2
 8008362:	4618      	mov	r0, r3
 8008364:	f000 fccc 	bl	8008d00 <RCCEx_PLLSAI1_Config>
 8008368:	4603      	mov	r3, r0
 800836a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800836c:	7cfb      	ldrb	r3, [r7, #19]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d014      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8008372:	7cfb      	ldrb	r3, [r7, #19]
 8008374:	74bb      	strb	r3, [r7, #18]
 8008376:	e011      	b.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800837c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008380:	d10c      	bne.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	3320      	adds	r3, #32
 8008386:	2102      	movs	r1, #2
 8008388:	4618      	mov	r0, r3
 800838a:	f000 fda9 	bl	8008ee0 <RCCEx_PLLSAI2_Config>
 800838e:	4603      	mov	r3, r0
 8008390:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008392:	7cfb      	ldrb	r3, [r7, #19]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d001      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8008398:	7cfb      	ldrb	r3, [r7, #19]
 800839a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00a      	beq.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80083a8:	4b10      	ldr	r3, [pc, #64]	; (80083ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083ae:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083b6:	490d      	ldr	r1, [pc, #52]	; (80083ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083b8:	4313      	orrs	r3, r2
 80083ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00b      	beq.n	80083e2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80083ca:	4b08      	ldr	r3, [pc, #32]	; (80083ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083d0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80083da:	4904      	ldr	r1, [pc, #16]	; (80083ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083dc:	4313      	orrs	r3, r2
 80083de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80083e2:	7cbb      	ldrb	r3, [r7, #18]
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3718      	adds	r7, #24
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}
 80083ec:	40021000 	.word	0x40021000

080083f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b088      	sub	sp, #32
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80083f8:	2300      	movs	r3, #0
 80083fa:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008402:	d137      	bne.n	8008474 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008404:	4bb8      	ldr	r3, [pc, #736]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800840a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800840e:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008416:	d014      	beq.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008418:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800841c:	d01e      	beq.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 800841e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008422:	d001      	beq.n	8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8008424:	f000 bc53 	b.w	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008428:	4baf      	ldr	r3, [pc, #700]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800842a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800842e:	f003 0302 	and.w	r3, r3, #2
 8008432:	2b02      	cmp	r3, #2
 8008434:	f040 8446 	bne.w	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 8008438:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800843c:	61fb      	str	r3, [r7, #28]
      break;
 800843e:	f000 bc41 	b.w	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008442:	4ba9      	ldr	r3, [pc, #676]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008444:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008448:	f003 0302 	and.w	r3, r3, #2
 800844c:	2b02      	cmp	r3, #2
 800844e:	f040 843b 	bne.w	8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 8008452:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008456:	61fb      	str	r3, [r7, #28]
      break;
 8008458:	f000 bc36 	b.w	8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800845c:	4ba2      	ldr	r3, [pc, #648]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008464:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008468:	f040 8430 	bne.w	8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 800846c:	4b9f      	ldr	r3, [pc, #636]	; (80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800846e:	61fb      	str	r3, [r7, #28]
      break;
 8008470:	f000 bc2c 	b.w	8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008474:	4b9c      	ldr	r3, [pc, #624]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	f003 0303 	and.w	r3, r3, #3
 800847c:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	2b02      	cmp	r3, #2
 8008482:	d023      	beq.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008484:	2b03      	cmp	r3, #3
 8008486:	d02e      	beq.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8008488:	2b01      	cmp	r3, #1
 800848a:	d139      	bne.n	8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800848c:	4b96      	ldr	r3, [pc, #600]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 0302 	and.w	r3, r3, #2
 8008494:	2b02      	cmp	r3, #2
 8008496:	d116      	bne.n	80084c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8008498:	4b93      	ldr	r3, [pc, #588]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 0308 	and.w	r3, r3, #8
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d005      	beq.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 80084a4:	4b90      	ldr	r3, [pc, #576]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	091b      	lsrs	r3, r3, #4
 80084aa:	f003 030f 	and.w	r3, r3, #15
 80084ae:	e005      	b.n	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80084b0:	4b8d      	ldr	r3, [pc, #564]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80084b6:	0a1b      	lsrs	r3, r3, #8
 80084b8:	f003 030f 	and.w	r3, r3, #15
 80084bc:	4a8c      	ldr	r2, [pc, #560]	; (80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80084be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084c2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80084c4:	e01f      	b.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80084c6:	2300      	movs	r3, #0
 80084c8:	61bb      	str	r3, [r7, #24]
      break;
 80084ca:	e01c      	b.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80084cc:	4b86      	ldr	r3, [pc, #536]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084d8:	d102      	bne.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 80084da:	4b86      	ldr	r3, [pc, #536]	; (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80084dc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80084de:	e012      	b.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80084e0:	2300      	movs	r3, #0
 80084e2:	61bb      	str	r3, [r7, #24]
      break;
 80084e4:	e00f      	b.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80084e6:	4b80      	ldr	r3, [pc, #512]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80084f2:	d102      	bne.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 80084f4:	4b80      	ldr	r3, [pc, #512]	; (80086f8 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80084f6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80084f8:	e005      	b.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80084fa:	2300      	movs	r3, #0
 80084fc:	61bb      	str	r3, [r7, #24]
      break;
 80084fe:	e002      	b.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8008500:	2300      	movs	r3, #0
 8008502:	61bb      	str	r3, [r7, #24]
      break;
 8008504:	bf00      	nop
    }

    switch(PeriphClk)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800850c:	f000 8337 	beq.w	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8008510:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008514:	d825      	bhi.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8008516:	2b10      	cmp	r3, #16
 8008518:	f000 81df 	beq.w	80088da <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800851c:	2b10      	cmp	r3, #16
 800851e:	d80f      	bhi.n	8008540 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8008520:	2b02      	cmp	r3, #2
 8008522:	f000 8128 	beq.w	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8008526:	2b02      	cmp	r3, #2
 8008528:	d803      	bhi.n	8008532 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 800852a:	2b01      	cmp	r3, #1
 800852c:	f000 80ec 	beq.w	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8008530:	e3cd      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008532:	2b04      	cmp	r3, #4
 8008534:	f000 8169 	beq.w	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8008538:	2b08      	cmp	r3, #8
 800853a:	f000 819a 	beq.w	8008872 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 800853e:	e3c6      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008540:	2b40      	cmp	r3, #64	; 0x40
 8008542:	f000 82b3 	beq.w	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8008546:	2b40      	cmp	r3, #64	; 0x40
 8008548:	d803      	bhi.n	8008552 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 800854a:	2b20      	cmp	r3, #32
 800854c:	f000 81fd 	beq.w	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8008550:	e3bd      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008552:	2b80      	cmp	r3, #128	; 0x80
 8008554:	f000 82cd 	beq.w	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8008558:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800855c:	f000 82ec 	beq.w	8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8008560:	e3b5      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008562:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008566:	f000 822d 	beq.w	80089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 800856a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800856e:	d811      	bhi.n	8008594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8008570:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008574:	d021      	beq.n	80085ba <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8008576:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800857a:	d804      	bhi.n	8008586 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800857c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008580:	f000 833e 	beq.w	8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8008584:	e3a3      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800858a:	d01d      	beq.n	80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800858c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008590:	d021      	beq.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8008592:	e39c      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008598:	f000 8277 	beq.w	8008a8a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 800859c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085a0:	d804      	bhi.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80085a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085a6:	f000 8371 	beq.w	8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 80085aa:	e390      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80085ac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80085b0:	d011      	beq.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80085b2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80085b6:	d00e      	beq.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 80085b8:	e389      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80085ba:	69b9      	ldr	r1, [r7, #24]
 80085bc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80085c0:	f000 fd68 	bl	8009094 <RCCEx_GetSAIxPeriphCLKFreq>
 80085c4:	61f8      	str	r0, [r7, #28]
      break;
 80085c6:	e382      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80085c8:	69b9      	ldr	r1, [r7, #24]
 80085ca:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80085ce:	f000 fd61 	bl	8009094 <RCCEx_GetSAIxPeriphCLKFreq>
 80085d2:	61f8      	str	r0, [r7, #28]
      break;
 80085d4:	e37b      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80085d6:	4b44      	ldr	r3, [pc, #272]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80085d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085dc:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80085e0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80085e8:	d023      	beq.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 80085ea:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80085ee:	d003      	beq.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80085f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80085f4:	d04a      	beq.n	800868c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 80085f6:	e086      	b.n	8008706 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80085f8:	4b3b      	ldr	r3, [pc, #236]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0302 	and.w	r3, r3, #2
 8008600:	2b02      	cmp	r3, #2
 8008602:	d17b      	bne.n	80086fc <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8008604:	4b38      	ldr	r3, [pc, #224]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f003 0308 	and.w	r3, r3, #8
 800860c:	2b00      	cmp	r3, #0
 800860e:	d005      	beq.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8008610:	4b35      	ldr	r3, [pc, #212]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	091b      	lsrs	r3, r3, #4
 8008616:	f003 030f 	and.w	r3, r3, #15
 800861a:	e005      	b.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 800861c:	4b32      	ldr	r3, [pc, #200]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800861e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008622:	0a1b      	lsrs	r3, r3, #8
 8008624:	f003 030f 	and.w	r3, r3, #15
 8008628:	4a31      	ldr	r2, [pc, #196]	; (80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800862a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800862e:	61fb      	str	r3, [r7, #28]
          break;
 8008630:	e064      	b.n	80086fc <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008632:	4b2d      	ldr	r3, [pc, #180]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800863a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800863e:	d15f      	bne.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8008640:	4b29      	ldr	r3, [pc, #164]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008648:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800864c:	d158      	bne.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800864e:	4b26      	ldr	r3, [pc, #152]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	0a1b      	lsrs	r3, r3, #8
 8008654:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008658:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	fb02 f203 	mul.w	r2, r2, r3
 8008662:	4b21      	ldr	r3, [pc, #132]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	091b      	lsrs	r3, r3, #4
 8008668:	f003 0307 	and.w	r3, r3, #7
 800866c:	3301      	adds	r3, #1
 800866e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008672:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8008674:	4b1c      	ldr	r3, [pc, #112]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	0d5b      	lsrs	r3, r3, #21
 800867a:	f003 0303 	and.w	r3, r3, #3
 800867e:	3301      	adds	r3, #1
 8008680:	005b      	lsls	r3, r3, #1
 8008682:	69ba      	ldr	r2, [r7, #24]
 8008684:	fbb2 f3f3 	udiv	r3, r2, r3
 8008688:	61fb      	str	r3, [r7, #28]
          break;
 800868a:	e039      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800868c:	4b16      	ldr	r3, [pc, #88]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008694:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008698:	d134      	bne.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800869a:	4b13      	ldr	r3, [pc, #76]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800869c:	691b      	ldr	r3, [r3, #16]
 800869e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80086a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80086a6:	d12d      	bne.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80086a8:	4b0f      	ldr	r3, [pc, #60]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80086aa:	691b      	ldr	r3, [r3, #16]
 80086ac:	0a1b      	lsrs	r3, r3, #8
 80086ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086b2:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80086b4:	69bb      	ldr	r3, [r7, #24]
 80086b6:	68fa      	ldr	r2, [r7, #12]
 80086b8:	fb02 f203 	mul.w	r2, r2, r3
 80086bc:	4b0a      	ldr	r3, [pc, #40]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80086be:	68db      	ldr	r3, [r3, #12]
 80086c0:	091b      	lsrs	r3, r3, #4
 80086c2:	f003 0307 	and.w	r3, r3, #7
 80086c6:	3301      	adds	r3, #1
 80086c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086cc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80086ce:	4b06      	ldr	r3, [pc, #24]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80086d0:	691b      	ldr	r3, [r3, #16]
 80086d2:	0d5b      	lsrs	r3, r3, #21
 80086d4:	f003 0303 	and.w	r3, r3, #3
 80086d8:	3301      	adds	r3, #1
 80086da:	005b      	lsls	r3, r3, #1
 80086dc:	69ba      	ldr	r2, [r7, #24]
 80086de:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e2:	61fb      	str	r3, [r7, #28]
          break;
 80086e4:	e00e      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 80086e6:	bf00      	nop
 80086e8:	40021000 	.word	0x40021000
 80086ec:	0003d090 	.word	0x0003d090
 80086f0:	0800c844 	.word	0x0800c844
 80086f4:	00f42400 	.word	0x00f42400
 80086f8:	007a1200 	.word	0x007a1200
          break;
 80086fc:	bf00      	nop
 80086fe:	e2e6      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008700:	bf00      	nop
 8008702:	e2e4      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008704:	bf00      	nop
        break;
 8008706:	e2e2      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008708:	4bac      	ldr	r3, [pc, #688]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800870a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800870e:	f003 0303 	and.w	r3, r3, #3
 8008712:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	2b03      	cmp	r3, #3
 8008718:	d827      	bhi.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800871a:	a201      	add	r2, pc, #4	; (adr r2, 8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800871c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008720:	08008731 	.word	0x08008731
 8008724:	08008739 	.word	0x08008739
 8008728:	08008741 	.word	0x08008741
 800872c:	08008755 	.word	0x08008755
          frequency = HAL_RCC_GetPCLK2Freq();
 8008730:	f7ff fb02 	bl	8007d38 <HAL_RCC_GetPCLK2Freq>
 8008734:	61f8      	str	r0, [r7, #28]
          break;
 8008736:	e01d      	b.n	8008774 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8008738:	f7ff fa52 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 800873c:	61f8      	str	r0, [r7, #28]
          break;
 800873e:	e019      	b.n	8008774 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008740:	4b9e      	ldr	r3, [pc, #632]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800874c:	d10f      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 800874e:	4b9c      	ldr	r3, [pc, #624]	; (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008750:	61fb      	str	r3, [r7, #28]
          break;
 8008752:	e00c      	b.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008754:	4b99      	ldr	r3, [pc, #612]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800875a:	f003 0302 	and.w	r3, r3, #2
 800875e:	2b02      	cmp	r3, #2
 8008760:	d107      	bne.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8008762:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008766:	61fb      	str	r3, [r7, #28]
          break;
 8008768:	e003      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 800876a:	bf00      	nop
 800876c:	e2af      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800876e:	bf00      	nop
 8008770:	e2ad      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008772:	bf00      	nop
        break;
 8008774:	e2ab      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008776:	4b91      	ldr	r3, [pc, #580]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800877c:	f003 030c 	and.w	r3, r3, #12
 8008780:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	2b0c      	cmp	r3, #12
 8008786:	d83a      	bhi.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8008788:	a201      	add	r2, pc, #4	; (adr r2, 8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 800878a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800878e:	bf00      	nop
 8008790:	080087c5 	.word	0x080087c5
 8008794:	080087ff 	.word	0x080087ff
 8008798:	080087ff 	.word	0x080087ff
 800879c:	080087ff 	.word	0x080087ff
 80087a0:	080087cd 	.word	0x080087cd
 80087a4:	080087ff 	.word	0x080087ff
 80087a8:	080087ff 	.word	0x080087ff
 80087ac:	080087ff 	.word	0x080087ff
 80087b0:	080087d5 	.word	0x080087d5
 80087b4:	080087ff 	.word	0x080087ff
 80087b8:	080087ff 	.word	0x080087ff
 80087bc:	080087ff 	.word	0x080087ff
 80087c0:	080087e9 	.word	0x080087e9
          frequency = HAL_RCC_GetPCLK1Freq();
 80087c4:	f7ff faa2 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 80087c8:	61f8      	str	r0, [r7, #28]
          break;
 80087ca:	e01d      	b.n	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 80087cc:	f7ff fa08 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 80087d0:	61f8      	str	r0, [r7, #28]
          break;
 80087d2:	e019      	b.n	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80087d4:	4b79      	ldr	r3, [pc, #484]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087e0:	d10f      	bne.n	8008802 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 80087e2:	4b77      	ldr	r3, [pc, #476]	; (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80087e4:	61fb      	str	r3, [r7, #28]
          break;
 80087e6:	e00c      	b.n	8008802 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80087e8:	4b74      	ldr	r3, [pc, #464]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80087ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087ee:	f003 0302 	and.w	r3, r3, #2
 80087f2:	2b02      	cmp	r3, #2
 80087f4:	d107      	bne.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 80087f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80087fa:	61fb      	str	r3, [r7, #28]
          break;
 80087fc:	e003      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 80087fe:	bf00      	nop
 8008800:	e265      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008802:	bf00      	nop
 8008804:	e263      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008806:	bf00      	nop
        break;
 8008808:	e261      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800880a:	4b6c      	ldr	r3, [pc, #432]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800880c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008810:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008814:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	2b10      	cmp	r3, #16
 800881a:	d00d      	beq.n	8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 800881c:	2b10      	cmp	r3, #16
 800881e:	d802      	bhi.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8008820:	2b00      	cmp	r3, #0
 8008822:	d005      	beq.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 8008824:	e024      	b.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 8008826:	2b20      	cmp	r3, #32
 8008828:	d00a      	beq.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 800882a:	2b30      	cmp	r3, #48	; 0x30
 800882c:	d012      	beq.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 800882e:	e01f      	b.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008830:	f7ff fa6c 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8008834:	61f8      	str	r0, [r7, #28]
          break;
 8008836:	e01b      	b.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8008838:	f7ff f9d2 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 800883c:	61f8      	str	r0, [r7, #28]
          break;
 800883e:	e017      	b.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008840:	4b5e      	ldr	r3, [pc, #376]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008848:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800884c:	d10d      	bne.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 800884e:	4b5c      	ldr	r3, [pc, #368]	; (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008850:	61fb      	str	r3, [r7, #28]
          break;
 8008852:	e00a      	b.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008854:	4b59      	ldr	r3, [pc, #356]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008856:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800885a:	f003 0302 	and.w	r3, r3, #2
 800885e:	2b02      	cmp	r3, #2
 8008860:	d105      	bne.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8008862:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008866:	61fb      	str	r3, [r7, #28]
          break;
 8008868:	e001      	b.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800886a:	bf00      	nop
 800886c:	e22f      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800886e:	bf00      	nop
        break;
 8008870:	e22d      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008872:	4b52      	ldr	r3, [pc, #328]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008878:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800887c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	2b40      	cmp	r3, #64	; 0x40
 8008882:	d00d      	beq.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8008884:	2b40      	cmp	r3, #64	; 0x40
 8008886:	d802      	bhi.n	800888e <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8008888:	2b00      	cmp	r3, #0
 800888a:	d005      	beq.n	8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 800888c:	e024      	b.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 800888e:	2b80      	cmp	r3, #128	; 0x80
 8008890:	d00a      	beq.n	80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8008892:	2bc0      	cmp	r3, #192	; 0xc0
 8008894:	d012      	beq.n	80088bc <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 8008896:	e01f      	b.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008898:	f7ff fa38 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 800889c:	61f8      	str	r0, [r7, #28]
          break;
 800889e:	e01b      	b.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 80088a0:	f7ff f99e 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 80088a4:	61f8      	str	r0, [r7, #28]
          break;
 80088a6:	e017      	b.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80088a8:	4b44      	ldr	r3, [pc, #272]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088b4:	d10d      	bne.n	80088d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 80088b6:	4b42      	ldr	r3, [pc, #264]	; (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80088b8:	61fb      	str	r3, [r7, #28]
          break;
 80088ba:	e00a      	b.n	80088d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80088bc:	4b3f      	ldr	r3, [pc, #252]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80088be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088c2:	f003 0302 	and.w	r3, r3, #2
 80088c6:	2b02      	cmp	r3, #2
 80088c8:	d105      	bne.n	80088d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 80088ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088ce:	61fb      	str	r3, [r7, #28]
          break;
 80088d0:	e001      	b.n	80088d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 80088d2:	bf00      	nop
 80088d4:	e1fb      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80088d6:	bf00      	nop
        break;
 80088d8:	e1f9      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80088da:	4b38      	ldr	r3, [pc, #224]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80088dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088e4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088ec:	d010      	beq.n	8008910 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 80088ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088f2:	d802      	bhi.n	80088fa <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d007      	beq.n	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 80088f8:	e026      	b.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 80088fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088fe:	d00b      	beq.n	8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8008900:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008904:	d012      	beq.n	800892c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 8008906:	e01f      	b.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008908:	f7ff fa00 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 800890c:	61f8      	str	r0, [r7, #28]
          break;
 800890e:	e01b      	b.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8008910:	f7ff f966 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8008914:	61f8      	str	r0, [r7, #28]
          break;
 8008916:	e017      	b.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008918:	4b28      	ldr	r3, [pc, #160]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008920:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008924:	d10d      	bne.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 8008926:	4b26      	ldr	r3, [pc, #152]	; (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008928:	61fb      	str	r3, [r7, #28]
          break;
 800892a:	e00a      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800892c:	4b23      	ldr	r3, [pc, #140]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800892e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008932:	f003 0302 	and.w	r3, r3, #2
 8008936:	2b02      	cmp	r3, #2
 8008938:	d105      	bne.n	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 800893a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800893e:	61fb      	str	r3, [r7, #28]
          break;
 8008940:	e001      	b.n	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8008942:	bf00      	nop
 8008944:	e1c3      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008946:	bf00      	nop
        break;
 8008948:	e1c1      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800894a:	4b1c      	ldr	r3, [pc, #112]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800894c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008950:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008954:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800895c:	d010      	beq.n	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 800895e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008962:	d802      	bhi.n	800896a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8008964:	2b00      	cmp	r3, #0
 8008966:	d007      	beq.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8008968:	e026      	b.n	80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 800896a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800896e:	d00b      	beq.n	8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8008970:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008974:	d012      	beq.n	800899c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 8008976:	e01f      	b.n	80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008978:	f7ff f9c8 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 800897c:	61f8      	str	r0, [r7, #28]
          break;
 800897e:	e01b      	b.n	80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8008980:	f7ff f92e 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8008984:	61f8      	str	r0, [r7, #28]
          break;
 8008986:	e017      	b.n	80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008988:	4b0c      	ldr	r3, [pc, #48]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008990:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008994:	d10d      	bne.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 8008996:	4b0a      	ldr	r3, [pc, #40]	; (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008998:	61fb      	str	r3, [r7, #28]
          break;
 800899a:	e00a      	b.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800899c:	4b07      	ldr	r3, [pc, #28]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800899e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089a2:	f003 0302 	and.w	r3, r3, #2
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	d105      	bne.n	80089b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 80089aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089ae:	61fb      	str	r3, [r7, #28]
          break;
 80089b0:	e001      	b.n	80089b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 80089b2:	bf00      	nop
 80089b4:	e18b      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80089b6:	bf00      	nop
        break;
 80089b8:	e189      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80089ba:	bf00      	nop
 80089bc:	40021000 	.word	0x40021000
 80089c0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80089c4:	4bae      	ldr	r3, [pc, #696]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80089ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089d6:	d02f      	beq.n	8008a38 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 80089d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80089dc:	d003      	beq.n	80089e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80089de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80089e2:	d004      	beq.n	80089ee <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 80089e4:	e050      	b.n	8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 80089e6:	f7ff f8fb 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 80089ea:	61f8      	str	r0, [r7, #28]
          break;
 80089ec:	e04c      	b.n	8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 80089ee:	4ba4      	ldr	r3, [pc, #656]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d043      	beq.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80089fa:	4ba1      	ldr	r3, [pc, #644]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089fc:	691b      	ldr	r3, [r3, #16]
 80089fe:	0a1b      	lsrs	r3, r3, #8
 8008a00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a04:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	fb02 f203 	mul.w	r2, r2, r3
 8008a0e:	4b9c      	ldr	r3, [pc, #624]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a10:	68db      	ldr	r3, [r3, #12]
 8008a12:	091b      	lsrs	r3, r3, #4
 8008a14:	f003 0307 	and.w	r3, r3, #7
 8008a18:	3301      	adds	r3, #1
 8008a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a1e:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8008a20:	4b97      	ldr	r3, [pc, #604]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a22:	691b      	ldr	r3, [r3, #16]
 8008a24:	0e5b      	lsrs	r3, r3, #25
 8008a26:	f003 0303 	and.w	r3, r3, #3
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	005b      	lsls	r3, r3, #1
 8008a2e:	69ba      	ldr	r2, [r7, #24]
 8008a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a34:	61fb      	str	r3, [r7, #28]
          break;
 8008a36:	e024      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8008a38:	4b91      	ldr	r3, [pc, #580]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a3a:	695b      	ldr	r3, [r3, #20]
 8008a3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d020      	beq.n	8008a86 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8008a44:	4b8e      	ldr	r3, [pc, #568]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a46:	695b      	ldr	r3, [r3, #20]
 8008a48:	0a1b      	lsrs	r3, r3, #8
 8008a4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a4e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	fb02 f203 	mul.w	r2, r2, r3
 8008a58:	4b89      	ldr	r3, [pc, #548]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a5a:	68db      	ldr	r3, [r3, #12]
 8008a5c:	091b      	lsrs	r3, r3, #4
 8008a5e:	f003 0307 	and.w	r3, r3, #7
 8008a62:	3301      	adds	r3, #1
 8008a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a68:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8008a6a:	4b85      	ldr	r3, [pc, #532]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a6c:	695b      	ldr	r3, [r3, #20]
 8008a6e:	0e5b      	lsrs	r3, r3, #25
 8008a70:	f003 0303 	and.w	r3, r3, #3
 8008a74:	3301      	adds	r3, #1
 8008a76:	005b      	lsls	r3, r3, #1
 8008a78:	69ba      	ldr	r2, [r7, #24]
 8008a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a7e:	61fb      	str	r3, [r7, #28]
          break;
 8008a80:	e001      	b.n	8008a86 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 8008a82:	bf00      	nop
 8008a84:	e123      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008a86:	bf00      	nop
        break;
 8008a88:	e121      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8008a8a:	4b7d      	ldr	r3, [pc, #500]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a94:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d103      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 8008a9c:	f7ff f94c 	bl	8007d38 <HAL_RCC_GetPCLK2Freq>
 8008aa0:	61f8      	str	r0, [r7, #28]
        break;
 8008aa2:	e114      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 8008aa4:	f7ff f89c 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8008aa8:	61f8      	str	r0, [r7, #28]
        break;
 8008aaa:	e110      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008aac:	4b74      	ldr	r3, [pc, #464]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ab2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008ab6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008abe:	d009      	beq.n	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8008ac0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ac4:	d00a      	beq.n	8008adc <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d000      	beq.n	8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8008aca:	e011      	b.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008acc:	f7ff f91e 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8008ad0:	61f8      	str	r0, [r7, #28]
          break;
 8008ad2:	e00d      	b.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 8008ad4:	f7ff f884 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8008ad8:	61f8      	str	r0, [r7, #28]
          break;
 8008ada:	e009      	b.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008adc:	4b68      	ldr	r3, [pc, #416]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ae8:	d101      	bne.n	8008aee <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8008aea:	4b66      	ldr	r3, [pc, #408]	; (8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008aec:	61fb      	str	r3, [r7, #28]
          break;
 8008aee:	bf00      	nop
        break;
 8008af0:	e0ed      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8008af2:	4b63      	ldr	r3, [pc, #396]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008af8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008afc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008b04:	d009      	beq.n	8008b1a <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8008b06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b0a:	d00a      	beq.n	8008b22 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d000      	beq.n	8008b12 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8008b10:	e011      	b.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b12:	f7ff f8fb 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8008b16:	61f8      	str	r0, [r7, #28]
          break;
 8008b18:	e00d      	b.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8008b1a:	f7ff f861 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8008b1e:	61f8      	str	r0, [r7, #28]
          break;
 8008b20:	e009      	b.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b22:	4b57      	ldr	r3, [pc, #348]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b2e:	d101      	bne.n	8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8008b30:	4b54      	ldr	r3, [pc, #336]	; (8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008b32:	61fb      	str	r3, [r7, #28]
          break;
 8008b34:	bf00      	nop
        break;
 8008b36:	e0ca      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008b38:	4b51      	ldr	r3, [pc, #324]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b3e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008b42:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b4a:	d009      	beq.n	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008b4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b50:	d00a      	beq.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d000      	beq.n	8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 8008b56:	e011      	b.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b58:	f7ff f8d8 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8008b5c:	61f8      	str	r0, [r7, #28]
          break;
 8008b5e:	e00d      	b.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008b60:	f7ff f83e 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8008b64:	61f8      	str	r0, [r7, #28]
          break;
 8008b66:	e009      	b.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b68:	4b45      	ldr	r3, [pc, #276]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b74:	d101      	bne.n	8008b7a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 8008b76:	4b43      	ldr	r3, [pc, #268]	; (8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008b78:	61fb      	str	r3, [r7, #28]
          break;
 8008b7a:	bf00      	nop
        break;
 8008b7c:	e0a7      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008b7e:	4b40      	ldr	r3, [pc, #256]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b84:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008b88:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008b8a:	693b      	ldr	r3, [r7, #16]
 8008b8c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008b90:	d010      	beq.n	8008bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8008b92:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008b96:	d802      	bhi.n	8008b9e <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d007      	beq.n	8008bac <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8008b9c:	e02f      	b.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 8008b9e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008ba2:	d012      	beq.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8008ba4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008ba8:	d019      	beq.n	8008bde <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8008baa:	e028      	b.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008bac:	f7ff f8ae 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8008bb0:	61f8      	str	r0, [r7, #28]
          break;
 8008bb2:	e024      	b.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008bb4:	4b32      	ldr	r3, [pc, #200]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008bba:	f003 0302 	and.w	r3, r3, #2
 8008bbe:	2b02      	cmp	r3, #2
 8008bc0:	d118      	bne.n	8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 8008bc2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008bc6:	61fb      	str	r3, [r7, #28]
          break;
 8008bc8:	e014      	b.n	8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008bca:	4b2d      	ldr	r3, [pc, #180]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bd6:	d10f      	bne.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8008bd8:	4b2a      	ldr	r3, [pc, #168]	; (8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008bda:	61fb      	str	r3, [r7, #28]
          break;
 8008bdc:	e00c      	b.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008bde:	4b28      	ldr	r3, [pc, #160]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008be4:	f003 0302 	and.w	r3, r3, #2
 8008be8:	2b02      	cmp	r3, #2
 8008bea:	d107      	bne.n	8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8008bec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008bf0:	61fb      	str	r3, [r7, #28]
          break;
 8008bf2:	e003      	b.n	8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 8008bf4:	bf00      	nop
 8008bf6:	e06a      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008bf8:	bf00      	nop
 8008bfa:	e068      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008bfc:	bf00      	nop
        break;
 8008bfe:	e066      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008c00:	4b1f      	ldr	r3, [pc, #124]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c06:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008c0a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c12:	d010      	beq.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8008c14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c18:	d802      	bhi.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d007      	beq.n	8008c2e <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8008c1e:	e034      	b.n	8008c8a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8008c20:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008c24:	d012      	beq.n	8008c4c <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8008c26:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008c2a:	d019      	beq.n	8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8008c2c:	e02d      	b.n	8008c8a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008c2e:	f7ff f86d 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8008c32:	61f8      	str	r0, [r7, #28]
          break;
 8008c34:	e029      	b.n	8008c8a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008c36:	4b12      	ldr	r3, [pc, #72]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008c38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c3c:	f003 0302 	and.w	r3, r3, #2
 8008c40:	2b02      	cmp	r3, #2
 8008c42:	d118      	bne.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 8008c44:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008c48:	61fb      	str	r3, [r7, #28]
          break;
 8008c4a:	e014      	b.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008c4c:	4b0c      	ldr	r3, [pc, #48]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c58:	d10f      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 8008c5a:	4b0a      	ldr	r3, [pc, #40]	; (8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008c5c:	61fb      	str	r3, [r7, #28]
          break;
 8008c5e:	e00c      	b.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008c60:	4b07      	ldr	r3, [pc, #28]	; (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c66:	f003 0302 	and.w	r3, r3, #2
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	d10c      	bne.n	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 8008c6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c72:	61fb      	str	r3, [r7, #28]
          break;
 8008c74:	e008      	b.n	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 8008c76:	bf00      	nop
 8008c78:	e029      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008c7a:	bf00      	nop
 8008c7c:	e027      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8008c7e:	bf00      	nop
 8008c80:	40021000 	.word	0x40021000
 8008c84:	00f42400 	.word	0x00f42400
          break;
 8008c88:	bf00      	nop
        break;
 8008c8a:	e020      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8008c8c:	4b12      	ldr	r3, [pc, #72]	; (8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c92:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008c96:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d003      	beq.n	8008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 8008c9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ca2:	d004      	beq.n	8008cae <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 8008ca4:	e00d      	b.n	8008cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008ca6:	f7ff f831 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8008caa:	61f8      	str	r0, [r7, #28]
          break;
 8008cac:	e009      	b.n	8008cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008cae:	4b0a      	ldr	r3, [pc, #40]	; (8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008cb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cba:	d101      	bne.n	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8008cbc:	4b07      	ldr	r3, [pc, #28]	; (8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8008cbe:	61fb      	str	r3, [r7, #28]
          break;
 8008cc0:	bf00      	nop
        break;
 8008cc2:	e004      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008cc4:	bf00      	nop
 8008cc6:	e002      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008cc8:	bf00      	nop
 8008cca:	e000      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008ccc:	bf00      	nop
    }
  }

  return(frequency);
 8008cce:	69fb      	ldr	r3, [r7, #28]
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3720      	adds	r7, #32
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}
 8008cd8:	40021000 	.word	0x40021000
 8008cdc:	00f42400 	.word	0x00f42400

08008ce0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8008ce4:	4b05      	ldr	r3, [pc, #20]	; (8008cfc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	4a04      	ldr	r2, [pc, #16]	; (8008cfc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008cea:	f043 0304 	orr.w	r3, r3, #4
 8008cee:	6013      	str	r3, [r2, #0]
}
 8008cf0:	bf00      	nop
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr
 8008cfa:	bf00      	nop
 8008cfc:	40021000 	.word	0x40021000

08008d00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b084      	sub	sp, #16
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
 8008d08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008d0e:	4b73      	ldr	r3, [pc, #460]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	f003 0303 	and.w	r3, r3, #3
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d018      	beq.n	8008d4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008d1a:	4b70      	ldr	r3, [pc, #448]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	f003 0203 	and.w	r2, r3, #3
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d10d      	bne.n	8008d46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
       ||
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d009      	beq.n	8008d46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008d32:	4b6a      	ldr	r3, [pc, #424]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d34:	68db      	ldr	r3, [r3, #12]
 8008d36:	091b      	lsrs	r3, r3, #4
 8008d38:	f003 0307 	and.w	r3, r3, #7
 8008d3c:	1c5a      	adds	r2, r3, #1
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	685b      	ldr	r3, [r3, #4]
       ||
 8008d42:	429a      	cmp	r2, r3
 8008d44:	d044      	beq.n	8008dd0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	73fb      	strb	r3, [r7, #15]
 8008d4a:	e041      	b.n	8008dd0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2b02      	cmp	r3, #2
 8008d52:	d00c      	beq.n	8008d6e <RCCEx_PLLSAI1_Config+0x6e>
 8008d54:	2b03      	cmp	r3, #3
 8008d56:	d013      	beq.n	8008d80 <RCCEx_PLLSAI1_Config+0x80>
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d120      	bne.n	8008d9e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008d5c:	4b5f      	ldr	r3, [pc, #380]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f003 0302 	and.w	r3, r3, #2
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d11d      	bne.n	8008da4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008d6c:	e01a      	b.n	8008da4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008d6e:	4b5b      	ldr	r3, [pc, #364]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d116      	bne.n	8008da8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008d7e:	e013      	b.n	8008da8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008d80:	4b56      	ldr	r3, [pc, #344]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10f      	bne.n	8008dac <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008d8c:	4b53      	ldr	r3, [pc, #332]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d109      	bne.n	8008dac <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008d9c:	e006      	b.n	8008dac <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	73fb      	strb	r3, [r7, #15]
      break;
 8008da2:	e004      	b.n	8008dae <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008da4:	bf00      	nop
 8008da6:	e002      	b.n	8008dae <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008da8:	bf00      	nop
 8008daa:	e000      	b.n	8008dae <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008dac:	bf00      	nop
    }

    if(status == HAL_OK)
 8008dae:	7bfb      	ldrb	r3, [r7, #15]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d10d      	bne.n	8008dd0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008db4:	4b49      	ldr	r3, [pc, #292]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008db6:	68db      	ldr	r3, [r3, #12]
 8008db8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6819      	ldr	r1, [r3, #0]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	3b01      	subs	r3, #1
 8008dc6:	011b      	lsls	r3, r3, #4
 8008dc8:	430b      	orrs	r3, r1
 8008dca:	4944      	ldr	r1, [pc, #272]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008dd0:	7bfb      	ldrb	r3, [r7, #15]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d17d      	bne.n	8008ed2 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008dd6:	4b41      	ldr	r3, [pc, #260]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4a40      	ldr	r2, [pc, #256]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ddc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008de0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008de2:	f7fa f99b 	bl	800311c <HAL_GetTick>
 8008de6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008de8:	e009      	b.n	8008dfe <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008dea:	f7fa f997 	bl	800311c <HAL_GetTick>
 8008dee:	4602      	mov	r2, r0
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	1ad3      	subs	r3, r2, r3
 8008df4:	2b02      	cmp	r3, #2
 8008df6:	d902      	bls.n	8008dfe <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008df8:	2303      	movs	r3, #3
 8008dfa:	73fb      	strb	r3, [r7, #15]
        break;
 8008dfc:	e005      	b.n	8008e0a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008dfe:	4b37      	ldr	r3, [pc, #220]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d1ef      	bne.n	8008dea <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008e0a:	7bfb      	ldrb	r3, [r7, #15]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d160      	bne.n	8008ed2 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d111      	bne.n	8008e3a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008e16:	4b31      	ldr	r3, [pc, #196]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008e1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	6892      	ldr	r2, [r2, #8]
 8008e26:	0211      	lsls	r1, r2, #8
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	68d2      	ldr	r2, [r2, #12]
 8008e2c:	0912      	lsrs	r2, r2, #4
 8008e2e:	0452      	lsls	r2, r2, #17
 8008e30:	430a      	orrs	r2, r1
 8008e32:	492a      	ldr	r1, [pc, #168]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e34:	4313      	orrs	r3, r2
 8008e36:	610b      	str	r3, [r1, #16]
 8008e38:	e027      	b.n	8008e8a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	d112      	bne.n	8008e66 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008e40:	4b26      	ldr	r3, [pc, #152]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e42:	691b      	ldr	r3, [r3, #16]
 8008e44:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008e48:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008e4c:	687a      	ldr	r2, [r7, #4]
 8008e4e:	6892      	ldr	r2, [r2, #8]
 8008e50:	0211      	lsls	r1, r2, #8
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	6912      	ldr	r2, [r2, #16]
 8008e56:	0852      	lsrs	r2, r2, #1
 8008e58:	3a01      	subs	r2, #1
 8008e5a:	0552      	lsls	r2, r2, #21
 8008e5c:	430a      	orrs	r2, r1
 8008e5e:	491f      	ldr	r1, [pc, #124]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e60:	4313      	orrs	r3, r2
 8008e62:	610b      	str	r3, [r1, #16]
 8008e64:	e011      	b.n	8008e8a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008e66:	4b1d      	ldr	r3, [pc, #116]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008e6e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008e72:	687a      	ldr	r2, [r7, #4]
 8008e74:	6892      	ldr	r2, [r2, #8]
 8008e76:	0211      	lsls	r1, r2, #8
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	6952      	ldr	r2, [r2, #20]
 8008e7c:	0852      	lsrs	r2, r2, #1
 8008e7e:	3a01      	subs	r2, #1
 8008e80:	0652      	lsls	r2, r2, #25
 8008e82:	430a      	orrs	r2, r1
 8008e84:	4915      	ldr	r1, [pc, #84]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e86:	4313      	orrs	r3, r2
 8008e88:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008e8a:	4b14      	ldr	r3, [pc, #80]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a13      	ldr	r2, [pc, #76]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e90:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008e94:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e96:	f7fa f941 	bl	800311c <HAL_GetTick>
 8008e9a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008e9c:	e009      	b.n	8008eb2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008e9e:	f7fa f93d 	bl	800311c <HAL_GetTick>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	1ad3      	subs	r3, r2, r3
 8008ea8:	2b02      	cmp	r3, #2
 8008eaa:	d902      	bls.n	8008eb2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8008eac:	2303      	movs	r3, #3
 8008eae:	73fb      	strb	r3, [r7, #15]
          break;
 8008eb0:	e005      	b.n	8008ebe <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008eb2:	4b0a      	ldr	r3, [pc, #40]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d0ef      	beq.n	8008e9e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8008ebe:	7bfb      	ldrb	r3, [r7, #15]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d106      	bne.n	8008ed2 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008ec4:	4b05      	ldr	r3, [pc, #20]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ec6:	691a      	ldr	r2, [r3, #16]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	699b      	ldr	r3, [r3, #24]
 8008ecc:	4903      	ldr	r1, [pc, #12]	; (8008edc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3710      	adds	r7, #16
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	40021000 	.word	0x40021000

08008ee0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008eea:	2300      	movs	r3, #0
 8008eec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008eee:	4b68      	ldr	r3, [pc, #416]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	f003 0303 	and.w	r3, r3, #3
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d018      	beq.n	8008f2c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008efa:	4b65      	ldr	r3, [pc, #404]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008efc:	68db      	ldr	r3, [r3, #12]
 8008efe:	f003 0203 	and.w	r2, r3, #3
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d10d      	bne.n	8008f26 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
       ||
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d009      	beq.n	8008f26 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008f12:	4b5f      	ldr	r3, [pc, #380]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f14:	68db      	ldr	r3, [r3, #12]
 8008f16:	091b      	lsrs	r3, r3, #4
 8008f18:	f003 0307 	and.w	r3, r3, #7
 8008f1c:	1c5a      	adds	r2, r3, #1
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	685b      	ldr	r3, [r3, #4]
       ||
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d044      	beq.n	8008fb0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8008f26:	2301      	movs	r3, #1
 8008f28:	73fb      	strb	r3, [r7, #15]
 8008f2a:	e041      	b.n	8008fb0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d00c      	beq.n	8008f4e <RCCEx_PLLSAI2_Config+0x6e>
 8008f34:	2b03      	cmp	r3, #3
 8008f36:	d013      	beq.n	8008f60 <RCCEx_PLLSAI2_Config+0x80>
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d120      	bne.n	8008f7e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008f3c:	4b54      	ldr	r3, [pc, #336]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f003 0302 	and.w	r3, r3, #2
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d11d      	bne.n	8008f84 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008f4c:	e01a      	b.n	8008f84 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008f4e:	4b50      	ldr	r3, [pc, #320]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d116      	bne.n	8008f88 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008f5e:	e013      	b.n	8008f88 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008f60:	4b4b      	ldr	r3, [pc, #300]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d10f      	bne.n	8008f8c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008f6c:	4b48      	ldr	r3, [pc, #288]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d109      	bne.n	8008f8c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008f7c:	e006      	b.n	8008f8c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	73fb      	strb	r3, [r7, #15]
      break;
 8008f82:	e004      	b.n	8008f8e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008f84:	bf00      	nop
 8008f86:	e002      	b.n	8008f8e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008f88:	bf00      	nop
 8008f8a:	e000      	b.n	8008f8e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008f8c:	bf00      	nop
    }

    if(status == HAL_OK)
 8008f8e:	7bfb      	ldrb	r3, [r7, #15]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10d      	bne.n	8008fb0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008f94:	4b3e      	ldr	r3, [pc, #248]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f96:	68db      	ldr	r3, [r3, #12]
 8008f98:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6819      	ldr	r1, [r3, #0]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	3b01      	subs	r3, #1
 8008fa6:	011b      	lsls	r3, r3, #4
 8008fa8:	430b      	orrs	r3, r1
 8008faa:	4939      	ldr	r1, [pc, #228]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008fac:	4313      	orrs	r3, r2
 8008fae:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008fb0:	7bfb      	ldrb	r3, [r7, #15]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d167      	bne.n	8009086 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008fb6:	4b36      	ldr	r3, [pc, #216]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a35      	ldr	r2, [pc, #212]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008fbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008fc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fc2:	f7fa f8ab 	bl	800311c <HAL_GetTick>
 8008fc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008fc8:	e009      	b.n	8008fde <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008fca:	f7fa f8a7 	bl	800311c <HAL_GetTick>
 8008fce:	4602      	mov	r2, r0
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	1ad3      	subs	r3, r2, r3
 8008fd4:	2b02      	cmp	r3, #2
 8008fd6:	d902      	bls.n	8008fde <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008fd8:	2303      	movs	r3, #3
 8008fda:	73fb      	strb	r3, [r7, #15]
        break;
 8008fdc:	e005      	b.n	8008fea <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008fde:	4b2c      	ldr	r3, [pc, #176]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d1ef      	bne.n	8008fca <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008fea:	7bfb      	ldrb	r3, [r7, #15]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d14a      	bne.n	8009086 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d111      	bne.n	800901a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008ff6:	4b26      	ldr	r3, [pc, #152]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008ff8:	695b      	ldr	r3, [r3, #20]
 8008ffa:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008ffe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009002:	687a      	ldr	r2, [r7, #4]
 8009004:	6892      	ldr	r2, [r2, #8]
 8009006:	0211      	lsls	r1, r2, #8
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	68d2      	ldr	r2, [r2, #12]
 800900c:	0912      	lsrs	r2, r2, #4
 800900e:	0452      	lsls	r2, r2, #17
 8009010:	430a      	orrs	r2, r1
 8009012:	491f      	ldr	r1, [pc, #124]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009014:	4313      	orrs	r3, r2
 8009016:	614b      	str	r3, [r1, #20]
 8009018:	e011      	b.n	800903e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800901a:	4b1d      	ldr	r3, [pc, #116]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 800901c:	695b      	ldr	r3, [r3, #20]
 800901e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8009022:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009026:	687a      	ldr	r2, [r7, #4]
 8009028:	6892      	ldr	r2, [r2, #8]
 800902a:	0211      	lsls	r1, r2, #8
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	6912      	ldr	r2, [r2, #16]
 8009030:	0852      	lsrs	r2, r2, #1
 8009032:	3a01      	subs	r2, #1
 8009034:	0652      	lsls	r2, r2, #25
 8009036:	430a      	orrs	r2, r1
 8009038:	4915      	ldr	r1, [pc, #84]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 800903a:	4313      	orrs	r3, r2
 800903c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800903e:	4b14      	ldr	r3, [pc, #80]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a13      	ldr	r2, [pc, #76]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009044:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009048:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800904a:	f7fa f867 	bl	800311c <HAL_GetTick>
 800904e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009050:	e009      	b.n	8009066 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009052:	f7fa f863 	bl	800311c <HAL_GetTick>
 8009056:	4602      	mov	r2, r0
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	1ad3      	subs	r3, r2, r3
 800905c:	2b02      	cmp	r3, #2
 800905e:	d902      	bls.n	8009066 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	73fb      	strb	r3, [r7, #15]
          break;
 8009064:	e005      	b.n	8009072 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009066:	4b0a      	ldr	r3, [pc, #40]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800906e:	2b00      	cmp	r3, #0
 8009070:	d0ef      	beq.n	8009052 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8009072:	7bfb      	ldrb	r3, [r7, #15]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d106      	bne.n	8009086 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8009078:	4b05      	ldr	r3, [pc, #20]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 800907a:	695a      	ldr	r2, [r3, #20]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	695b      	ldr	r3, [r3, #20]
 8009080:	4903      	ldr	r1, [pc, #12]	; (8009090 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009082:	4313      	orrs	r3, r2
 8009084:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8009086:	7bfb      	ldrb	r3, [r7, #15]
}
 8009088:	4618      	mov	r0, r3
 800908a:	3710      	adds	r7, #16
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	40021000 	.word	0x40021000

08009094 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8009094:	b480      	push	{r7}
 8009096:	b089      	sub	sp, #36	; 0x24
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800909e:	2300      	movs	r3, #0
 80090a0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80090a2:	2300      	movs	r3, #0
 80090a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80090a6:	2300      	movs	r3, #0
 80090a8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090b0:	d10c      	bne.n	80090cc <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80090b2:	4b62      	ldr	r3, [pc, #392]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80090b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090b8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80090bc:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80090c4:	d112      	bne.n	80090ec <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80090c6:	4b5e      	ldr	r3, [pc, #376]	; (8009240 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80090c8:	61fb      	str	r3, [r7, #28]
 80090ca:	e00f      	b.n	80090ec <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090d2:	d10b      	bne.n	80090ec <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80090d4:	4b59      	ldr	r3, [pc, #356]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80090d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090da:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80090de:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80090e0:	69bb      	ldr	r3, [r7, #24]
 80090e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80090e6:	d101      	bne.n	80090ec <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80090e8:	4b55      	ldr	r3, [pc, #340]	; (8009240 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80090ea:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f040 809c 	bne.w	800922c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80090f8:	69bb      	ldr	r3, [r7, #24]
 80090fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80090fe:	d003      	beq.n	8009108 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8009100:	69bb      	ldr	r3, [r7, #24]
 8009102:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009106:	d12d      	bne.n	8009164 <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8009108:	4b4c      	ldr	r3, [pc, #304]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800910a:	68db      	ldr	r3, [r3, #12]
 800910c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009110:	2b00      	cmp	r3, #0
 8009112:	f000 808b 	beq.w	800922c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009116:	4b49      	ldr	r3, [pc, #292]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009118:	68db      	ldr	r3, [r3, #12]
 800911a:	091b      	lsrs	r3, r3, #4
 800911c:	f003 0307 	and.w	r3, r3, #7
 8009120:	3301      	adds	r3, #1
 8009122:	693a      	ldr	r2, [r7, #16]
 8009124:	fbb2 f3f3 	udiv	r3, r2, r3
 8009128:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800912a:	4b44      	ldr	r3, [pc, #272]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800912c:	68db      	ldr	r3, [r3, #12]
 800912e:	0a1b      	lsrs	r3, r3, #8
 8009130:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009134:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d10a      	bne.n	8009152 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800913c:	4b3f      	ldr	r3, [pc, #252]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800913e:	68db      	ldr	r3, [r3, #12]
 8009140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009144:	2b00      	cmp	r3, #0
 8009146:	d002      	beq.n	800914e <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8009148:	2311      	movs	r3, #17
 800914a:	617b      	str	r3, [r7, #20]
 800914c:	e001      	b.n	8009152 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 800914e:	2307      	movs	r3, #7
 8009150:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	68fa      	ldr	r2, [r7, #12]
 8009156:	fb02 f203 	mul.w	r2, r2, r3
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009160:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8009162:	e063      	b.n	800922c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d12c      	bne.n	80091c4 <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 800916a:	4b34      	ldr	r3, [pc, #208]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009172:	2b00      	cmp	r3, #0
 8009174:	d05a      	beq.n	800922c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009176:	4b31      	ldr	r3, [pc, #196]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009178:	68db      	ldr	r3, [r3, #12]
 800917a:	091b      	lsrs	r3, r3, #4
 800917c:	f003 0307 	and.w	r3, r3, #7
 8009180:	3301      	adds	r3, #1
 8009182:	693a      	ldr	r2, [r7, #16]
 8009184:	fbb2 f3f3 	udiv	r3, r2, r3
 8009188:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800918a:	4b2c      	ldr	r3, [pc, #176]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800918c:	691b      	ldr	r3, [r3, #16]
 800918e:	0a1b      	lsrs	r3, r3, #8
 8009190:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009194:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d10a      	bne.n	80091b2 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800919c:	4b27      	ldr	r3, [pc, #156]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d002      	beq.n	80091ae <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 80091a8:	2311      	movs	r3, #17
 80091aa:	617b      	str	r3, [r7, #20]
 80091ac:	e001      	b.n	80091b2 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 80091ae:	2307      	movs	r3, #7
 80091b0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	fb02 f203 	mul.w	r2, r2, r3
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80091c0:	61fb      	str	r3, [r7, #28]
 80091c2:	e033      	b.n	800922c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80091c4:	69bb      	ldr	r3, [r7, #24]
 80091c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80091ca:	d003      	beq.n	80091d4 <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 80091cc:	69bb      	ldr	r3, [r7, #24]
 80091ce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80091d2:	d12b      	bne.n	800922c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 80091d4:	4b19      	ldr	r3, [pc, #100]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80091d6:	695b      	ldr	r3, [r3, #20]
 80091d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d025      	beq.n	800922c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80091e0:	4b16      	ldr	r3, [pc, #88]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80091e2:	68db      	ldr	r3, [r3, #12]
 80091e4:	091b      	lsrs	r3, r3, #4
 80091e6:	f003 0307 	and.w	r3, r3, #7
 80091ea:	3301      	adds	r3, #1
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80091f2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80091f4:	4b11      	ldr	r3, [pc, #68]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80091f6:	695b      	ldr	r3, [r3, #20]
 80091f8:	0a1b      	lsrs	r3, r3, #8
 80091fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091fe:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d10a      	bne.n	800921c <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8009206:	4b0d      	ldr	r3, [pc, #52]	; (800923c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009208:	695b      	ldr	r3, [r3, #20]
 800920a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800920e:	2b00      	cmp	r3, #0
 8009210:	d002      	beq.n	8009218 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 8009212:	2311      	movs	r3, #17
 8009214:	617b      	str	r3, [r7, #20]
 8009216:	e001      	b.n	800921c <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 8009218:	2307      	movs	r3, #7
 800921a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	68fa      	ldr	r2, [r7, #12]
 8009220:	fb02 f203 	mul.w	r2, r2, r3
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	fbb2 f3f3 	udiv	r3, r2, r3
 800922a:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800922c:	69fb      	ldr	r3, [r7, #28]
}
 800922e:	4618      	mov	r0, r3
 8009230:	3724      	adds	r7, #36	; 0x24
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	40021000 	.word	0x40021000
 8009240:	001fff68 	.word	0x001fff68

08009244 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b088      	sub	sp, #32
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d101      	bne.n	8009256 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8009252:	2301      	movs	r3, #1
 8009254:	e14a      	b.n	80094ec <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800925c:	b2db      	uxtb	r3, r3
 800925e:	2b00      	cmp	r3, #0
 8009260:	d106      	bne.n	8009270 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f7f9 f806 	bl	800227c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f000 f94d 	bl	8009510 <SAI_Disable>
 8009276:	4603      	mov	r3, r0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d001      	beq.n	8009280 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800927c:	2301      	movs	r3, #1
 800927e:	e135      	b.n	80094ec <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2202      	movs	r2, #2
 8009284:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	68db      	ldr	r3, [r3, #12]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d007      	beq.n	80092a0 <HAL_SAI_Init+0x5c>
 8009290:	2b01      	cmp	r3, #1
 8009292:	d302      	bcc.n	800929a <HAL_SAI_Init+0x56>
 8009294:	2b02      	cmp	r3, #2
 8009296:	d006      	beq.n	80092a6 <HAL_SAI_Init+0x62>
 8009298:	e008      	b.n	80092ac <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800929a:	2300      	movs	r3, #0
 800929c:	61fb      	str	r3, [r7, #28]
      break;
 800929e:	e008      	b.n	80092b2 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80092a0:	2310      	movs	r3, #16
 80092a2:	61fb      	str	r3, [r7, #28]
      break;
 80092a4:	e005      	b.n	80092b2 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80092a6:	2320      	movs	r3, #32
 80092a8:	61fb      	str	r3, [r7, #28]
      break;
 80092aa:	e002      	b.n	80092b2 <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 80092ac:	2300      	movs	r3, #0
 80092ae:	61fb      	str	r3, [r7, #28]
      break;
 80092b0:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	2b03      	cmp	r3, #3
 80092b8:	d81d      	bhi.n	80092f6 <HAL_SAI_Init+0xb2>
 80092ba:	a201      	add	r2, pc, #4	; (adr r2, 80092c0 <HAL_SAI_Init+0x7c>)
 80092bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c0:	080092d1 	.word	0x080092d1
 80092c4:	080092d7 	.word	0x080092d7
 80092c8:	080092df 	.word	0x080092df
 80092cc:	080092e7 	.word	0x080092e7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80092d0:	2300      	movs	r3, #0
 80092d2:	617b      	str	r3, [r7, #20]
      break;
 80092d4:	e012      	b.n	80092fc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80092d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092da:	617b      	str	r3, [r7, #20]
      break;
 80092dc:	e00e      	b.n	80092fc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80092de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80092e2:	617b      	str	r3, [r7, #20]
      break;
 80092e4:	e00a      	b.n	80092fc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80092e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80092ea:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80092ec:	69fb      	ldr	r3, [r7, #28]
 80092ee:	f043 0301 	orr.w	r3, r3, #1
 80092f2:	61fb      	str	r3, [r7, #28]
      break;
 80092f4:	e002      	b.n	80092fc <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 80092f6:	2300      	movs	r3, #0
 80092f8:	617b      	str	r3, [r7, #20]
      break;
 80092fa:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a7c      	ldr	r2, [pc, #496]	; (80094f4 <HAL_SAI_Init+0x2b0>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d004      	beq.n	8009310 <HAL_SAI_Init+0xcc>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a7b      	ldr	r2, [pc, #492]	; (80094f8 <HAL_SAI_Init+0x2b4>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d103      	bne.n	8009318 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8009310:	4a7a      	ldr	r2, [pc, #488]	; (80094fc <HAL_SAI_Init+0x2b8>)
 8009312:	69fb      	ldr	r3, [r7, #28]
 8009314:	6013      	str	r3, [r2, #0]
 8009316:	e002      	b.n	800931e <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8009318:	4a79      	ldr	r2, [pc, #484]	; (8009500 <HAL_SAI_Init+0x2bc>)
 800931a:	69fb      	ldr	r3, [r7, #28]
 800931c:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	69db      	ldr	r3, [r3, #28]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d038      	beq.n	8009398 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a72      	ldr	r2, [pc, #456]	; (80094f4 <HAL_SAI_Init+0x2b0>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d004      	beq.n	800933a <HAL_SAI_Init+0xf6>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a70      	ldr	r2, [pc, #448]	; (80094f8 <HAL_SAI_Init+0x2b4>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d105      	bne.n	8009346 <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800933a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800933e:	f7ff f857 	bl	80083f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009342:	6138      	str	r0, [r7, #16]
 8009344:	e004      	b.n	8009350 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009346:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800934a:	f7ff f851 	bl	80083f0 <HAL_RCCEx_GetPeriphCLKFreq>
 800934e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8009350:	693a      	ldr	r2, [r7, #16]
 8009352:	4613      	mov	r3, r2
 8009354:	009b      	lsls	r3, r3, #2
 8009356:	4413      	add	r3, r2
 8009358:	005b      	lsls	r3, r3, #1
 800935a:	461a      	mov	r2, r3
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	69db      	ldr	r3, [r3, #28]
 8009360:	025b      	lsls	r3, r3, #9
 8009362:	fbb2 f3f3 	udiv	r3, r2, r3
 8009366:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	4a66      	ldr	r2, [pc, #408]	; (8009504 <HAL_SAI_Init+0x2c0>)
 800936c:	fba2 2303 	umull	r2, r3, r2, r3
 8009370:	08da      	lsrs	r2, r3, #3
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8009376:	68f9      	ldr	r1, [r7, #12]
 8009378:	4b62      	ldr	r3, [pc, #392]	; (8009504 <HAL_SAI_Init+0x2c0>)
 800937a:	fba3 2301 	umull	r2, r3, r3, r1
 800937e:	08da      	lsrs	r2, r3, #3
 8009380:	4613      	mov	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4413      	add	r3, r2
 8009386:	005b      	lsls	r3, r3, #1
 8009388:	1aca      	subs	r2, r1, r3
 800938a:	2a08      	cmp	r2, #8
 800938c:	d904      	bls.n	8009398 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6a1b      	ldr	r3, [r3, #32]
 8009392:	1c5a      	adds	r2, r3, #1
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d003      	beq.n	80093a8 <HAL_SAI_Init+0x164>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d109      	bne.n	80093bc <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093ac:	2b01      	cmp	r3, #1
 80093ae:	d101      	bne.n	80093b4 <HAL_SAI_Init+0x170>
 80093b0:	2300      	movs	r3, #0
 80093b2:	e001      	b.n	80093b8 <HAL_SAI_Init+0x174>
 80093b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093b8:	61bb      	str	r3, [r7, #24]
 80093ba:	e008      	b.n	80093ce <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d102      	bne.n	80093ca <HAL_SAI_Init+0x186>
 80093c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093c8:	e000      	b.n	80093cc <HAL_SAI_Init+0x188>
 80093ca:	2300      	movs	r3, #0
 80093cc:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	6819      	ldr	r1, [r3, #0]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681a      	ldr	r2, [r3, #0]
 80093d8:	4b4b      	ldr	r3, [pc, #300]	; (8009508 <HAL_SAI_Init+0x2c4>)
 80093da:	400b      	ands	r3, r1
 80093dc:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	6819      	ldr	r1, [r3, #0]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	685a      	ldr	r2, [r3, #4]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ec:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80093f2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f8:	431a      	orrs	r2, r3
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8009406:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	691b      	ldr	r3, [r3, #16]
 800940c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009412:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6a1b      	ldr	r3, [r3, #32]
 8009418:	051b      	lsls	r3, r3, #20
 800941a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	430a      	orrs	r2, r1
 8009422:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	6812      	ldr	r2, [r2, #0]
 800942e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009432:	f023 030f 	bic.w	r3, r3, #15
 8009436:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	6859      	ldr	r1, [r3, #4]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	699a      	ldr	r2, [r3, #24]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009446:	431a      	orrs	r2, r3
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800944c:	431a      	orrs	r2, r3
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	430a      	orrs	r2, r1
 8009454:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	6899      	ldr	r1, [r3, #8]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681a      	ldr	r2, [r3, #0]
 8009460:	4b2a      	ldr	r3, [pc, #168]	; (800950c <HAL_SAI_Init+0x2c8>)
 8009462:	400b      	ands	r3, r1
 8009464:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	6899      	ldr	r1, [r3, #8]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009470:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009476:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800947c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8009482:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009488:	3b01      	subs	r3, #1
 800948a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800948c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	430a      	orrs	r2, r1
 8009494:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	68d9      	ldr	r1, [r3, #12]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	f24f 0320 	movw	r3, #61472	; 0xf020
 80094a4:	400b      	ands	r3, r1
 80094a6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	68d9      	ldr	r1, [r3, #12]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094b6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094bc:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80094be:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80094c4:	3b01      	subs	r3, #1
 80094c6:	021b      	lsls	r3, r3, #8
 80094c8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	430a      	orrs	r2, r1
 80094d0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2201      	movs	r2, #1
 80094de:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2200      	movs	r2, #0
 80094e6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80094ea:	2300      	movs	r3, #0
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3720      	adds	r7, #32
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	40015404 	.word	0x40015404
 80094f8:	40015424 	.word	0x40015424
 80094fc:	40015400 	.word	0x40015400
 8009500:	40015800 	.word	0x40015800
 8009504:	cccccccd 	.word	0xcccccccd
 8009508:	ff05c010 	.word	0xff05c010
 800950c:	fff88000 	.word	0xfff88000

08009510 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009510:	b490      	push	{r4, r7}
 8009512:	b084      	sub	sp, #16
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8009518:	4b15      	ldr	r3, [pc, #84]	; (8009570 <SAI_Disable+0x60>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a15      	ldr	r2, [pc, #84]	; (8009574 <SAI_Disable+0x64>)
 800951e:	fba2 2303 	umull	r2, r3, r2, r3
 8009522:	0b1b      	lsrs	r3, r3, #12
 8009524:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 8009526:	2300      	movs	r3, #0
 8009528:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	681a      	ldr	r2, [r3, #0]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009538:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800953a:	2c00      	cmp	r4, #0
 800953c:	d10a      	bne.n	8009554 <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009544:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800954e:	2303      	movs	r3, #3
 8009550:	73fb      	strb	r3, [r7, #15]
      break;
 8009552:	e007      	b.n	8009564 <SAI_Disable+0x54>
    }
    count--;
 8009554:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009560:	2b00      	cmp	r3, #0
 8009562:	d1ea      	bne.n	800953a <SAI_Disable+0x2a>

  return status;
 8009564:	7bfb      	ldrb	r3, [r7, #15]
}
 8009566:	4618      	mov	r0, r3
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bc90      	pop	{r4, r7}
 800956e:	4770      	bx	lr
 8009570:	20000004 	.word	0x20000004
 8009574:	95cbec1b 	.word	0x95cbec1b

08009578 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d101      	bne.n	800958a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009586:	2301      	movs	r3, #1
 8009588:	e07c      	b.n	8009684 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2200      	movs	r2, #0
 800958e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009596:	b2db      	uxtb	r3, r3
 8009598:	2b00      	cmp	r3, #0
 800959a:	d106      	bne.n	80095aa <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f7f8 fdbb 	bl	8002120 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2202      	movs	r2, #2
 80095ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095c0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80095ca:	d902      	bls.n	80095d2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80095cc:	2300      	movs	r3, #0
 80095ce:	60fb      	str	r3, [r7, #12]
 80095d0:	e002      	b.n	80095d8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80095d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80095d6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80095e0:	d007      	beq.n	80095f2 <HAL_SPI_Init+0x7a>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	68db      	ldr	r3, [r3, #12]
 80095e6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80095ea:	d002      	beq.n	80095f2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d10b      	bne.n	8009612 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009602:	d903      	bls.n	800960c <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2202      	movs	r2, #2
 8009608:	631a      	str	r2, [r3, #48]	; 0x30
 800960a:	e002      	b.n	8009612 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2201      	movs	r2, #1
 8009610:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	685a      	ldr	r2, [r3, #4]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	689b      	ldr	r3, [r3, #8]
 800961a:	431a      	orrs	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	691b      	ldr	r3, [r3, #16]
 8009620:	431a      	orrs	r2, r3
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	431a      	orrs	r2, r3
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	699b      	ldr	r3, [r3, #24]
 800962c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009630:	431a      	orrs	r2, r3
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	69db      	ldr	r3, [r3, #28]
 8009636:	431a      	orrs	r2, r3
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6a1b      	ldr	r3, [r3, #32]
 800963c:	ea42 0103 	orr.w	r1, r2, r3
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	430a      	orrs	r2, r1
 800964a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	0c1b      	lsrs	r3, r3, #16
 8009652:	f003 0204 	and.w	r2, r3, #4
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800965a:	431a      	orrs	r2, r3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009660:	431a      	orrs	r2, r3
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	68db      	ldr	r3, [r3, #12]
 8009666:	ea42 0103 	orr.w	r1, r2, r3
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	68fa      	ldr	r2, [r7, #12]
 8009670:	430a      	orrs	r2, r1
 8009672:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2201      	movs	r2, #1
 800967e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009682:	2300      	movs	r3, #0
}
 8009684:	4618      	mov	r0, r3
 8009686:	3710      	adds	r7, #16
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d101      	bne.n	800969e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	e01d      	b.n	80096da <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d106      	bne.n	80096b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f7f8 fd78 	bl	80021a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2202      	movs	r2, #2
 80096bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681a      	ldr	r2, [r3, #0]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	3304      	adds	r3, #4
 80096c8:	4619      	mov	r1, r3
 80096ca:	4610      	mov	r0, r2
 80096cc:	f000 f834 	bl	8009738 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2201      	movs	r2, #1
 80096d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096d8:	2300      	movs	r3, #0
}
 80096da:	4618      	mov	r0, r3
 80096dc:	3708      	adds	r7, #8
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}
	...

080096e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b085      	sub	sp, #20
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	68da      	ldr	r2, [r3, #12]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f042 0201 	orr.w	r2, r2, #1
 80096fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	689a      	ldr	r2, [r3, #8]
 8009702:	4b0c      	ldr	r3, [pc, #48]	; (8009734 <HAL_TIM_Base_Start_IT+0x50>)
 8009704:	4013      	ands	r3, r2
 8009706:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2b06      	cmp	r3, #6
 800970c:	d00b      	beq.n	8009726 <HAL_TIM_Base_Start_IT+0x42>
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009714:	d007      	beq.n	8009726 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f042 0201 	orr.w	r2, r2, #1
 8009724:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009726:	2300      	movs	r3, #0
}
 8009728:	4618      	mov	r0, r3
 800972a:	3714      	adds	r7, #20
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr
 8009734:	00010007 	.word	0x00010007

08009738 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009738:	b480      	push	{r7}
 800973a:	b085      	sub	sp, #20
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	4a40      	ldr	r2, [pc, #256]	; (800984c <TIM_Base_SetConfig+0x114>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d013      	beq.n	8009778 <TIM_Base_SetConfig+0x40>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009756:	d00f      	beq.n	8009778 <TIM_Base_SetConfig+0x40>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	4a3d      	ldr	r2, [pc, #244]	; (8009850 <TIM_Base_SetConfig+0x118>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d00b      	beq.n	8009778 <TIM_Base_SetConfig+0x40>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a3c      	ldr	r2, [pc, #240]	; (8009854 <TIM_Base_SetConfig+0x11c>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d007      	beq.n	8009778 <TIM_Base_SetConfig+0x40>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	4a3b      	ldr	r2, [pc, #236]	; (8009858 <TIM_Base_SetConfig+0x120>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d003      	beq.n	8009778 <TIM_Base_SetConfig+0x40>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	4a3a      	ldr	r2, [pc, #232]	; (800985c <TIM_Base_SetConfig+0x124>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d108      	bne.n	800978a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800977e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	4313      	orrs	r3, r2
 8009788:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	4a2f      	ldr	r2, [pc, #188]	; (800984c <TIM_Base_SetConfig+0x114>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d01f      	beq.n	80097d2 <TIM_Base_SetConfig+0x9a>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009798:	d01b      	beq.n	80097d2 <TIM_Base_SetConfig+0x9a>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	4a2c      	ldr	r2, [pc, #176]	; (8009850 <TIM_Base_SetConfig+0x118>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d017      	beq.n	80097d2 <TIM_Base_SetConfig+0x9a>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	4a2b      	ldr	r2, [pc, #172]	; (8009854 <TIM_Base_SetConfig+0x11c>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d013      	beq.n	80097d2 <TIM_Base_SetConfig+0x9a>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	4a2a      	ldr	r2, [pc, #168]	; (8009858 <TIM_Base_SetConfig+0x120>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d00f      	beq.n	80097d2 <TIM_Base_SetConfig+0x9a>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	4a29      	ldr	r2, [pc, #164]	; (800985c <TIM_Base_SetConfig+0x124>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d00b      	beq.n	80097d2 <TIM_Base_SetConfig+0x9a>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a28      	ldr	r2, [pc, #160]	; (8009860 <TIM_Base_SetConfig+0x128>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d007      	beq.n	80097d2 <TIM_Base_SetConfig+0x9a>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a27      	ldr	r2, [pc, #156]	; (8009864 <TIM_Base_SetConfig+0x12c>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d003      	beq.n	80097d2 <TIM_Base_SetConfig+0x9a>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a26      	ldr	r2, [pc, #152]	; (8009868 <TIM_Base_SetConfig+0x130>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d108      	bne.n	80097e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	68db      	ldr	r3, [r3, #12]
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	4313      	orrs	r3, r2
 80097e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	695b      	ldr	r3, [r3, #20]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	68fa      	ldr	r2, [r7, #12]
 80097f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	689a      	ldr	r2, [r3, #8]
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	681a      	ldr	r2, [r3, #0]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a10      	ldr	r2, [pc, #64]	; (800984c <TIM_Base_SetConfig+0x114>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d00f      	beq.n	8009830 <TIM_Base_SetConfig+0xf8>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	4a12      	ldr	r2, [pc, #72]	; (800985c <TIM_Base_SetConfig+0x124>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d00b      	beq.n	8009830 <TIM_Base_SetConfig+0xf8>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	4a11      	ldr	r2, [pc, #68]	; (8009860 <TIM_Base_SetConfig+0x128>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d007      	beq.n	8009830 <TIM_Base_SetConfig+0xf8>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4a10      	ldr	r2, [pc, #64]	; (8009864 <TIM_Base_SetConfig+0x12c>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d003      	beq.n	8009830 <TIM_Base_SetConfig+0xf8>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a0f      	ldr	r2, [pc, #60]	; (8009868 <TIM_Base_SetConfig+0x130>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d103      	bne.n	8009838 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	691a      	ldr	r2, [r3, #16]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2201      	movs	r2, #1
 800983c:	615a      	str	r2, [r3, #20]
}
 800983e:	bf00      	nop
 8009840:	3714      	adds	r7, #20
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr
 800984a:	bf00      	nop
 800984c:	40012c00 	.word	0x40012c00
 8009850:	40000400 	.word	0x40000400
 8009854:	40000800 	.word	0x40000800
 8009858:	40000c00 	.word	0x40000c00
 800985c:	40013400 	.word	0x40013400
 8009860:	40014000 	.word	0x40014000
 8009864:	40014400 	.word	0x40014400
 8009868:	40014800 	.word	0x40014800

0800986c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b082      	sub	sp, #8
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d101      	bne.n	800987e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	e040      	b.n	8009900 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009882:	2b00      	cmp	r3, #0
 8009884:	d106      	bne.n	8009894 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2200      	movs	r2, #0
 800988a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f7f8 fcb0 	bl	80021f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2224      	movs	r2, #36	; 0x24
 8009898:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	681a      	ldr	r2, [r3, #0]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f022 0201 	bic.w	r2, r2, #1
 80098a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f000 f8c0 	bl	8009a30 <UART_SetConfig>
 80098b0:	4603      	mov	r3, r0
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d101      	bne.n	80098ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e022      	b.n	8009900 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d002      	beq.n	80098c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f000 fbfc 	bl	800a0c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	685a      	ldr	r2, [r3, #4]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80098d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	689a      	ldr	r2, [r3, #8]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80098e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f042 0201 	orr.w	r2, r2, #1
 80098f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 fc83 	bl	800a204 <UART_CheckIdleState>
 80098fe:	4603      	mov	r3, r0
}
 8009900:	4618      	mov	r0, r3
 8009902:	3708      	adds	r7, #8
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b08a      	sub	sp, #40	; 0x28
 800990c:	af02      	add	r7, sp, #8
 800990e:	60f8      	str	r0, [r7, #12]
 8009910:	60b9      	str	r1, [r7, #8]
 8009912:	603b      	str	r3, [r7, #0]
 8009914:	4613      	mov	r3, r2
 8009916:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800991c:	2b20      	cmp	r3, #32
 800991e:	f040 8081 	bne.w	8009a24 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d002      	beq.n	800992e <HAL_UART_Transmit+0x26>
 8009928:	88fb      	ldrh	r3, [r7, #6]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d101      	bne.n	8009932 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	e079      	b.n	8009a26 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8009938:	2b01      	cmp	r3, #1
 800993a:	d101      	bne.n	8009940 <HAL_UART_Transmit+0x38>
 800993c:	2302      	movs	r3, #2
 800993e:	e072      	b.n	8009a26 <HAL_UART_Transmit+0x11e>
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	2201      	movs	r2, #1
 8009944:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2200      	movs	r2, #0
 800994c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2221      	movs	r2, #33	; 0x21
 8009952:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8009954:	f7f9 fbe2 	bl	800311c <HAL_GetTick>
 8009958:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	88fa      	ldrh	r2, [r7, #6]
 800995e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	88fa      	ldrh	r2, [r7, #6]
 8009966:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	689b      	ldr	r3, [r3, #8]
 800996e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009972:	d108      	bne.n	8009986 <HAL_UART_Transmit+0x7e>
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	691b      	ldr	r3, [r3, #16]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d104      	bne.n	8009986 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800997c:	2300      	movs	r3, #0
 800997e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	61bb      	str	r3, [r7, #24]
 8009984:	e003      	b.n	800998e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800998a:	2300      	movs	r3, #0
 800998c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800998e:	e02d      	b.n	80099ec <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	2200      	movs	r2, #0
 8009998:	2180      	movs	r1, #128	; 0x80
 800999a:	68f8      	ldr	r0, [r7, #12]
 800999c:	f000 fc77 	bl	800a28e <UART_WaitOnFlagUntilTimeout>
 80099a0:	4603      	mov	r3, r0
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d001      	beq.n	80099aa <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80099a6:	2303      	movs	r3, #3
 80099a8:	e03d      	b.n	8009a26 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d10b      	bne.n	80099c8 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	881a      	ldrh	r2, [r3, #0]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099bc:	b292      	uxth	r2, r2
 80099be:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	3302      	adds	r3, #2
 80099c4:	61bb      	str	r3, [r7, #24]
 80099c6:	e008      	b.n	80099da <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80099c8:	69fb      	ldr	r3, [r7, #28]
 80099ca:	781a      	ldrb	r2, [r3, #0]
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	b292      	uxth	r2, r2
 80099d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	3301      	adds	r3, #1
 80099d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80099e0:	b29b      	uxth	r3, r3
 80099e2:	3b01      	subs	r3, #1
 80099e4:	b29a      	uxth	r2, r3
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d1cb      	bne.n	8009990 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	9300      	str	r3, [sp, #0]
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	2200      	movs	r2, #0
 8009a00:	2140      	movs	r1, #64	; 0x40
 8009a02:	68f8      	ldr	r0, [r7, #12]
 8009a04:	f000 fc43 	bl	800a28e <UART_WaitOnFlagUntilTimeout>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d001      	beq.n	8009a12 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8009a0e:	2303      	movs	r3, #3
 8009a10:	e009      	b.n	8009a26 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	2220      	movs	r2, #32
 8009a16:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8009a20:	2300      	movs	r3, #0
 8009a22:	e000      	b.n	8009a26 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009a24:	2302      	movs	r3, #2
  }
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3720      	adds	r7, #32
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
	...

08009a30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a30:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009a34:	b088      	sub	sp, #32
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8009a42:	2300      	movs	r3, #0
 8009a44:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	689a      	ldr	r2, [r3, #8]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	431a      	orrs	r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	695b      	ldr	r3, [r3, #20]
 8009a54:	431a      	orrs	r2, r3
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	69db      	ldr	r3, [r3, #28]
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	681a      	ldr	r2, [r3, #0]
 8009a64:	4bac      	ldr	r3, [pc, #688]	; (8009d18 <UART_SetConfig+0x2e8>)
 8009a66:	4013      	ands	r3, r2
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	6812      	ldr	r2, [r2, #0]
 8009a6c:	69f9      	ldr	r1, [r7, #28]
 8009a6e:	430b      	orrs	r3, r1
 8009a70:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	68da      	ldr	r2, [r3, #12]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	430a      	orrs	r2, r1
 8009a86:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	699b      	ldr	r3, [r3, #24]
 8009a8c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4aa2      	ldr	r2, [pc, #648]	; (8009d1c <UART_SetConfig+0x2ec>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d004      	beq.n	8009aa2 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6a1b      	ldr	r3, [r3, #32]
 8009a9c:	69fa      	ldr	r2, [r7, #28]
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	69fa      	ldr	r2, [r7, #28]
 8009ab2:	430a      	orrs	r2, r1
 8009ab4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a99      	ldr	r2, [pc, #612]	; (8009d20 <UART_SetConfig+0x2f0>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d121      	bne.n	8009b04 <UART_SetConfig+0xd4>
 8009ac0:	4b98      	ldr	r3, [pc, #608]	; (8009d24 <UART_SetConfig+0x2f4>)
 8009ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ac6:	f003 0303 	and.w	r3, r3, #3
 8009aca:	2b03      	cmp	r3, #3
 8009acc:	d816      	bhi.n	8009afc <UART_SetConfig+0xcc>
 8009ace:	a201      	add	r2, pc, #4	; (adr r2, 8009ad4 <UART_SetConfig+0xa4>)
 8009ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad4:	08009ae5 	.word	0x08009ae5
 8009ad8:	08009af1 	.word	0x08009af1
 8009adc:	08009aeb 	.word	0x08009aeb
 8009ae0:	08009af7 	.word	0x08009af7
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	76fb      	strb	r3, [r7, #27]
 8009ae8:	e0e8      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009aea:	2302      	movs	r3, #2
 8009aec:	76fb      	strb	r3, [r7, #27]
 8009aee:	e0e5      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009af0:	2304      	movs	r3, #4
 8009af2:	76fb      	strb	r3, [r7, #27]
 8009af4:	e0e2      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009af6:	2308      	movs	r3, #8
 8009af8:	76fb      	strb	r3, [r7, #27]
 8009afa:	e0df      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009afc:	2310      	movs	r3, #16
 8009afe:	76fb      	strb	r3, [r7, #27]
 8009b00:	bf00      	nop
 8009b02:	e0db      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	4a87      	ldr	r2, [pc, #540]	; (8009d28 <UART_SetConfig+0x2f8>)
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	d134      	bne.n	8009b78 <UART_SetConfig+0x148>
 8009b0e:	4b85      	ldr	r3, [pc, #532]	; (8009d24 <UART_SetConfig+0x2f4>)
 8009b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b14:	f003 030c 	and.w	r3, r3, #12
 8009b18:	2b0c      	cmp	r3, #12
 8009b1a:	d829      	bhi.n	8009b70 <UART_SetConfig+0x140>
 8009b1c:	a201      	add	r2, pc, #4	; (adr r2, 8009b24 <UART_SetConfig+0xf4>)
 8009b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b22:	bf00      	nop
 8009b24:	08009b59 	.word	0x08009b59
 8009b28:	08009b71 	.word	0x08009b71
 8009b2c:	08009b71 	.word	0x08009b71
 8009b30:	08009b71 	.word	0x08009b71
 8009b34:	08009b65 	.word	0x08009b65
 8009b38:	08009b71 	.word	0x08009b71
 8009b3c:	08009b71 	.word	0x08009b71
 8009b40:	08009b71 	.word	0x08009b71
 8009b44:	08009b5f 	.word	0x08009b5f
 8009b48:	08009b71 	.word	0x08009b71
 8009b4c:	08009b71 	.word	0x08009b71
 8009b50:	08009b71 	.word	0x08009b71
 8009b54:	08009b6b 	.word	0x08009b6b
 8009b58:	2300      	movs	r3, #0
 8009b5a:	76fb      	strb	r3, [r7, #27]
 8009b5c:	e0ae      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009b5e:	2302      	movs	r3, #2
 8009b60:	76fb      	strb	r3, [r7, #27]
 8009b62:	e0ab      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009b64:	2304      	movs	r3, #4
 8009b66:	76fb      	strb	r3, [r7, #27]
 8009b68:	e0a8      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009b6a:	2308      	movs	r3, #8
 8009b6c:	76fb      	strb	r3, [r7, #27]
 8009b6e:	e0a5      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009b70:	2310      	movs	r3, #16
 8009b72:	76fb      	strb	r3, [r7, #27]
 8009b74:	bf00      	nop
 8009b76:	e0a1      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a6b      	ldr	r2, [pc, #428]	; (8009d2c <UART_SetConfig+0x2fc>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d120      	bne.n	8009bc4 <UART_SetConfig+0x194>
 8009b82:	4b68      	ldr	r3, [pc, #416]	; (8009d24 <UART_SetConfig+0x2f4>)
 8009b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b88:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009b8c:	2b10      	cmp	r3, #16
 8009b8e:	d00f      	beq.n	8009bb0 <UART_SetConfig+0x180>
 8009b90:	2b10      	cmp	r3, #16
 8009b92:	d802      	bhi.n	8009b9a <UART_SetConfig+0x16a>
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d005      	beq.n	8009ba4 <UART_SetConfig+0x174>
 8009b98:	e010      	b.n	8009bbc <UART_SetConfig+0x18c>
 8009b9a:	2b20      	cmp	r3, #32
 8009b9c:	d005      	beq.n	8009baa <UART_SetConfig+0x17a>
 8009b9e:	2b30      	cmp	r3, #48	; 0x30
 8009ba0:	d009      	beq.n	8009bb6 <UART_SetConfig+0x186>
 8009ba2:	e00b      	b.n	8009bbc <UART_SetConfig+0x18c>
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	76fb      	strb	r3, [r7, #27]
 8009ba8:	e088      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009baa:	2302      	movs	r3, #2
 8009bac:	76fb      	strb	r3, [r7, #27]
 8009bae:	e085      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009bb0:	2304      	movs	r3, #4
 8009bb2:	76fb      	strb	r3, [r7, #27]
 8009bb4:	e082      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009bb6:	2308      	movs	r3, #8
 8009bb8:	76fb      	strb	r3, [r7, #27]
 8009bba:	e07f      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009bbc:	2310      	movs	r3, #16
 8009bbe:	76fb      	strb	r3, [r7, #27]
 8009bc0:	bf00      	nop
 8009bc2:	e07b      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a59      	ldr	r2, [pc, #356]	; (8009d30 <UART_SetConfig+0x300>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d120      	bne.n	8009c10 <UART_SetConfig+0x1e0>
 8009bce:	4b55      	ldr	r3, [pc, #340]	; (8009d24 <UART_SetConfig+0x2f4>)
 8009bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bd4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009bd8:	2b40      	cmp	r3, #64	; 0x40
 8009bda:	d00f      	beq.n	8009bfc <UART_SetConfig+0x1cc>
 8009bdc:	2b40      	cmp	r3, #64	; 0x40
 8009bde:	d802      	bhi.n	8009be6 <UART_SetConfig+0x1b6>
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d005      	beq.n	8009bf0 <UART_SetConfig+0x1c0>
 8009be4:	e010      	b.n	8009c08 <UART_SetConfig+0x1d8>
 8009be6:	2b80      	cmp	r3, #128	; 0x80
 8009be8:	d005      	beq.n	8009bf6 <UART_SetConfig+0x1c6>
 8009bea:	2bc0      	cmp	r3, #192	; 0xc0
 8009bec:	d009      	beq.n	8009c02 <UART_SetConfig+0x1d2>
 8009bee:	e00b      	b.n	8009c08 <UART_SetConfig+0x1d8>
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	76fb      	strb	r3, [r7, #27]
 8009bf4:	e062      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009bf6:	2302      	movs	r3, #2
 8009bf8:	76fb      	strb	r3, [r7, #27]
 8009bfa:	e05f      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009bfc:	2304      	movs	r3, #4
 8009bfe:	76fb      	strb	r3, [r7, #27]
 8009c00:	e05c      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009c02:	2308      	movs	r3, #8
 8009c04:	76fb      	strb	r3, [r7, #27]
 8009c06:	e059      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009c08:	2310      	movs	r3, #16
 8009c0a:	76fb      	strb	r3, [r7, #27]
 8009c0c:	bf00      	nop
 8009c0e:	e055      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a47      	ldr	r2, [pc, #284]	; (8009d34 <UART_SetConfig+0x304>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d124      	bne.n	8009c64 <UART_SetConfig+0x234>
 8009c1a:	4b42      	ldr	r3, [pc, #264]	; (8009d24 <UART_SetConfig+0x2f4>)
 8009c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c28:	d012      	beq.n	8009c50 <UART_SetConfig+0x220>
 8009c2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c2e:	d802      	bhi.n	8009c36 <UART_SetConfig+0x206>
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d007      	beq.n	8009c44 <UART_SetConfig+0x214>
 8009c34:	e012      	b.n	8009c5c <UART_SetConfig+0x22c>
 8009c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c3a:	d006      	beq.n	8009c4a <UART_SetConfig+0x21a>
 8009c3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c40:	d009      	beq.n	8009c56 <UART_SetConfig+0x226>
 8009c42:	e00b      	b.n	8009c5c <UART_SetConfig+0x22c>
 8009c44:	2300      	movs	r3, #0
 8009c46:	76fb      	strb	r3, [r7, #27]
 8009c48:	e038      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009c4a:	2302      	movs	r3, #2
 8009c4c:	76fb      	strb	r3, [r7, #27]
 8009c4e:	e035      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009c50:	2304      	movs	r3, #4
 8009c52:	76fb      	strb	r3, [r7, #27]
 8009c54:	e032      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009c56:	2308      	movs	r3, #8
 8009c58:	76fb      	strb	r3, [r7, #27]
 8009c5a:	e02f      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009c5c:	2310      	movs	r3, #16
 8009c5e:	76fb      	strb	r3, [r7, #27]
 8009c60:	bf00      	nop
 8009c62:	e02b      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4a2c      	ldr	r2, [pc, #176]	; (8009d1c <UART_SetConfig+0x2ec>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d124      	bne.n	8009cb8 <UART_SetConfig+0x288>
 8009c6e:	4b2d      	ldr	r3, [pc, #180]	; (8009d24 <UART_SetConfig+0x2f4>)
 8009c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c74:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009c78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c7c:	d012      	beq.n	8009ca4 <UART_SetConfig+0x274>
 8009c7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c82:	d802      	bhi.n	8009c8a <UART_SetConfig+0x25a>
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d007      	beq.n	8009c98 <UART_SetConfig+0x268>
 8009c88:	e012      	b.n	8009cb0 <UART_SetConfig+0x280>
 8009c8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c8e:	d006      	beq.n	8009c9e <UART_SetConfig+0x26e>
 8009c90:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009c94:	d009      	beq.n	8009caa <UART_SetConfig+0x27a>
 8009c96:	e00b      	b.n	8009cb0 <UART_SetConfig+0x280>
 8009c98:	2300      	movs	r3, #0
 8009c9a:	76fb      	strb	r3, [r7, #27]
 8009c9c:	e00e      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009c9e:	2302      	movs	r3, #2
 8009ca0:	76fb      	strb	r3, [r7, #27]
 8009ca2:	e00b      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009ca4:	2304      	movs	r3, #4
 8009ca6:	76fb      	strb	r3, [r7, #27]
 8009ca8:	e008      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009caa:	2308      	movs	r3, #8
 8009cac:	76fb      	strb	r3, [r7, #27]
 8009cae:	e005      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009cb0:	2310      	movs	r3, #16
 8009cb2:	76fb      	strb	r3, [r7, #27]
 8009cb4:	bf00      	nop
 8009cb6:	e001      	b.n	8009cbc <UART_SetConfig+0x28c>
 8009cb8:	2310      	movs	r3, #16
 8009cba:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a16      	ldr	r2, [pc, #88]	; (8009d1c <UART_SetConfig+0x2ec>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	f040 80fa 	bne.w	8009ebc <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009cc8:	7efb      	ldrb	r3, [r7, #27]
 8009cca:	2b08      	cmp	r3, #8
 8009ccc:	d836      	bhi.n	8009d3c <UART_SetConfig+0x30c>
 8009cce:	a201      	add	r2, pc, #4	; (adr r2, 8009cd4 <UART_SetConfig+0x2a4>)
 8009cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cd4:	08009cf9 	.word	0x08009cf9
 8009cd8:	08009d3d 	.word	0x08009d3d
 8009cdc:	08009d01 	.word	0x08009d01
 8009ce0:	08009d3d 	.word	0x08009d3d
 8009ce4:	08009d07 	.word	0x08009d07
 8009ce8:	08009d3d 	.word	0x08009d3d
 8009cec:	08009d3d 	.word	0x08009d3d
 8009cf0:	08009d3d 	.word	0x08009d3d
 8009cf4:	08009d0f 	.word	0x08009d0f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8009cf8:	f7fe f808 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8009cfc:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009cfe:	e020      	b.n	8009d42 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8009d00:	4b0d      	ldr	r3, [pc, #52]	; (8009d38 <UART_SetConfig+0x308>)
 8009d02:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d04:	e01d      	b.n	8009d42 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8009d06:	f7fd ff6b 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8009d0a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d0c:	e019      	b.n	8009d42 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8009d0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d12:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d14:	e015      	b.n	8009d42 <UART_SetConfig+0x312>
 8009d16:	bf00      	nop
 8009d18:	efff69f3 	.word	0xefff69f3
 8009d1c:	40008000 	.word	0x40008000
 8009d20:	40013800 	.word	0x40013800
 8009d24:	40021000 	.word	0x40021000
 8009d28:	40004400 	.word	0x40004400
 8009d2c:	40004800 	.word	0x40004800
 8009d30:	40004c00 	.word	0x40004c00
 8009d34:	40005000 	.word	0x40005000
 8009d38:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	74fb      	strb	r3, [r7, #19]
        break;
 8009d40:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f000 81ac 	beq.w	800a0a2 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	685a      	ldr	r2, [r3, #4]
 8009d4e:	4613      	mov	r3, r2
 8009d50:	005b      	lsls	r3, r3, #1
 8009d52:	4413      	add	r3, r2
 8009d54:	68fa      	ldr	r2, [r7, #12]
 8009d56:	429a      	cmp	r2, r3
 8009d58:	d305      	bcc.n	8009d66 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	685b      	ldr	r3, [r3, #4]
 8009d5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d60:	68fa      	ldr	r2, [r7, #12]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d902      	bls.n	8009d6c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	74fb      	strb	r3, [r7, #19]
 8009d6a:	e19a      	b.n	800a0a2 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8009d6c:	7efb      	ldrb	r3, [r7, #27]
 8009d6e:	2b08      	cmp	r3, #8
 8009d70:	f200 8091 	bhi.w	8009e96 <UART_SetConfig+0x466>
 8009d74:	a201      	add	r2, pc, #4	; (adr r2, 8009d7c <UART_SetConfig+0x34c>)
 8009d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d7a:	bf00      	nop
 8009d7c:	08009da1 	.word	0x08009da1
 8009d80:	08009e97 	.word	0x08009e97
 8009d84:	08009ded 	.word	0x08009ded
 8009d88:	08009e97 	.word	0x08009e97
 8009d8c:	08009e21 	.word	0x08009e21
 8009d90:	08009e97 	.word	0x08009e97
 8009d94:	08009e97 	.word	0x08009e97
 8009d98:	08009e97 	.word	0x08009e97
 8009d9c:	08009e6d 	.word	0x08009e6d
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009da0:	f7fd ffb4 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8009da4:	4603      	mov	r3, r0
 8009da6:	4619      	mov	r1, r3
 8009da8:	f04f 0200 	mov.w	r2, #0
 8009dac:	f04f 0300 	mov.w	r3, #0
 8009db0:	f04f 0400 	mov.w	r4, #0
 8009db4:	0214      	lsls	r4, r2, #8
 8009db6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009dba:	020b      	lsls	r3, r1, #8
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	6852      	ldr	r2, [r2, #4]
 8009dc0:	0852      	lsrs	r2, r2, #1
 8009dc2:	4611      	mov	r1, r2
 8009dc4:	f04f 0200 	mov.w	r2, #0
 8009dc8:	eb13 0b01 	adds.w	fp, r3, r1
 8009dcc:	eb44 0c02 	adc.w	ip, r4, r2
 8009dd0:	4658      	mov	r0, fp
 8009dd2:	4661      	mov	r1, ip
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	f04f 0400 	mov.w	r4, #0
 8009ddc:	461a      	mov	r2, r3
 8009dde:	4623      	mov	r3, r4
 8009de0:	f7f6 fe70 	bl	8000ac4 <__aeabi_uldivmod>
 8009de4:	4603      	mov	r3, r0
 8009de6:	460c      	mov	r4, r1
 8009de8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009dea:	e057      	b.n	8009e9c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	085b      	lsrs	r3, r3, #1
 8009df2:	f04f 0400 	mov.w	r4, #0
 8009df6:	49b1      	ldr	r1, [pc, #708]	; (800a0bc <UART_SetConfig+0x68c>)
 8009df8:	f04f 0200 	mov.w	r2, #0
 8009dfc:	eb13 0b01 	adds.w	fp, r3, r1
 8009e00:	eb44 0c02 	adc.w	ip, r4, r2
 8009e04:	4658      	mov	r0, fp
 8009e06:	4661      	mov	r1, ip
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	685b      	ldr	r3, [r3, #4]
 8009e0c:	f04f 0400 	mov.w	r4, #0
 8009e10:	461a      	mov	r2, r3
 8009e12:	4623      	mov	r3, r4
 8009e14:	f7f6 fe56 	bl	8000ac4 <__aeabi_uldivmod>
 8009e18:	4603      	mov	r3, r0
 8009e1a:	460c      	mov	r4, r1
 8009e1c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009e1e:	e03d      	b.n	8009e9c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009e20:	f7fd fede 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8009e24:	4603      	mov	r3, r0
 8009e26:	4619      	mov	r1, r3
 8009e28:	f04f 0200 	mov.w	r2, #0
 8009e2c:	f04f 0300 	mov.w	r3, #0
 8009e30:	f04f 0400 	mov.w	r4, #0
 8009e34:	0214      	lsls	r4, r2, #8
 8009e36:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009e3a:	020b      	lsls	r3, r1, #8
 8009e3c:	687a      	ldr	r2, [r7, #4]
 8009e3e:	6852      	ldr	r2, [r2, #4]
 8009e40:	0852      	lsrs	r2, r2, #1
 8009e42:	4611      	mov	r1, r2
 8009e44:	f04f 0200 	mov.w	r2, #0
 8009e48:	eb13 0b01 	adds.w	fp, r3, r1
 8009e4c:	eb44 0c02 	adc.w	ip, r4, r2
 8009e50:	4658      	mov	r0, fp
 8009e52:	4661      	mov	r1, ip
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	f04f 0400 	mov.w	r4, #0
 8009e5c:	461a      	mov	r2, r3
 8009e5e:	4623      	mov	r3, r4
 8009e60:	f7f6 fe30 	bl	8000ac4 <__aeabi_uldivmod>
 8009e64:	4603      	mov	r3, r0
 8009e66:	460c      	mov	r4, r1
 8009e68:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009e6a:	e017      	b.n	8009e9c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	085b      	lsrs	r3, r3, #1
 8009e72:	f04f 0400 	mov.w	r4, #0
 8009e76:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8009e7a:	f144 0100 	adc.w	r1, r4, #0
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	f04f 0400 	mov.w	r4, #0
 8009e86:	461a      	mov	r2, r3
 8009e88:	4623      	mov	r3, r4
 8009e8a:	f7f6 fe1b 	bl	8000ac4 <__aeabi_uldivmod>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	460c      	mov	r4, r1
 8009e92:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009e94:	e002      	b.n	8009e9c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8009e96:	2301      	movs	r3, #1
 8009e98:	74fb      	strb	r3, [r7, #19]
            break;
 8009e9a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ea2:	d308      	bcc.n	8009eb6 <UART_SetConfig+0x486>
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009eaa:	d204      	bcs.n	8009eb6 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	697a      	ldr	r2, [r7, #20]
 8009eb2:	60da      	str	r2, [r3, #12]
 8009eb4:	e0f5      	b.n	800a0a2 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	74fb      	strb	r3, [r7, #19]
 8009eba:	e0f2      	b.n	800a0a2 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	69db      	ldr	r3, [r3, #28]
 8009ec0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ec4:	d17f      	bne.n	8009fc6 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8009ec6:	7efb      	ldrb	r3, [r7, #27]
 8009ec8:	2b08      	cmp	r3, #8
 8009eca:	d85c      	bhi.n	8009f86 <UART_SetConfig+0x556>
 8009ecc:	a201      	add	r2, pc, #4	; (adr r2, 8009ed4 <UART_SetConfig+0x4a4>)
 8009ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ed2:	bf00      	nop
 8009ed4:	08009ef9 	.word	0x08009ef9
 8009ed8:	08009f17 	.word	0x08009f17
 8009edc:	08009f35 	.word	0x08009f35
 8009ee0:	08009f87 	.word	0x08009f87
 8009ee4:	08009f51 	.word	0x08009f51
 8009ee8:	08009f87 	.word	0x08009f87
 8009eec:	08009f87 	.word	0x08009f87
 8009ef0:	08009f87 	.word	0x08009f87
 8009ef4:	08009f6f 	.word	0x08009f6f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009ef8:	f7fd ff08 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8009efc:	4603      	mov	r3, r0
 8009efe:	005a      	lsls	r2, r3, #1
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	085b      	lsrs	r3, r3, #1
 8009f06:	441a      	add	r2, r3
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	685b      	ldr	r3, [r3, #4]
 8009f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f10:	b29b      	uxth	r3, r3
 8009f12:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009f14:	e03a      	b.n	8009f8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009f16:	f7fd ff0f 	bl	8007d38 <HAL_RCC_GetPCLK2Freq>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	005a      	lsls	r2, r3, #1
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	085b      	lsrs	r3, r3, #1
 8009f24:	441a      	add	r2, r3
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f2e:	b29b      	uxth	r3, r3
 8009f30:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009f32:	e02b      	b.n	8009f8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	085b      	lsrs	r3, r3, #1
 8009f3a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8009f3e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	6852      	ldr	r2, [r2, #4]
 8009f46:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009f4e:	e01d      	b.n	8009f8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009f50:	f7fd fe46 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8009f54:	4603      	mov	r3, r0
 8009f56:	005a      	lsls	r2, r3, #1
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	085b      	lsrs	r3, r3, #1
 8009f5e:	441a      	add	r2, r3
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f68:	b29b      	uxth	r3, r3
 8009f6a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009f6c:	e00e      	b.n	8009f8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	085b      	lsrs	r3, r3, #1
 8009f74:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009f84:	e002      	b.n	8009f8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009f86:	2301      	movs	r3, #1
 8009f88:	74fb      	strb	r3, [r7, #19]
        break;
 8009f8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	2b0f      	cmp	r3, #15
 8009f90:	d916      	bls.n	8009fc0 <UART_SetConfig+0x590>
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f98:	d212      	bcs.n	8009fc0 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	f023 030f 	bic.w	r3, r3, #15
 8009fa2:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	085b      	lsrs	r3, r3, #1
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	f003 0307 	and.w	r3, r3, #7
 8009fae:	b29a      	uxth	r2, r3
 8009fb0:	897b      	ldrh	r3, [r7, #10]
 8009fb2:	4313      	orrs	r3, r2
 8009fb4:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	897a      	ldrh	r2, [r7, #10]
 8009fbc:	60da      	str	r2, [r3, #12]
 8009fbe:	e070      	b.n	800a0a2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	74fb      	strb	r3, [r7, #19]
 8009fc4:	e06d      	b.n	800a0a2 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8009fc6:	7efb      	ldrb	r3, [r7, #27]
 8009fc8:	2b08      	cmp	r3, #8
 8009fca:	d859      	bhi.n	800a080 <UART_SetConfig+0x650>
 8009fcc:	a201      	add	r2, pc, #4	; (adr r2, 8009fd4 <UART_SetConfig+0x5a4>)
 8009fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fd2:	bf00      	nop
 8009fd4:	08009ff9 	.word	0x08009ff9
 8009fd8:	0800a015 	.word	0x0800a015
 8009fdc:	0800a031 	.word	0x0800a031
 8009fe0:	0800a081 	.word	0x0800a081
 8009fe4:	0800a04d 	.word	0x0800a04d
 8009fe8:	0800a081 	.word	0x0800a081
 8009fec:	0800a081 	.word	0x0800a081
 8009ff0:	0800a081 	.word	0x0800a081
 8009ff4:	0800a069 	.word	0x0800a069
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009ff8:	f7fd fe88 	bl	8007d0c <HAL_RCC_GetPCLK1Freq>
 8009ffc:	4602      	mov	r2, r0
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	085b      	lsrs	r3, r3, #1
 800a004:	441a      	add	r2, r3
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	685b      	ldr	r3, [r3, #4]
 800a00a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a00e:	b29b      	uxth	r3, r3
 800a010:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a012:	e038      	b.n	800a086 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a014:	f7fd fe90 	bl	8007d38 <HAL_RCC_GetPCLK2Freq>
 800a018:	4602      	mov	r2, r0
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	085b      	lsrs	r3, r3, #1
 800a020:	441a      	add	r2, r3
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	fbb2 f3f3 	udiv	r3, r2, r3
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a02e:	e02a      	b.n	800a086 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	085b      	lsrs	r3, r3, #1
 800a036:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800a03a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	6852      	ldr	r2, [r2, #4]
 800a042:	fbb3 f3f2 	udiv	r3, r3, r2
 800a046:	b29b      	uxth	r3, r3
 800a048:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a04a:	e01c      	b.n	800a086 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a04c:	f7fd fdc8 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 800a050:	4602      	mov	r2, r0
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	085b      	lsrs	r3, r3, #1
 800a058:	441a      	add	r2, r3
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a062:	b29b      	uxth	r3, r3
 800a064:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a066:	e00e      	b.n	800a086 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	085b      	lsrs	r3, r3, #1
 800a06e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	685b      	ldr	r3, [r3, #4]
 800a076:	fbb2 f3f3 	udiv	r3, r2, r3
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a07e:	e002      	b.n	800a086 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800a080:	2301      	movs	r3, #1
 800a082:	74fb      	strb	r3, [r7, #19]
        break;
 800a084:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	2b0f      	cmp	r3, #15
 800a08a:	d908      	bls.n	800a09e <UART_SetConfig+0x66e>
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a092:	d204      	bcs.n	800a09e <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	697a      	ldr	r2, [r7, #20]
 800a09a:	60da      	str	r2, [r3, #12]
 800a09c:	e001      	b.n	800a0a2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800a0ae:	7cfb      	ldrb	r3, [r7, #19]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3720      	adds	r7, #32
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800a0ba:	bf00      	nop
 800a0bc:	f4240000 	.word	0xf4240000

0800a0c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0cc:	f003 0301 	and.w	r3, r3, #1
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d00a      	beq.n	800a0ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	430a      	orrs	r2, r1
 800a0e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0ee:	f003 0302 	and.w	r3, r3, #2
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d00a      	beq.n	800a10c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	685b      	ldr	r3, [r3, #4]
 800a0fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	430a      	orrs	r2, r1
 800a10a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a110:	f003 0304 	and.w	r3, r3, #4
 800a114:	2b00      	cmp	r3, #0
 800a116:	d00a      	beq.n	800a12e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	430a      	orrs	r2, r1
 800a12c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a132:	f003 0308 	and.w	r3, r3, #8
 800a136:	2b00      	cmp	r3, #0
 800a138:	d00a      	beq.n	800a150 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	430a      	orrs	r2, r1
 800a14e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a154:	f003 0310 	and.w	r3, r3, #16
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d00a      	beq.n	800a172 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	430a      	orrs	r2, r1
 800a170:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a176:	f003 0320 	and.w	r3, r3, #32
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d00a      	beq.n	800a194 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	689b      	ldr	r3, [r3, #8]
 800a184:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	430a      	orrs	r2, r1
 800a192:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d01a      	beq.n	800a1d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	430a      	orrs	r2, r1
 800a1b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a1be:	d10a      	bne.n	800a1d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	430a      	orrs	r2, r1
 800a1d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00a      	beq.n	800a1f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	430a      	orrs	r2, r1
 800a1f6:	605a      	str	r2, [r3, #4]
  }
}
 800a1f8:	bf00      	nop
 800a1fa:	370c      	adds	r7, #12
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a202:	4770      	bx	lr

0800a204 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b086      	sub	sp, #24
 800a208:	af02      	add	r7, sp, #8
 800a20a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2200      	movs	r2, #0
 800a210:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a212:	f7f8 ff83 	bl	800311c <HAL_GetTick>
 800a216:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f003 0308 	and.w	r3, r3, #8
 800a222:	2b08      	cmp	r3, #8
 800a224:	d10e      	bne.n	800a244 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a226:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a22a:	9300      	str	r3, [sp, #0]
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	2200      	movs	r2, #0
 800a230:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 f82a 	bl	800a28e <UART_WaitOnFlagUntilTimeout>
 800a23a:	4603      	mov	r3, r0
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d001      	beq.n	800a244 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a240:	2303      	movs	r3, #3
 800a242:	e020      	b.n	800a286 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f003 0304 	and.w	r3, r3, #4
 800a24e:	2b04      	cmp	r3, #4
 800a250:	d10e      	bne.n	800a270 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a252:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a256:	9300      	str	r3, [sp, #0]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2200      	movs	r2, #0
 800a25c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f000 f814 	bl	800a28e <UART_WaitOnFlagUntilTimeout>
 800a266:	4603      	mov	r3, r0
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d001      	beq.n	800a270 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a26c:	2303      	movs	r3, #3
 800a26e:	e00a      	b.n	800a286 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2220      	movs	r2, #32
 800a274:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2220      	movs	r2, #32
 800a27a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800a284:	2300      	movs	r3, #0
}
 800a286:	4618      	mov	r0, r3
 800a288:	3710      	adds	r7, #16
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}

0800a28e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a28e:	b580      	push	{r7, lr}
 800a290:	b084      	sub	sp, #16
 800a292:	af00      	add	r7, sp, #0
 800a294:	60f8      	str	r0, [r7, #12]
 800a296:	60b9      	str	r1, [r7, #8]
 800a298:	603b      	str	r3, [r7, #0]
 800a29a:	4613      	mov	r3, r2
 800a29c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a29e:	e02a      	b.n	800a2f6 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2a6:	d026      	beq.n	800a2f6 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2a8:	f7f8 ff38 	bl	800311c <HAL_GetTick>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	1ad3      	subs	r3, r2, r3
 800a2b2:	69ba      	ldr	r2, [r7, #24]
 800a2b4:	429a      	cmp	r2, r3
 800a2b6:	d302      	bcc.n	800a2be <UART_WaitOnFlagUntilTimeout+0x30>
 800a2b8:	69bb      	ldr	r3, [r7, #24]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d11b      	bne.n	800a2f6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	681a      	ldr	r2, [r3, #0]
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a2cc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	689a      	ldr	r2, [r3, #8]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f022 0201 	bic.w	r2, r2, #1
 800a2dc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	2220      	movs	r2, #32
 800a2e2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2220      	movs	r2, #32
 800a2e8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800a2f2:	2303      	movs	r3, #3
 800a2f4:	e00f      	b.n	800a316 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	69da      	ldr	r2, [r3, #28]
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	4013      	ands	r3, r2
 800a300:	68ba      	ldr	r2, [r7, #8]
 800a302:	429a      	cmp	r2, r3
 800a304:	bf0c      	ite	eq
 800a306:	2301      	moveq	r3, #1
 800a308:	2300      	movne	r3, #0
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	461a      	mov	r2, r3
 800a30e:	79fb      	ldrb	r3, [r7, #7]
 800a310:	429a      	cmp	r2, r3
 800a312:	d0c5      	beq.n	800a2a0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3710      	adds	r7, #16
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a31e:	b084      	sub	sp, #16
 800a320:	b580      	push	{r7, lr}
 800a322:	b084      	sub	sp, #16
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	f107 001c 	add.w	r0, r7, #28
 800a32c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a332:	2b01      	cmp	r3, #1
 800a334:	d122      	bne.n	800a37c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a33a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	68db      	ldr	r3, [r3, #12]
 800a346:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a34a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a34e:	687a      	ldr	r2, [r7, #4]
 800a350:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	68db      	ldr	r3, [r3, #12]
 800a356:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a35e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a360:	2b01      	cmp	r3, #1
 800a362:	d105      	bne.n	800a370 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	68db      	ldr	r3, [r3, #12]
 800a368:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a370:	6878      	ldr	r0, [r7, #4]
 800a372:	f000 f937 	bl	800a5e4 <USB_CoreReset>
 800a376:	4603      	mov	r3, r0
 800a378:	73fb      	strb	r3, [r7, #15]
 800a37a:	e01a      	b.n	800a3b2 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f000 f92b 	bl	800a5e4 <USB_CoreReset>
 800a38e:	4603      	mov	r3, r0
 800a390:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a392:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a394:	2b00      	cmp	r3, #0
 800a396:	d106      	bne.n	800a3a6 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a39c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	639a      	str	r2, [r3, #56]	; 0x38
 800a3a4:	e005      	b.n	800a3b2 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3aa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800a3b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3710      	adds	r7, #16
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a3be:	b004      	add	sp, #16
 800a3c0:	4770      	bx	lr

0800a3c2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a3c2:	b480      	push	{r7}
 800a3c4:	b083      	sub	sp, #12
 800a3c6:	af00      	add	r7, sp, #0
 800a3c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	f043 0201 	orr.w	r2, r3, #1
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a3d6:	2300      	movs	r3, #0
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	370c      	adds	r7, #12
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr

0800a3e4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	689b      	ldr	r3, [r3, #8]
 800a3f0:	f023 0201 	bic.w	r2, r3, #1
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a3f8:	2300      	movs	r3, #0
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	370c      	adds	r7, #12
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr

0800a406 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a406:	b580      	push	{r7, lr}
 800a408:	b082      	sub	sp, #8
 800a40a:	af00      	add	r7, sp, #0
 800a40c:	6078      	str	r0, [r7, #4]
 800a40e:	460b      	mov	r3, r1
 800a410:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	68db      	ldr	r3, [r3, #12]
 800a416:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a41e:	78fb      	ldrb	r3, [r7, #3]
 800a420:	2b01      	cmp	r3, #1
 800a422:	d106      	bne.n	800a432 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	68db      	ldr	r3, [r3, #12]
 800a428:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	60da      	str	r2, [r3, #12]
 800a430:	e00b      	b.n	800a44a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a432:	78fb      	ldrb	r3, [r7, #3]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d106      	bne.n	800a446 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	68db      	ldr	r3, [r3, #12]
 800a43c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	60da      	str	r2, [r3, #12]
 800a444:	e001      	b.n	800a44a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a446:	2301      	movs	r3, #1
 800a448:	e003      	b.n	800a452 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a44a:	2032      	movs	r0, #50	; 0x32
 800a44c:	f7f8 fe72 	bl	8003134 <HAL_Delay>

  return HAL_OK;
 800a450:	2300      	movs	r3, #0
}
 800a452:	4618      	mov	r0, r3
 800a454:	3708      	adds	r7, #8
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
	...

0800a45c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b085      	sub	sp, #20
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a466:	2300      	movs	r3, #0
 800a468:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	019b      	lsls	r3, r3, #6
 800a46e:	f043 0220 	orr.w	r2, r3, #32
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	3301      	adds	r3, #1
 800a47a:	60fb      	str	r3, [r7, #12]
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	4a09      	ldr	r2, [pc, #36]	; (800a4a4 <USB_FlushTxFifo+0x48>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d901      	bls.n	800a488 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a484:	2303      	movs	r3, #3
 800a486:	e006      	b.n	800a496 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	691b      	ldr	r3, [r3, #16]
 800a48c:	f003 0320 	and.w	r3, r3, #32
 800a490:	2b20      	cmp	r3, #32
 800a492:	d0f0      	beq.n	800a476 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a494:	2300      	movs	r3, #0
}
 800a496:	4618      	mov	r0, r3
 800a498:	3714      	adds	r7, #20
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
 800a4a2:	bf00      	nop
 800a4a4:	00030d40 	.word	0x00030d40

0800a4a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b085      	sub	sp, #20
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2210      	movs	r2, #16
 800a4b8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	3301      	adds	r3, #1
 800a4be:	60fb      	str	r3, [r7, #12]
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	4a09      	ldr	r2, [pc, #36]	; (800a4e8 <USB_FlushRxFifo+0x40>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d901      	bls.n	800a4cc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a4c8:	2303      	movs	r3, #3
 800a4ca:	e006      	b.n	800a4da <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	f003 0310 	and.w	r3, r3, #16
 800a4d4:	2b10      	cmp	r3, #16
 800a4d6:	d0f0      	beq.n	800a4ba <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a4d8:	2300      	movs	r3, #0
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3714      	adds	r7, #20
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e4:	4770      	bx	lr
 800a4e6:	bf00      	nop
 800a4e8:	00030d40 	.word	0x00030d40

0800a4ec <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b089      	sub	sp, #36	; 0x24
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	60b9      	str	r1, [r7, #8]
 800a4f6:	4611      	mov	r1, r2
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	71fb      	strb	r3, [r7, #7]
 800a4fe:	4613      	mov	r3, r2
 800a500:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800a50a:	88bb      	ldrh	r3, [r7, #4]
 800a50c:	3303      	adds	r3, #3
 800a50e:	089b      	lsrs	r3, r3, #2
 800a510:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800a512:	2300      	movs	r3, #0
 800a514:	61bb      	str	r3, [r7, #24]
 800a516:	e00f      	b.n	800a538 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a518:	79fb      	ldrb	r3, [r7, #7]
 800a51a:	031a      	lsls	r2, r3, #12
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	4413      	add	r3, r2
 800a520:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a524:	461a      	mov	r2, r3
 800a526:	69fb      	ldr	r3, [r7, #28]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800a52c:	69fb      	ldr	r3, [r7, #28]
 800a52e:	3304      	adds	r3, #4
 800a530:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	3301      	adds	r3, #1
 800a536:	61bb      	str	r3, [r7, #24]
 800a538:	69ba      	ldr	r2, [r7, #24]
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d3eb      	bcc.n	800a518 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800a540:	2300      	movs	r3, #0
}
 800a542:	4618      	mov	r0, r3
 800a544:	3724      	adds	r7, #36	; 0x24
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr

0800a54e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a54e:	b480      	push	{r7}
 800a550:	b089      	sub	sp, #36	; 0x24
 800a552:	af00      	add	r7, sp, #0
 800a554:	60f8      	str	r0, [r7, #12]
 800a556:	60b9      	str	r1, [r7, #8]
 800a558:	4613      	mov	r3, r2
 800a55a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a564:	88fb      	ldrh	r3, [r7, #6]
 800a566:	3303      	adds	r3, #3
 800a568:	089b      	lsrs	r3, r3, #2
 800a56a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a56c:	2300      	movs	r3, #0
 800a56e:	61bb      	str	r3, [r7, #24]
 800a570:	e00b      	b.n	800a58a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a578:	681a      	ldr	r2, [r3, #0]
 800a57a:	69fb      	ldr	r3, [r7, #28]
 800a57c:	601a      	str	r2, [r3, #0]
    pDest++;
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	3304      	adds	r3, #4
 800a582:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a584:	69bb      	ldr	r3, [r7, #24]
 800a586:	3301      	adds	r3, #1
 800a588:	61bb      	str	r3, [r7, #24]
 800a58a:	69ba      	ldr	r2, [r7, #24]
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	429a      	cmp	r2, r3
 800a590:	d3ef      	bcc.n	800a572 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a592:	69fb      	ldr	r3, [r7, #28]
}
 800a594:	4618      	mov	r0, r3
 800a596:	3724      	adds	r7, #36	; 0x24
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b085      	sub	sp, #20
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	695b      	ldr	r3, [r3, #20]
 800a5ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	699b      	ldr	r3, [r3, #24]
 800a5b2:	68fa      	ldr	r2, [r7, #12]
 800a5b4:	4013      	ands	r3, r2
 800a5b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
}
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	3714      	adds	r7, #20
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c4:	4770      	bx	lr

0800a5c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a5c6:	b480      	push	{r7}
 800a5c8:	b083      	sub	sp, #12
 800a5ca:	af00      	add	r7, sp, #0
 800a5cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	695b      	ldr	r3, [r3, #20]
 800a5d2:	f003 0301 	and.w	r3, r3, #1
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	370c      	adds	r7, #12
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr
	...

0800a5e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b085      	sub	sp, #20
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	3301      	adds	r3, #1
 800a5f4:	60fb      	str	r3, [r7, #12]
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	4a13      	ldr	r2, [pc, #76]	; (800a648 <USB_CoreReset+0x64>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d901      	bls.n	800a602 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a5fe:	2303      	movs	r3, #3
 800a600:	e01b      	b.n	800a63a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	691b      	ldr	r3, [r3, #16]
 800a606:	2b00      	cmp	r3, #0
 800a608:	daf2      	bge.n	800a5f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	691b      	ldr	r3, [r3, #16]
 800a612:	f043 0201 	orr.w	r2, r3, #1
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	3301      	adds	r3, #1
 800a61e:	60fb      	str	r3, [r7, #12]
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	4a09      	ldr	r2, [pc, #36]	; (800a648 <USB_CoreReset+0x64>)
 800a624:	4293      	cmp	r3, r2
 800a626:	d901      	bls.n	800a62c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a628:	2303      	movs	r3, #3
 800a62a:	e006      	b.n	800a63a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	691b      	ldr	r3, [r3, #16]
 800a630:	f003 0301 	and.w	r3, r3, #1
 800a634:	2b01      	cmp	r3, #1
 800a636:	d0f0      	beq.n	800a61a <USB_CoreReset+0x36>

  return HAL_OK;
 800a638:	2300      	movs	r3, #0
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3714      	adds	r7, #20
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr
 800a646:	bf00      	nop
 800a648:	00030d40 	.word	0x00030d40

0800a64c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a64c:	b084      	sub	sp, #16
 800a64e:	b580      	push	{r7, lr}
 800a650:	b084      	sub	sp, #16
 800a652:	af00      	add	r7, sp, #0
 800a654:	6078      	str	r0, [r7, #4]
 800a656:	f107 001c 	add.w	r0, r7, #28
 800a65a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a668:	461a      	mov	r2, r3
 800a66a:	2300      	movs	r3, #0
 800a66c:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a672:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a67e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	68ba      	ldr	r2, [r7, #8]
 800a690:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a694:	f023 0304 	bic.w	r3, r3, #4
 800a698:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a69a:	2110      	movs	r1, #16
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f7ff fedd 	bl	800a45c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f7ff ff00 	bl	800a4a8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	60fb      	str	r3, [r7, #12]
 800a6ac:	e015      	b.n	800a6da <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	015a      	lsls	r2, r3, #5
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	4413      	add	r3, r2
 800a6b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a6c0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	015a      	lsls	r2, r3, #5
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	4413      	add	r3, r2
 800a6ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6ce:	461a      	mov	r2, r3
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	60fb      	str	r3, [r7, #12]
 800a6da:	6a3b      	ldr	r3, [r7, #32]
 800a6dc:	68fa      	ldr	r2, [r7, #12]
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	d3e5      	bcc.n	800a6ae <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a6e2:	2101      	movs	r1, #1
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f000 f869 	bl	800a7bc <USB_DriveVbus>

  HAL_Delay(200U);
 800a6ea:	20c8      	movs	r0, #200	; 0xc8
 800a6ec:	f7f8 fd22 	bl	8003134 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f04f 32ff 	mov.w	r2, #4294967295
 800a6fc:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2280      	movs	r2, #128	; 0x80
 800a702:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	4a0d      	ldr	r2, [pc, #52]	; (800a73c <USB_HostInit+0xf0>)
 800a708:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	4a0c      	ldr	r2, [pc, #48]	; (800a740 <USB_HostInit+0xf4>)
 800a70e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	699b      	ldr	r3, [r3, #24]
 800a716:	f043 0210 	orr.w	r2, r3, #16
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	699a      	ldr	r2, [r3, #24]
 800a722:	4b08      	ldr	r3, [pc, #32]	; (800a744 <USB_HostInit+0xf8>)
 800a724:	4313      	orrs	r3, r2
 800a726:	687a      	ldr	r2, [r7, #4]
 800a728:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a72a:	2300      	movs	r3, #0
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3710      	adds	r7, #16
 800a730:	46bd      	mov	sp, r7
 800a732:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a736:	b004      	add	sp, #16
 800a738:	4770      	bx	lr
 800a73a:	bf00      	nop
 800a73c:	00600080 	.word	0x00600080
 800a740:	004000e0 	.word	0x004000e0
 800a744:	a3200008 	.word	0xa3200008

0800a748 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a748:	b480      	push	{r7}
 800a74a:	b085      	sub	sp, #20
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
 800a750:	460b      	mov	r3, r1
 800a752:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	68fa      	ldr	r2, [r7, #12]
 800a762:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a766:	f023 0303 	bic.w	r3, r3, #3
 800a76a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	78fb      	ldrb	r3, [r7, #3]
 800a776:	f003 0303 	and.w	r3, r3, #3
 800a77a:	68f9      	ldr	r1, [r7, #12]
 800a77c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a780:	4313      	orrs	r3, r2
 800a782:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a784:	78fb      	ldrb	r3, [r7, #3]
 800a786:	2b01      	cmp	r3, #1
 800a788:	d107      	bne.n	800a79a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a790:	461a      	mov	r2, r3
 800a792:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a796:	6053      	str	r3, [r2, #4]
 800a798:	e009      	b.n	800a7ae <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a79a:	78fb      	ldrb	r3, [r7, #3]
 800a79c:	2b02      	cmp	r3, #2
 800a79e:	d106      	bne.n	800a7ae <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	f241 7370 	movw	r3, #6000	; 0x1770
 800a7ac:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a7ae:	2300      	movs	r3, #0
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3714      	adds	r7, #20
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr

0800a7bc <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b085      	sub	sp, #20
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	460b      	mov	r3, r1
 800a7c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a7e0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d109      	bne.n	800a800 <USB_DriveVbus+0x44>
 800a7ec:	78fb      	ldrb	r3, [r7, #3]
 800a7ee:	2b01      	cmp	r3, #1
 800a7f0:	d106      	bne.n	800a800 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	68fa      	ldr	r2, [r7, #12]
 800a7f6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a7fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a7fe:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a806:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a80a:	d109      	bne.n	800a820 <USB_DriveVbus+0x64>
 800a80c:	78fb      	ldrb	r3, [r7, #3]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d106      	bne.n	800a820 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	68fa      	ldr	r2, [r7, #12]
 800a816:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a81a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a81e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a820:	2300      	movs	r3, #0
}
 800a822:	4618      	mov	r0, r3
 800a824:	3714      	adds	r7, #20
 800a826:	46bd      	mov	sp, r7
 800a828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82c:	4770      	bx	lr

0800a82e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a82e:	b480      	push	{r7}
 800a830:	b085      	sub	sp, #20
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	b29b      	uxth	r3, r3
}
 800a844:	4618      	mov	r0, r3
 800a846:	3714      	adds	r7, #20
 800a848:	46bd      	mov	sp, r7
 800a84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84e:	4770      	bx	lr

0800a850 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a850:	b480      	push	{r7}
 800a852:	b087      	sub	sp, #28
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	4608      	mov	r0, r1
 800a85a:	4611      	mov	r1, r2
 800a85c:	461a      	mov	r2, r3
 800a85e:	4603      	mov	r3, r0
 800a860:	70fb      	strb	r3, [r7, #3]
 800a862:	460b      	mov	r3, r1
 800a864:	70bb      	strb	r3, [r7, #2]
 800a866:	4613      	mov	r3, r2
 800a868:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a86a:	2300      	movs	r3, #0
 800a86c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a872:	78fb      	ldrb	r3, [r7, #3]
 800a874:	015a      	lsls	r2, r3, #5
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	4413      	add	r3, r2
 800a87a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a87e:	461a      	mov	r2, r3
 800a880:	f04f 33ff 	mov.w	r3, #4294967295
 800a884:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a886:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a88a:	2b03      	cmp	r3, #3
 800a88c:	d867      	bhi.n	800a95e <USB_HC_Init+0x10e>
 800a88e:	a201      	add	r2, pc, #4	; (adr r2, 800a894 <USB_HC_Init+0x44>)
 800a890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a894:	0800a8a5 	.word	0x0800a8a5
 800a898:	0800a921 	.word	0x0800a921
 800a89c:	0800a8a5 	.word	0x0800a8a5
 800a8a0:	0800a8e3 	.word	0x0800a8e3
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a8a4:	78fb      	ldrb	r3, [r7, #3]
 800a8a6:	015a      	lsls	r2, r3, #5
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	4413      	add	r3, r2
 800a8ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	f240 439d 	movw	r3, #1181	; 0x49d
 800a8b6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a8b8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	da51      	bge.n	800a964 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a8c0:	78fb      	ldrb	r3, [r7, #3]
 800a8c2:	015a      	lsls	r2, r3, #5
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	4413      	add	r3, r2
 800a8c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8cc:	68db      	ldr	r3, [r3, #12]
 800a8ce:	78fa      	ldrb	r2, [r7, #3]
 800a8d0:	0151      	lsls	r1, r2, #5
 800a8d2:	68ba      	ldr	r2, [r7, #8]
 800a8d4:	440a      	add	r2, r1
 800a8d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a8da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8de:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a8e0:	e040      	b.n	800a964 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a8e2:	78fb      	ldrb	r3, [r7, #3]
 800a8e4:	015a      	lsls	r2, r3, #5
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	4413      	add	r3, r2
 800a8ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8ee:	461a      	mov	r2, r3
 800a8f0:	f240 639d 	movw	r3, #1693	; 0x69d
 800a8f4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a8f6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	da34      	bge.n	800a968 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a8fe:	78fb      	ldrb	r3, [r7, #3]
 800a900:	015a      	lsls	r2, r3, #5
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	4413      	add	r3, r2
 800a906:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a90a:	68db      	ldr	r3, [r3, #12]
 800a90c:	78fa      	ldrb	r2, [r7, #3]
 800a90e:	0151      	lsls	r1, r2, #5
 800a910:	68ba      	ldr	r2, [r7, #8]
 800a912:	440a      	add	r2, r1
 800a914:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a91c:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a91e:	e023      	b.n	800a968 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a920:	78fb      	ldrb	r3, [r7, #3]
 800a922:	015a      	lsls	r2, r3, #5
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	4413      	add	r3, r2
 800a928:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a92c:	461a      	mov	r2, r3
 800a92e:	f240 2325 	movw	r3, #549	; 0x225
 800a932:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a934:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	da17      	bge.n	800a96c <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a93c:	78fb      	ldrb	r3, [r7, #3]
 800a93e:	015a      	lsls	r2, r3, #5
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	4413      	add	r3, r2
 800a944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a948:	68db      	ldr	r3, [r3, #12]
 800a94a:	78fa      	ldrb	r2, [r7, #3]
 800a94c:	0151      	lsls	r1, r2, #5
 800a94e:	68ba      	ldr	r2, [r7, #8]
 800a950:	440a      	add	r2, r1
 800a952:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a956:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a95a:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a95c:	e006      	b.n	800a96c <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800a95e:	2301      	movs	r3, #1
 800a960:	75fb      	strb	r3, [r7, #23]
      break;
 800a962:	e004      	b.n	800a96e <USB_HC_Init+0x11e>
      break;
 800a964:	bf00      	nop
 800a966:	e002      	b.n	800a96e <USB_HC_Init+0x11e>
      break;
 800a968:	bf00      	nop
 800a96a:	e000      	b.n	800a96e <USB_HC_Init+0x11e>
      break;
 800a96c:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a974:	699a      	ldr	r2, [r3, #24]
 800a976:	78fb      	ldrb	r3, [r7, #3]
 800a978:	f003 030f 	and.w	r3, r3, #15
 800a97c:	2101      	movs	r1, #1
 800a97e:	fa01 f303 	lsl.w	r3, r1, r3
 800a982:	68b9      	ldr	r1, [r7, #8]
 800a984:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a988:	4313      	orrs	r3, r2
 800a98a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	699b      	ldr	r3, [r3, #24]
 800a990:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a998:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	da03      	bge.n	800a9a8 <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a9a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a9a4:	613b      	str	r3, [r7, #16]
 800a9a6:	e001      	b.n	800a9ac <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800a9ac:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a9b0:	2b02      	cmp	r3, #2
 800a9b2:	d103      	bne.n	800a9bc <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a9b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a9b8:	60fb      	str	r3, [r7, #12]
 800a9ba:	e001      	b.n	800a9c0 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9c0:	787b      	ldrb	r3, [r7, #1]
 800a9c2:	059b      	lsls	r3, r3, #22
 800a9c4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a9c8:	78bb      	ldrb	r3, [r7, #2]
 800a9ca:	02db      	lsls	r3, r3, #11
 800a9cc:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9d0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a9d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a9d6:	049b      	lsls	r3, r3, #18
 800a9d8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a9dc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a9de:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a9e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a9e4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a9e6:	693b      	ldr	r3, [r7, #16]
 800a9e8:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9ea:	78fb      	ldrb	r3, [r7, #3]
 800a9ec:	0159      	lsls	r1, r3, #5
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	440b      	add	r3, r1
 800a9f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9f6:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9fc:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a9fe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800aa02:	2b03      	cmp	r3, #3
 800aa04:	d10f      	bne.n	800aa26 <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800aa06:	78fb      	ldrb	r3, [r7, #3]
 800aa08:	015a      	lsls	r2, r3, #5
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	4413      	add	r3, r2
 800aa0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	78fa      	ldrb	r2, [r7, #3]
 800aa16:	0151      	lsls	r1, r2, #5
 800aa18:	68ba      	ldr	r2, [r7, #8]
 800aa1a:	440a      	add	r2, r1
 800aa1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa20:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aa24:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800aa26:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	371c      	adds	r7, #28
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa32:	4770      	bx	lr

0800aa34 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b088      	sub	sp, #32
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	785b      	ldrb	r3, [r3, #1]
 800aa46:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800aa48:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa4c:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	691b      	ldr	r3, [r3, #16]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d018      	beq.n	800aa88 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	691b      	ldr	r3, [r3, #16]
 800aa5a:	683a      	ldr	r2, [r7, #0]
 800aa5c:	8912      	ldrh	r2, [r2, #8]
 800aa5e:	4413      	add	r3, r2
 800aa60:	3b01      	subs	r3, #1
 800aa62:	683a      	ldr	r2, [r7, #0]
 800aa64:	8912      	ldrh	r2, [r2, #8]
 800aa66:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa6a:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800aa6c:	8bfa      	ldrh	r2, [r7, #30]
 800aa6e:	8a7b      	ldrh	r3, [r7, #18]
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d90b      	bls.n	800aa8c <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800aa74:	8a7b      	ldrh	r3, [r7, #18]
 800aa76:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800aa78:	8bfb      	ldrh	r3, [r7, #30]
 800aa7a:	683a      	ldr	r2, [r7, #0]
 800aa7c:	8912      	ldrh	r2, [r2, #8]
 800aa7e:	fb02 f203 	mul.w	r2, r2, r3
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	611a      	str	r2, [r3, #16]
 800aa86:	e001      	b.n	800aa8c <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800aa88:	2301      	movs	r3, #1
 800aa8a:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	78db      	ldrb	r3, [r3, #3]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d006      	beq.n	800aaa2 <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800aa94:	8bfb      	ldrh	r3, [r7, #30]
 800aa96:	683a      	ldr	r2, [r7, #0]
 800aa98:	8912      	ldrh	r2, [r2, #8]
 800aa9a:	fb02 f203 	mul.w	r2, r2, r3
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	691b      	ldr	r3, [r3, #16]
 800aaa6:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aaaa:	8bfb      	ldrh	r3, [r7, #30]
 800aaac:	04d9      	lsls	r1, r3, #19
 800aaae:	4b5f      	ldr	r3, [pc, #380]	; (800ac2c <USB_HC_StartXfer+0x1f8>)
 800aab0:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aab2:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	7a9b      	ldrb	r3, [r3, #10]
 800aab8:	075b      	lsls	r3, r3, #29
 800aaba:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aabe:	6979      	ldr	r1, [r7, #20]
 800aac0:	0148      	lsls	r0, r1, #5
 800aac2:	69b9      	ldr	r1, [r7, #24]
 800aac4:	4401      	add	r1, r0
 800aac6:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aaca:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aacc:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800aace:	69bb      	ldr	r3, [r7, #24]
 800aad0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aad4:	689b      	ldr	r3, [r3, #8]
 800aad6:	f003 0301 	and.w	r3, r3, #1
 800aada:	2b00      	cmp	r3, #0
 800aadc:	bf0c      	ite	eq
 800aade:	2301      	moveq	r3, #1
 800aae0:	2300      	movne	r3, #0
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	015a      	lsls	r2, r3, #5
 800aaea:	69bb      	ldr	r3, [r7, #24]
 800aaec:	4413      	add	r3, r2
 800aaee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	697a      	ldr	r2, [r7, #20]
 800aaf6:	0151      	lsls	r1, r2, #5
 800aaf8:	69ba      	ldr	r2, [r7, #24]
 800aafa:	440a      	add	r2, r1
 800aafc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab00:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ab04:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	015a      	lsls	r2, r3, #5
 800ab0a:	69bb      	ldr	r3, [r7, #24]
 800ab0c:	4413      	add	r3, r2
 800ab0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab12:	681a      	ldr	r2, [r3, #0]
 800ab14:	7c7b      	ldrb	r3, [r7, #17]
 800ab16:	075b      	lsls	r3, r3, #29
 800ab18:	6979      	ldr	r1, [r7, #20]
 800ab1a:	0148      	lsls	r0, r1, #5
 800ab1c:	69b9      	ldr	r1, [r7, #24]
 800ab1e:	4401      	add	r1, r0
 800ab20:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800ab24:	4313      	orrs	r3, r2
 800ab26:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	015a      	lsls	r2, r3, #5
 800ab2c:	69bb      	ldr	r3, [r7, #24]
 800ab2e:	4413      	add	r3, r2
 800ab30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a3e      	ldr	r2, [pc, #248]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab38:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ab3a:	4b3d      	ldr	r3, [pc, #244]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ab42:	4a3b      	ldr	r2, [pc, #236]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab44:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	78db      	ldrb	r3, [r3, #3]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d006      	beq.n	800ab5c <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ab4e:	4b38      	ldr	r3, [pc, #224]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab56:	4a36      	ldr	r2, [pc, #216]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab58:	6013      	str	r3, [r2, #0]
 800ab5a:	e005      	b.n	800ab68 <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ab5c:	4b34      	ldr	r3, [pc, #208]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ab64:	4a32      	ldr	r2, [pc, #200]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab66:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ab68:	4b31      	ldr	r3, [pc, #196]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab70:	4a2f      	ldr	r2, [pc, #188]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab72:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	015a      	lsls	r2, r3, #5
 800ab78:	69bb      	ldr	r3, [r7, #24]
 800ab7a:	4413      	add	r3, r2
 800ab7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab80:	461a      	mov	r2, r3
 800ab82:	4b2b      	ldr	r3, [pc, #172]	; (800ac30 <USB_HC_StartXfer+0x1fc>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	78db      	ldrb	r3, [r3, #3]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d148      	bne.n	800ac22 <USB_HC_StartXfer+0x1ee>
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	691b      	ldr	r3, [r3, #16]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d044      	beq.n	800ac22 <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	79db      	ldrb	r3, [r3, #7]
 800ab9c:	2b03      	cmp	r3, #3
 800ab9e:	d831      	bhi.n	800ac04 <USB_HC_StartXfer+0x1d0>
 800aba0:	a201      	add	r2, pc, #4	; (adr r2, 800aba8 <USB_HC_StartXfer+0x174>)
 800aba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aba6:	bf00      	nop
 800aba8:	0800abb9 	.word	0x0800abb9
 800abac:	0800abdd 	.word	0x0800abdd
 800abb0:	0800abb9 	.word	0x0800abb9
 800abb4:	0800abdd 	.word	0x0800abdd
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	691b      	ldr	r3, [r3, #16]
 800abbc:	3303      	adds	r3, #3
 800abbe:	089b      	lsrs	r3, r3, #2
 800abc0:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800abc2:	89fa      	ldrh	r2, [r7, #14]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abc8:	b29b      	uxth	r3, r3
 800abca:	429a      	cmp	r2, r3
 800abcc:	d91c      	bls.n	800ac08 <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	699b      	ldr	r3, [r3, #24]
 800abd2:	f043 0220 	orr.w	r2, r3, #32
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	619a      	str	r2, [r3, #24]
          }
          break;
 800abda:	e015      	b.n	800ac08 <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	691b      	ldr	r3, [r3, #16]
 800abe0:	3303      	adds	r3, #3
 800abe2:	089b      	lsrs	r3, r3, #2
 800abe4:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800abe6:	89fa      	ldrh	r2, [r7, #14]
 800abe8:	69bb      	ldr	r3, [r7, #24]
 800abea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abee:	691b      	ldr	r3, [r3, #16]
 800abf0:	b29b      	uxth	r3, r3
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d90a      	bls.n	800ac0c <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	699b      	ldr	r3, [r3, #24]
 800abfa:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	619a      	str	r2, [r3, #24]
          }
          break;
 800ac02:	e003      	b.n	800ac0c <USB_HC_StartXfer+0x1d8>

        default:
          break;
 800ac04:	bf00      	nop
 800ac06:	e002      	b.n	800ac0e <USB_HC_StartXfer+0x1da>
          break;
 800ac08:	bf00      	nop
 800ac0a:	e000      	b.n	800ac0e <USB_HC_StartXfer+0x1da>
          break;
 800ac0c:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	68d9      	ldr	r1, [r3, #12]
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	785a      	ldrb	r2, [r3, #1]
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	691b      	ldr	r3, [r3, #16]
 800ac1a:	b29b      	uxth	r3, r3
 800ac1c:	6878      	ldr	r0, [r7, #4]
 800ac1e:	f7ff fc65 	bl	800a4ec <USB_WritePacket>
    }

  return HAL_OK;
 800ac22:	2300      	movs	r3, #0
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3720      	adds	r7, #32
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}
 800ac2c:	1ff80000 	.word	0x1ff80000
 800ac30:	200000d8 	.word	0x200000d8

0800ac34 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ac34:	b480      	push	{r7}
 800ac36:	b085      	sub	sp, #20
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac46:	695b      	ldr	r3, [r3, #20]
 800ac48:	b29b      	uxth	r3, r3
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3714      	adds	r7, #20
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac54:	4770      	bx	lr

0800ac56 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ac56:	b480      	push	{r7}
 800ac58:	b087      	sub	sp, #28
 800ac5a:	af00      	add	r7, sp, #0
 800ac5c:	6078      	str	r0, [r7, #4]
 800ac5e:	460b      	mov	r3, r1
 800ac60:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800ac66:	78fb      	ldrb	r3, [r7, #3]
 800ac68:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	015a      	lsls	r2, r3, #5
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	4413      	add	r3, r2
 800ac76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	0c9b      	lsrs	r3, r3, #18
 800ac7e:	f003 0303 	and.w	r3, r3, #3
 800ac82:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d002      	beq.n	800ac90 <USB_HC_Halt+0x3a>
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	2b02      	cmp	r3, #2
 800ac8e:	d16c      	bne.n	800ad6a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	015a      	lsls	r2, r3, #5
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	4413      	add	r3, r2
 800ac98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	68fa      	ldr	r2, [r7, #12]
 800aca0:	0151      	lsls	r1, r2, #5
 800aca2:	693a      	ldr	r2, [r7, #16]
 800aca4:	440a      	add	r2, r1
 800aca6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acaa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800acae:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d143      	bne.n	800ad44 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	015a      	lsls	r2, r3, #5
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	4413      	add	r3, r2
 800acc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	68fa      	ldr	r2, [r7, #12]
 800accc:	0151      	lsls	r1, r2, #5
 800acce:	693a      	ldr	r2, [r7, #16]
 800acd0:	440a      	add	r2, r1
 800acd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acd6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800acda:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	015a      	lsls	r2, r3, #5
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	4413      	add	r3, r2
 800ace4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	68fa      	ldr	r2, [r7, #12]
 800acec:	0151      	lsls	r1, r2, #5
 800acee:	693a      	ldr	r2, [r7, #16]
 800acf0:	440a      	add	r2, r1
 800acf2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acf6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800acfa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	015a      	lsls	r2, r3, #5
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	4413      	add	r3, r2
 800ad04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	68fa      	ldr	r2, [r7, #12]
 800ad0c:	0151      	lsls	r1, r2, #5
 800ad0e:	693a      	ldr	r2, [r7, #16]
 800ad10:	440a      	add	r2, r1
 800ad12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad16:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ad1a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	3301      	adds	r3, #1
 800ad20:	617b      	str	r3, [r7, #20]
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad28:	d81d      	bhi.n	800ad66 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	015a      	lsls	r2, r3, #5
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	4413      	add	r3, r2
 800ad32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad3c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad40:	d0ec      	beq.n	800ad1c <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ad42:	e080      	b.n	800ae46 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	015a      	lsls	r2, r3, #5
 800ad48:	693b      	ldr	r3, [r7, #16]
 800ad4a:	4413      	add	r3, r2
 800ad4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	68fa      	ldr	r2, [r7, #12]
 800ad54:	0151      	lsls	r1, r2, #5
 800ad56:	693a      	ldr	r2, [r7, #16]
 800ad58:	440a      	add	r2, r1
 800ad5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad62:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ad64:	e06f      	b.n	800ae46 <USB_HC_Halt+0x1f0>
          break;
 800ad66:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ad68:	e06d      	b.n	800ae46 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	015a      	lsls	r2, r3, #5
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	4413      	add	r3, r2
 800ad72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	68fa      	ldr	r2, [r7, #12]
 800ad7a:	0151      	lsls	r1, r2, #5
 800ad7c:	693a      	ldr	r2, [r7, #16]
 800ad7e:	440a      	add	r2, r1
 800ad80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ad88:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ad8a:	693b      	ldr	r3, [r7, #16]
 800ad8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad90:	691b      	ldr	r3, [r3, #16]
 800ad92:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d143      	bne.n	800ae22 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	015a      	lsls	r2, r3, #5
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	4413      	add	r3, r2
 800ada2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	68fa      	ldr	r2, [r7, #12]
 800adaa:	0151      	lsls	r1, r2, #5
 800adac:	693a      	ldr	r2, [r7, #16]
 800adae:	440a      	add	r2, r1
 800adb0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800adb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adb8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	015a      	lsls	r2, r3, #5
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	4413      	add	r3, r2
 800adc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	68fa      	ldr	r2, [r7, #12]
 800adca:	0151      	lsls	r1, r2, #5
 800adcc:	693a      	ldr	r2, [r7, #16]
 800adce:	440a      	add	r2, r1
 800add0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800add4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800add8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	015a      	lsls	r2, r3, #5
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	4413      	add	r3, r2
 800ade2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	68fa      	ldr	r2, [r7, #12]
 800adea:	0151      	lsls	r1, r2, #5
 800adec:	693a      	ldr	r2, [r7, #16]
 800adee:	440a      	add	r2, r1
 800adf0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800adf4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800adf8:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	3301      	adds	r3, #1
 800adfe:	617b      	str	r3, [r7, #20]
 800ae00:	697b      	ldr	r3, [r7, #20]
 800ae02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae06:	d81d      	bhi.n	800ae44 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	015a      	lsls	r2, r3, #5
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	4413      	add	r3, r2
 800ae10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae1e:	d0ec      	beq.n	800adfa <USB_HC_Halt+0x1a4>
 800ae20:	e011      	b.n	800ae46 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	015a      	lsls	r2, r3, #5
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	4413      	add	r3, r2
 800ae2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	68fa      	ldr	r2, [r7, #12]
 800ae32:	0151      	lsls	r1, r2, #5
 800ae34:	693a      	ldr	r2, [r7, #16]
 800ae36:	440a      	add	r2, r1
 800ae38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae40:	6013      	str	r3, [r2, #0]
 800ae42:	e000      	b.n	800ae46 <USB_HC_Halt+0x1f0>
          break;
 800ae44:	bf00      	nop
    }
  }

  return HAL_OK;
 800ae46:	2300      	movs	r3, #0
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	371c      	adds	r7, #28
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae52:	4770      	bx	lr

0800ae54 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b086      	sub	sp, #24
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800ae60:	2300      	movs	r3, #0
 800ae62:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f7ff fabd 	bl	800a3e4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800ae6a:	2110      	movs	r1, #16
 800ae6c:	6878      	ldr	r0, [r7, #4]
 800ae6e:	f7ff faf5 	bl	800a45c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f7ff fb18 	bl	800a4a8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ae78:	2300      	movs	r3, #0
 800ae7a:	613b      	str	r3, [r7, #16]
 800ae7c:	e01f      	b.n	800aebe <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	015a      	lsls	r2, r3, #5
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	4413      	add	r3, r2
 800ae86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ae8e:	68bb      	ldr	r3, [r7, #8]
 800ae90:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ae94:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ae9c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aea4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	015a      	lsls	r2, r3, #5
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	4413      	add	r3, r2
 800aeae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aeb2:	461a      	mov	r2, r3
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800aeb8:	693b      	ldr	r3, [r7, #16]
 800aeba:	3301      	adds	r3, #1
 800aebc:	613b      	str	r3, [r7, #16]
 800aebe:	693b      	ldr	r3, [r7, #16]
 800aec0:	2b0f      	cmp	r3, #15
 800aec2:	d9dc      	bls.n	800ae7e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800aec4:	2300      	movs	r3, #0
 800aec6:	613b      	str	r3, [r7, #16]
 800aec8:	e034      	b.n	800af34 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	015a      	lsls	r2, r3, #5
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	4413      	add	r3, r2
 800aed2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aee0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aee8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aef0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	015a      	lsls	r2, r3, #5
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	4413      	add	r3, r2
 800aefa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aefe:	461a      	mov	r2, r3
 800af00:	68bb      	ldr	r3, [r7, #8]
 800af02:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	3301      	adds	r3, #1
 800af08:	617b      	str	r3, [r7, #20]
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800af10:	d80c      	bhi.n	800af2c <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	015a      	lsls	r2, r3, #5
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	4413      	add	r3, r2
 800af1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800af24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af28:	d0ec      	beq.n	800af04 <USB_StopHost+0xb0>
 800af2a:	e000      	b.n	800af2e <USB_StopHost+0xda>
        break;
 800af2c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	3301      	adds	r3, #1
 800af32:	613b      	str	r3, [r7, #16]
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	2b0f      	cmp	r3, #15
 800af38:	d9c7      	bls.n	800aeca <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af40:	461a      	mov	r2, r3
 800af42:	f04f 33ff 	mov.w	r3, #4294967295
 800af46:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f04f 32ff 	mov.w	r2, #4294967295
 800af4e:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f7ff fa36 	bl	800a3c2 <USB_EnableGlobalInt>

  return HAL_OK;
 800af56:	2300      	movs	r3, #0
}
 800af58:	4618      	mov	r0, r3
 800af5a:	3718      	adds	r7, #24
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}

0800af60 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800af60:	b590      	push	{r4, r7, lr}
 800af62:	b089      	sub	sp, #36	; 0x24
 800af64:	af04      	add	r7, sp, #16
 800af66:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800af68:	2302      	movs	r3, #2
 800af6a:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 800af6c:	2301      	movs	r3, #1
 800af6e:	2202      	movs	r2, #2
 800af70:	2102      	movs	r1, #2
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 fc3a 	bl	800b7ec <USBH_FindInterface>
 800af78:	4603      	mov	r3, r0
 800af7a:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 800af7c:	7bbb      	ldrb	r3, [r7, #14]
 800af7e:	2bff      	cmp	r3, #255	; 0xff
 800af80:	f000 812a 	beq.w	800b1d8 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800af84:	7bbb      	ldrb	r3, [r7, #14]
 800af86:	4619      	mov	r1, r3
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f000 fc13 	bl	800b7b4 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800af94:	2050      	movs	r0, #80	; 0x50
 800af96:	f001 fb27 	bl	800c5e8 <malloc>
 800af9a:	4603      	mov	r3, r0
 800af9c:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800afa4:	69db      	ldr	r3, [r3, #28]
 800afa6:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800afa8:	7bbb      	ldrb	r3, [r7, #14]
 800afaa:	687a      	ldr	r2, [r7, #4]
 800afac:	211a      	movs	r1, #26
 800afae:	fb01 f303 	mul.w	r3, r1, r3
 800afb2:	4413      	add	r3, r2
 800afb4:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800afb8:	781b      	ldrb	r3, [r3, #0]
 800afba:	b25b      	sxtb	r3, r3
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	da15      	bge.n	800afec <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800afc0:	7bbb      	ldrb	r3, [r7, #14]
 800afc2:	687a      	ldr	r2, [r7, #4]
 800afc4:	211a      	movs	r1, #26
 800afc6:	fb01 f303 	mul.w	r3, r1, r3
 800afca:	4413      	add	r3, r2
 800afcc:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800afd0:	781a      	ldrb	r2, [r3, #0]
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800afd6:	7bbb      	ldrb	r3, [r7, #14]
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	211a      	movs	r1, #26
 800afdc:	fb01 f303 	mul.w	r3, r1, r3
 800afe0:	4413      	add	r3, r2
 800afe2:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800afe6:	881a      	ldrh	r2, [r3, #0]
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	785b      	ldrb	r3, [r3, #1]
 800aff0:	4619      	mov	r1, r3
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 ff9f 	bl	800bf36 <USBH_AllocPipe>
 800aff8:	4603      	mov	r3, r0
 800affa:	461a      	mov	r2, r3
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	7819      	ldrb	r1, [r3, #0]
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	7858      	ldrb	r0, [r3, #1]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b014:	68ba      	ldr	r2, [r7, #8]
 800b016:	8952      	ldrh	r2, [r2, #10]
 800b018:	9202      	str	r2, [sp, #8]
 800b01a:	2203      	movs	r2, #3
 800b01c:	9201      	str	r2, [sp, #4]
 800b01e:	9300      	str	r3, [sp, #0]
 800b020:	4623      	mov	r3, r4
 800b022:	4602      	mov	r2, r0
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 ff57 	bl	800bed8 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800b02a:	68bb      	ldr	r3, [r7, #8]
 800b02c:	781b      	ldrb	r3, [r3, #0]
 800b02e:	2200      	movs	r2, #0
 800b030:	4619      	mov	r1, r3
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f001 fa18 	bl	800c468 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800b038:	2300      	movs	r3, #0
 800b03a:	2200      	movs	r2, #0
 800b03c:	210a      	movs	r1, #10
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f000 fbd4 	bl	800b7ec <USBH_FindInterface>
 800b044:	4603      	mov	r3, r0
 800b046:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800b048:	7bbb      	ldrb	r3, [r7, #14]
 800b04a:	2bff      	cmp	r3, #255	; 0xff
 800b04c:	f000 80c4 	beq.w	800b1d8 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b050:	7bbb      	ldrb	r3, [r7, #14]
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	211a      	movs	r1, #26
 800b056:	fb01 f303 	mul.w	r3, r1, r3
 800b05a:	4413      	add	r3, r2
 800b05c:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	b25b      	sxtb	r3, r3
 800b064:	2b00      	cmp	r3, #0
 800b066:	da16      	bge.n	800b096 <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b068:	7bbb      	ldrb	r3, [r7, #14]
 800b06a:	687a      	ldr	r2, [r7, #4]
 800b06c:	211a      	movs	r1, #26
 800b06e:	fb01 f303 	mul.w	r3, r1, r3
 800b072:	4413      	add	r3, r2
 800b074:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b078:	781a      	ldrb	r2, [r3, #0]
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b07e:	7bbb      	ldrb	r3, [r7, #14]
 800b080:	687a      	ldr	r2, [r7, #4]
 800b082:	211a      	movs	r1, #26
 800b084:	fb01 f303 	mul.w	r3, r1, r3
 800b088:	4413      	add	r3, r2
 800b08a:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b08e:	881a      	ldrh	r2, [r3, #0]
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	835a      	strh	r2, [r3, #26]
 800b094:	e015      	b.n	800b0c2 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b096:	7bbb      	ldrb	r3, [r7, #14]
 800b098:	687a      	ldr	r2, [r7, #4]
 800b09a:	211a      	movs	r1, #26
 800b09c:	fb01 f303 	mul.w	r3, r1, r3
 800b0a0:	4413      	add	r3, r2
 800b0a2:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b0a6:	781a      	ldrb	r2, [r3, #0]
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b0ac:	7bbb      	ldrb	r3, [r7, #14]
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	211a      	movs	r1, #26
 800b0b2:	fb01 f303 	mul.w	r3, r1, r3
 800b0b6:	4413      	add	r3, r2
 800b0b8:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b0bc:	881a      	ldrh	r2, [r3, #0]
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800b0c2:	7bbb      	ldrb	r3, [r7, #14]
 800b0c4:	687a      	ldr	r2, [r7, #4]
 800b0c6:	211a      	movs	r1, #26
 800b0c8:	fb01 f303 	mul.w	r3, r1, r3
 800b0cc:	4413      	add	r3, r2
 800b0ce:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b0d2:	781b      	ldrb	r3, [r3, #0]
 800b0d4:	b25b      	sxtb	r3, r3
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	da16      	bge.n	800b108 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b0da:	7bbb      	ldrb	r3, [r7, #14]
 800b0dc:	687a      	ldr	r2, [r7, #4]
 800b0de:	211a      	movs	r1, #26
 800b0e0:	fb01 f303 	mul.w	r3, r1, r3
 800b0e4:	4413      	add	r3, r2
 800b0e6:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b0ea:	781a      	ldrb	r2, [r3, #0]
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b0f0:	7bbb      	ldrb	r3, [r7, #14]
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	211a      	movs	r1, #26
 800b0f6:	fb01 f303 	mul.w	r3, r1, r3
 800b0fa:	4413      	add	r3, r2
 800b0fc:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b100:	881a      	ldrh	r2, [r3, #0]
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	835a      	strh	r2, [r3, #26]
 800b106:	e015      	b.n	800b134 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b108:	7bbb      	ldrb	r3, [r7, #14]
 800b10a:	687a      	ldr	r2, [r7, #4]
 800b10c:	211a      	movs	r1, #26
 800b10e:	fb01 f303 	mul.w	r3, r1, r3
 800b112:	4413      	add	r3, r2
 800b114:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b118:	781a      	ldrb	r2, [r3, #0]
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b11e:	7bbb      	ldrb	r3, [r7, #14]
 800b120:	687a      	ldr	r2, [r7, #4]
 800b122:	211a      	movs	r1, #26
 800b124:	fb01 f303 	mul.w	r3, r1, r3
 800b128:	4413      	add	r3, r2
 800b12a:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b12e:	881a      	ldrh	r2, [r3, #0]
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	7b9b      	ldrb	r3, [r3, #14]
 800b138:	4619      	mov	r1, r3
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 fefb 	bl	800bf36 <USBH_AllocPipe>
 800b140:	4603      	mov	r3, r0
 800b142:	461a      	mov	r2, r3
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	7bdb      	ldrb	r3, [r3, #15]
 800b14c:	4619      	mov	r1, r3
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f000 fef1 	bl	800bf36 <USBH_AllocPipe>
 800b154:	4603      	mov	r3, r0
 800b156:	461a      	mov	r2, r3
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	7b59      	ldrb	r1, [r3, #13]
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	7b98      	ldrb	r0, [r3, #14]
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b170:	68ba      	ldr	r2, [r7, #8]
 800b172:	8b12      	ldrh	r2, [r2, #24]
 800b174:	9202      	str	r2, [sp, #8]
 800b176:	2202      	movs	r2, #2
 800b178:	9201      	str	r2, [sp, #4]
 800b17a:	9300      	str	r3, [sp, #0]
 800b17c:	4623      	mov	r3, r4
 800b17e:	4602      	mov	r2, r0
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f000 fea9 	bl	800bed8 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	7b19      	ldrb	r1, [r3, #12]
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	7bd8      	ldrb	r0, [r3, #15]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b19a:	68ba      	ldr	r2, [r7, #8]
 800b19c:	8b52      	ldrh	r2, [r2, #26]
 800b19e:	9202      	str	r2, [sp, #8]
 800b1a0:	2202      	movs	r2, #2
 800b1a2:	9201      	str	r2, [sp, #4]
 800b1a4:	9300      	str	r3, [sp, #0]
 800b1a6:	4623      	mov	r3, r4
 800b1a8:	4602      	mov	r2, r0
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f000 fe94 	bl	800bed8 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	7b5b      	ldrb	r3, [r3, #13]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	4619      	mov	r1, r3
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f001 f951 	bl	800c468 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	7b1b      	ldrb	r3, [r3, #12]
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f001 f94a 	bl	800c468 <USBH_LL_SetToggle>
      status = USBH_OK;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800b1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3714      	adds	r7, #20
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd90      	pop	{r4, r7, pc}

0800b1e2 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800b1e2:	b580      	push	{r7, lr}
 800b1e4:	b084      	sub	sp, #16
 800b1e6:	af00      	add	r7, sp, #0
 800b1e8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b1f0:	69db      	ldr	r3, [r3, #28]
 800b1f2:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	781b      	ldrb	r3, [r3, #0]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d00e      	beq.n	800b21a <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	781b      	ldrb	r3, [r3, #0]
 800b200:	4619      	mov	r1, r3
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 fe87 	bl	800bf16 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	4619      	mov	r1, r3
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f000 feaf 	bl	800bf72 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	2200      	movs	r2, #0
 800b218:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	7b1b      	ldrb	r3, [r3, #12]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d00e      	beq.n	800b240 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	7b1b      	ldrb	r3, [r3, #12]
 800b226:	4619      	mov	r1, r3
 800b228:	6878      	ldr	r0, [r7, #4]
 800b22a:	f000 fe74 	bl	800bf16 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	7b1b      	ldrb	r3, [r3, #12]
 800b232:	4619      	mov	r1, r3
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 fe9c 	bl	800bf72 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	2200      	movs	r2, #0
 800b23e:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	7b5b      	ldrb	r3, [r3, #13]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d00e      	beq.n	800b266 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	7b5b      	ldrb	r3, [r3, #13]
 800b24c:	4619      	mov	r1, r3
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 fe61 	bl	800bf16 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	7b5b      	ldrb	r3, [r3, #13]
 800b258:	4619      	mov	r1, r3
 800b25a:	6878      	ldr	r0, [r7, #4]
 800b25c:	f000 fe89 	bl	800bf72 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	2200      	movs	r2, #0
 800b264:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b26c:	69db      	ldr	r3, [r3, #28]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d00b      	beq.n	800b28a <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b278:	69db      	ldr	r3, [r3, #28]
 800b27a:	4618      	mov	r0, r3
 800b27c:	f001 f9bc 	bl	800c5f8 <free>
    phost->pActiveClass->pData = 0U;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b286:	2200      	movs	r2, #0
 800b288:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b28a:	2300      	movs	r3, #0
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3710      	adds	r7, #16
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b084      	sub	sp, #16
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 800b29c:	2302      	movs	r3, #2
 800b29e:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2a6:	69db      	ldr	r3, [r3, #28]
 800b2a8:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	3340      	adds	r3, #64	; 0x40
 800b2ae:	4619      	mov	r1, r3
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	f000 f8b2 	bl	800b41a <GetLineCoding>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800b2ba:	7bfb      	ldrb	r3, [r7, #15]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d105      	bne.n	800b2cc <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b2c6:	2102      	movs	r1, #2
 800b2c8:	6878      	ldr	r0, [r7, #4]
 800b2ca:	4798      	blx	r3
  }
  return status;
 800b2cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3710      	adds	r7, #16
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}
	...

0800b2d8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b084      	sub	sp, #16
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2ee:	69db      	ldr	r3, [r3, #28]
 800b2f0:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800b2f8:	2b04      	cmp	r3, #4
 800b2fa:	d877      	bhi.n	800b3ec <USBH_CDC_Process+0x114>
 800b2fc:	a201      	add	r2, pc, #4	; (adr r2, 800b304 <USBH_CDC_Process+0x2c>)
 800b2fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b302:	bf00      	nop
 800b304:	0800b319 	.word	0x0800b319
 800b308:	0800b31f 	.word	0x0800b31f
 800b30c:	0800b34f 	.word	0x0800b34f
 800b310:	0800b3c3 	.word	0x0800b3c3
 800b314:	0800b3d1 	.word	0x0800b3d1
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800b318:	2300      	movs	r3, #0
 800b31a:	73fb      	strb	r3, [r7, #15]
    break;
 800b31c:	e06d      	b.n	800b3fa <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b322:	4619      	mov	r1, r3
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f000 f897 	bl	800b458 <SetLineCoding>
 800b32a:	4603      	mov	r3, r0
 800b32c:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b32e:	7bbb      	ldrb	r3, [r7, #14]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d104      	bne.n	800b33e <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	2202      	movs	r2, #2
 800b338:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b33c:	e058      	b.n	800b3f0 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 800b33e:	7bbb      	ldrb	r3, [r7, #14]
 800b340:	2b01      	cmp	r3, #1
 800b342:	d055      	beq.n	800b3f0 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	2204      	movs	r2, #4
 800b348:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b34c:	e050      	b.n	800b3f0 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b34e:	68bb      	ldr	r3, [r7, #8]
 800b350:	3340      	adds	r3, #64	; 0x40
 800b352:	4619      	mov	r1, r3
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 f860 	bl	800b41a <GetLineCoding>
 800b35a:	4603      	mov	r3, r0
 800b35c:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b35e:	7bbb      	ldrb	r3, [r7, #14]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d126      	bne.n	800b3b2 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	2200      	movs	r2, #0
 800b368:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b376:	791b      	ldrb	r3, [r3, #4]
 800b378:	429a      	cmp	r2, r3
 800b37a:	d13b      	bne.n	800b3f4 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b386:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b388:	429a      	cmp	r2, r3
 800b38a:	d133      	bne.n	800b3f4 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b396:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b398:	429a      	cmp	r2, r3
 800b39a:	d12b      	bne.n	800b3f4 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3a4:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b3a6:	429a      	cmp	r2, r3
 800b3a8:	d124      	bne.n	800b3f4 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f000 f95a 	bl	800b664 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b3b0:	e020      	b.n	800b3f4 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800b3b2:	7bbb      	ldrb	r3, [r7, #14]
 800b3b4:	2b01      	cmp	r3, #1
 800b3b6:	d01d      	beq.n	800b3f4 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	2204      	movs	r2, #4
 800b3bc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b3c0:	e018      	b.n	800b3f4 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f000 f867 	bl	800b496 <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f000 f8dc 	bl	800b586 <CDC_ProcessReception>
    break;
 800b3ce:	e014      	b.n	800b3fa <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800b3d0:	2100      	movs	r1, #0
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f000 fb08 	bl	800b9e8 <USBH_ClrFeature>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 800b3dc:	7bbb      	ldrb	r3, [r7, #14]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d10a      	bne.n	800b3f8 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800b3ea:	e005      	b.n	800b3f8 <USBH_CDC_Process+0x120>

  default:
    break;
 800b3ec:	bf00      	nop
 800b3ee:	e004      	b.n	800b3fa <USBH_CDC_Process+0x122>
    break;
 800b3f0:	bf00      	nop
 800b3f2:	e002      	b.n	800b3fa <USBH_CDC_Process+0x122>
    break;
 800b3f4:	bf00      	nop
 800b3f6:	e000      	b.n	800b3fa <USBH_CDC_Process+0x122>
    break;
 800b3f8:	bf00      	nop

  }

  return status;
 800b3fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	3710      	adds	r7, #16
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}

0800b404 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800b404:	b480      	push	{r7}
 800b406:	b083      	sub	sp, #12
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 800b40c:	2300      	movs	r3, #0
}
 800b40e:	4618      	mov	r0, r3
 800b410:	370c      	adds	r7, #12
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr

0800b41a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b41a:	b580      	push	{r7, lr}
 800b41c:	b082      	sub	sp, #8
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
 800b422:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	22a1      	movs	r2, #161	; 0xa1
 800b428:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2221      	movs	r2, #33	; 0x21
 800b42e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2200      	movs	r2, #0
 800b434:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2200      	movs	r2, #0
 800b43a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2207      	movs	r2, #7
 800b440:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	2207      	movs	r2, #7
 800b446:	4619      	mov	r1, r3
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	f000 faf1 	bl	800ba30 <USBH_CtlReq>
 800b44e:	4603      	mov	r3, r0
}
 800b450:	4618      	mov	r0, r3
 800b452:	3708      	adds	r7, #8
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}

0800b458 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b082      	sub	sp, #8
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2221      	movs	r2, #33	; 0x21
 800b466:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2220      	movs	r2, #32
 800b46c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2200      	movs	r2, #0
 800b472:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2200      	movs	r2, #0
 800b478:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2207      	movs	r2, #7
 800b47e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	2207      	movs	r2, #7
 800b484:	4619      	mov	r1, r3
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f000 fad2 	bl	800ba30 <USBH_CtlReq>
 800b48c:	4603      	mov	r3, r0
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3708      	adds	r7, #8
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}

0800b496 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b496:	b580      	push	{r7, lr}
 800b498:	b086      	sub	sp, #24
 800b49a:	af02      	add	r7, sp, #8
 800b49c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b4a4:	69db      	ldr	r3, [r3, #28]
 800b4a6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b4b2:	2b01      	cmp	r3, #1
 800b4b4:	d002      	beq.n	800b4bc <CDC_ProcessTransmission+0x26>
 800b4b6:	2b02      	cmp	r3, #2
 800b4b8:	d025      	beq.n	800b506 <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800b4ba:	e060      	b.n	800b57e <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4c0:	68fa      	ldr	r2, [r7, #12]
 800b4c2:	8b12      	ldrh	r2, [r2, #24]
 800b4c4:	4293      	cmp	r3, r2
 800b4c6:	d90c      	bls.n	800b4e2 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	69d9      	ldr	r1, [r3, #28]
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	8b1a      	ldrh	r2, [r3, #24]
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	7b58      	ldrb	r0, [r3, #13]
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	9300      	str	r3, [sp, #0]
 800b4d8:	4603      	mov	r3, r0
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f000 fcb9 	bl	800be52 <USBH_BulkSendData>
 800b4e0:	e00c      	b.n	800b4fc <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800b4ea:	b29a      	uxth	r2, r3
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	7b58      	ldrb	r0, [r3, #13]
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	9300      	str	r3, [sp, #0]
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	6878      	ldr	r0, [r7, #4]
 800b4f8:	f000 fcab 	bl	800be52 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	2202      	movs	r2, #2
 800b500:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b504:	e03b      	b.n	800b57e <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	7b5b      	ldrb	r3, [r3, #13]
 800b50a:	4619      	mov	r1, r3
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f000 ff81 	bl	800c414 <USBH_LL_GetURBState>
 800b512:	4603      	mov	r3, r0
 800b514:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800b516:	7afb      	ldrb	r3, [r7, #11]
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d128      	bne.n	800b56e <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b520:	68fa      	ldr	r2, [r7, #12]
 800b522:	8b12      	ldrh	r2, [r2, #24]
 800b524:	4293      	cmp	r3, r2
 800b526:	d90e      	bls.n	800b546 <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b52c:	68fa      	ldr	r2, [r7, #12]
 800b52e:	8b12      	ldrh	r2, [r2, #24]
 800b530:	1a9a      	subs	r2, r3, r2
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	69db      	ldr	r3, [r3, #28]
 800b53a:	68fa      	ldr	r2, [r7, #12]
 800b53c:	8b12      	ldrh	r2, [r2, #24]
 800b53e:	441a      	add	r2, r3
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	61da      	str	r2, [r3, #28]
 800b544:	e002      	b.n	800b54c <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2200      	movs	r2, #0
 800b54a:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b550:	2b00      	cmp	r3, #0
 800b552:	d004      	beq.n	800b55e <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	2201      	movs	r2, #1
 800b558:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b55c:	e00e      	b.n	800b57c <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	2200      	movs	r2, #0
 800b562:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f000 f868 	bl	800b63c <USBH_CDC_TransmitCallback>
    break;
 800b56c:	e006      	b.n	800b57c <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 800b56e:	7afb      	ldrb	r3, [r7, #11]
 800b570:	2b02      	cmp	r3, #2
 800b572:	d103      	bne.n	800b57c <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	2201      	movs	r2, #1
 800b578:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b57c:	bf00      	nop
  }
}
 800b57e:	bf00      	nop
 800b580:	3710      	adds	r7, #16
 800b582:	46bd      	mov	sp, r7
 800b584:	bd80      	pop	{r7, pc}

0800b586 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b586:	b580      	push	{r7, lr}
 800b588:	b086      	sub	sp, #24
 800b58a:	af00      	add	r7, sp, #0
 800b58c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b594:	69db      	ldr	r3, [r3, #28]
 800b596:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b598:	2300      	movs	r3, #0
 800b59a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b5a2:	2b03      	cmp	r3, #3
 800b5a4:	d002      	beq.n	800b5ac <CDC_ProcessReception+0x26>
 800b5a6:	2b04      	cmp	r3, #4
 800b5a8:	d00e      	beq.n	800b5c8 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 800b5aa:	e043      	b.n	800b634 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	6a19      	ldr	r1, [r3, #32]
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	8b5a      	ldrh	r2, [r3, #26]
 800b5b4:	697b      	ldr	r3, [r7, #20]
 800b5b6:	7b1b      	ldrb	r3, [r3, #12]
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f000 fc6f 	bl	800be9c <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	2204      	movs	r2, #4
 800b5c2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800b5c6:	e035      	b.n	800b634 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b5c8:	697b      	ldr	r3, [r7, #20]
 800b5ca:	7b1b      	ldrb	r3, [r3, #12]
 800b5cc:	4619      	mov	r1, r3
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	f000 ff20 	bl	800c414 <USBH_LL_GetURBState>
 800b5d4:	4603      	mov	r3, r0
 800b5d6:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800b5d8:	7cfb      	ldrb	r3, [r7, #19]
 800b5da:	2b01      	cmp	r3, #1
 800b5dc:	d129      	bne.n	800b632 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	7b1b      	ldrb	r3, [r3, #12]
 800b5e2:	4619      	mov	r1, r3
 800b5e4:	6878      	ldr	r0, [r7, #4]
 800b5e6:	f000 fe83 	bl	800c2f0 <USBH_LL_GetLastXferSize>
 800b5ea:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5f0:	68fa      	ldr	r2, [r7, #12]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d016      	beq.n	800b624 <CDC_ProcessReception+0x9e>
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	8b5b      	ldrh	r3, [r3, #26]
 800b5fa:	461a      	mov	r2, r3
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	4293      	cmp	r3, r2
 800b600:	d910      	bls.n	800b624 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	1ad2      	subs	r2, r2, r3
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	6a1a      	ldr	r2, [r3, #32]
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	441a      	add	r2, r3
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b61a:	697b      	ldr	r3, [r7, #20]
 800b61c:	2203      	movs	r2, #3
 800b61e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800b622:	e006      	b.n	800b632 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	2200      	movs	r2, #0
 800b628:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 f80f 	bl	800b650 <USBH_CDC_ReceiveCallback>
    break;
 800b632:	bf00      	nop
  }
}
 800b634:	bf00      	nop
 800b636:	3718      	adds	r7, #24
 800b638:	46bd      	mov	sp, r7
 800b63a:	bd80      	pop	{r7, pc}

0800b63c <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b083      	sub	sp, #12
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]

}
 800b644:	bf00      	nop
 800b646:	370c      	adds	r7, #12
 800b648:	46bd      	mov	sp, r7
 800b64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64e:	4770      	bx	lr

0800b650 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b650:	b480      	push	{r7}
 800b652:	b083      	sub	sp, #12
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]

}
 800b658:	bf00      	nop
 800b65a:	370c      	adds	r7, #12
 800b65c:	46bd      	mov	sp, r7
 800b65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b662:	4770      	bx	lr

0800b664 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b664:	b480      	push	{r7}
 800b666:	b083      	sub	sp, #12
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]

}
 800b66c:	bf00      	nop
 800b66e:	370c      	adds	r7, #12
 800b670:	46bd      	mov	sp, r7
 800b672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b676:	4770      	bx	lr

0800b678 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b084      	sub	sp, #16
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	60f8      	str	r0, [r7, #12]
 800b680:	60b9      	str	r1, [r7, #8]
 800b682:	4613      	mov	r3, r2
 800b684:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d101      	bne.n	800b690 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b68c:	2302      	movs	r3, #2
 800b68e:	e019      	b.n	800b6c4 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	79fa      	ldrb	r2, [r7, #7]
 800b694:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2200      	movs	r2, #0
 800b69c:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800b6a8:	68f8      	ldr	r0, [r7, #12]
 800b6aa:	f000 f80f 	bl	800b6cc <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d003      	beq.n	800b6bc <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	68ba      	ldr	r2, [r7, #8]
 800b6b8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800b6bc:	68f8      	ldr	r0, [r7, #12]
 800b6be:	f000 fda5 	bl	800c20c <USBH_LL_Init>

  return USBH_OK;
 800b6c2:	2300      	movs	r3, #0
}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	3710      	adds	r7, #16
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bd80      	pop	{r7, pc}

0800b6cc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b6cc:	b480      	push	{r7}
 800b6ce:	b085      	sub	sp, #20
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800b6d8:	e008      	b.n	800b6ec <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	68fa      	ldr	r2, [r7, #12]
 800b6de:	32e0      	adds	r2, #224	; 0xe0
 800b6e0:	2100      	movs	r1, #0
 800b6e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	3301      	adds	r3, #1
 800b6ea:	60fb      	str	r3, [r7, #12]
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	2b0e      	cmp	r3, #14
 800b6f0:	d9f3      	bls.n	800b6da <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	60fb      	str	r3, [r7, #12]
 800b6f6:	e009      	b.n	800b70c <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800b6f8:	687a      	ldr	r2, [r7, #4]
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	4413      	add	r3, r2
 800b6fe:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b702:	2200      	movs	r2, #0
 800b704:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	3301      	adds	r3, #1
 800b70a:	60fb      	str	r3, [r7, #12]
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b712:	d3f1      	bcc.n	800b6f8 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	2200      	movs	r2, #0
 800b718:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2200      	movs	r2, #0
 800b71e:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2201      	movs	r2, #1
 800b724:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2200      	movs	r2, #0
 800b72a:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2201      	movs	r2, #1
 800b732:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2240      	movs	r2, #64	; 0x40
 800b738:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2200      	movs	r2, #0
 800b73e:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2200      	movs	r2, #0
 800b744:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2201      	movs	r2, #1
 800b74c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800b750:	2300      	movs	r3, #0
}
 800b752:	4618      	mov	r0, r3
 800b754:	3714      	adds	r7, #20
 800b756:	46bd      	mov	sp, r7
 800b758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75c:	4770      	bx	lr

0800b75e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b75e:	b480      	push	{r7}
 800b760:	b085      	sub	sp, #20
 800b762:	af00      	add	r7, sp, #0
 800b764:	6078      	str	r0, [r7, #4]
 800b766:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800b768:	2300      	movs	r3, #0
 800b76a:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d017      	beq.n	800b7a2 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d10f      	bne.n	800b79c <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b782:	1c59      	adds	r1, r3, #1
 800b784:	687a      	ldr	r2, [r7, #4]
 800b786:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800b78a:	687a      	ldr	r2, [r7, #4]
 800b78c:	33dc      	adds	r3, #220	; 0xdc
 800b78e:	009b      	lsls	r3, r3, #2
 800b790:	4413      	add	r3, r2
 800b792:	683a      	ldr	r2, [r7, #0]
 800b794:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800b796:	2300      	movs	r3, #0
 800b798:	73fb      	strb	r3, [r7, #15]
 800b79a:	e004      	b.n	800b7a6 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b79c:	2302      	movs	r3, #2
 800b79e:	73fb      	strb	r3, [r7, #15]
 800b7a0:	e001      	b.n	800b7a6 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b7a2:	2302      	movs	r3, #2
 800b7a4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b7a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	3714      	adds	r7, #20
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b2:	4770      	bx	lr

0800b7b4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b085      	sub	sp, #20
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
 800b7bc:	460b      	mov	r3, r1
 800b7be:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800b7ca:	78fa      	ldrb	r2, [r7, #3]
 800b7cc:	429a      	cmp	r2, r3
 800b7ce:	d204      	bcs.n	800b7da <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	78fa      	ldrb	r2, [r7, #3]
 800b7d4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800b7d8:	e001      	b.n	800b7de <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b7da:	2302      	movs	r3, #2
 800b7dc:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800b7de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	3714      	adds	r7, #20
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ea:	4770      	bx	lr

0800b7ec <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b087      	sub	sp, #28
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
 800b7f4:	4608      	mov	r0, r1
 800b7f6:	4611      	mov	r1, r2
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	70fb      	strb	r3, [r7, #3]
 800b7fe:	460b      	mov	r3, r1
 800b800:	70bb      	strb	r3, [r7, #2]
 800b802:	4613      	mov	r3, r2
 800b804:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800b806:	2300      	movs	r3, #0
 800b808:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800b80a:	2300      	movs	r3, #0
 800b80c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800b814:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b816:	e025      	b.n	800b864 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b818:	7dfb      	ldrb	r3, [r7, #23]
 800b81a:	221a      	movs	r2, #26
 800b81c:	fb02 f303 	mul.w	r3, r2, r3
 800b820:	3308      	adds	r3, #8
 800b822:	68fa      	ldr	r2, [r7, #12]
 800b824:	4413      	add	r3, r2
 800b826:	3302      	adds	r3, #2
 800b828:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	795b      	ldrb	r3, [r3, #5]
 800b82e:	78fa      	ldrb	r2, [r7, #3]
 800b830:	429a      	cmp	r2, r3
 800b832:	d002      	beq.n	800b83a <USBH_FindInterface+0x4e>
 800b834:	78fb      	ldrb	r3, [r7, #3]
 800b836:	2bff      	cmp	r3, #255	; 0xff
 800b838:	d111      	bne.n	800b85e <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b83a:	693b      	ldr	r3, [r7, #16]
 800b83c:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b83e:	78ba      	ldrb	r2, [r7, #2]
 800b840:	429a      	cmp	r2, r3
 800b842:	d002      	beq.n	800b84a <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b844:	78bb      	ldrb	r3, [r7, #2]
 800b846:	2bff      	cmp	r3, #255	; 0xff
 800b848:	d109      	bne.n	800b85e <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b84e:	787a      	ldrb	r2, [r7, #1]
 800b850:	429a      	cmp	r2, r3
 800b852:	d002      	beq.n	800b85a <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b854:	787b      	ldrb	r3, [r7, #1]
 800b856:	2bff      	cmp	r3, #255	; 0xff
 800b858:	d101      	bne.n	800b85e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b85a:	7dfb      	ldrb	r3, [r7, #23]
 800b85c:	e006      	b.n	800b86c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b85e:	7dfb      	ldrb	r3, [r7, #23]
 800b860:	3301      	adds	r3, #1
 800b862:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b864:	7dfb      	ldrb	r3, [r7, #23]
 800b866:	2b01      	cmp	r3, #1
 800b868:	d9d6      	bls.n	800b818 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b86a:	23ff      	movs	r3, #255	; 0xff
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	371c      	adds	r7, #28
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr

0800b878 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f000 fcff 	bl	800c284 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800b886:	2101      	movs	r1, #1
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f000 fdd6 	bl	800c43a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b88e:	2300      	movs	r3, #0
}
 800b890:	4618      	mov	r0, r3
 800b892:	3708      	adds	r7, #8
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800b898:	b480      	push	{r7}
 800b89a:	b083      	sub	sp, #12
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
 800b8a0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	683a      	ldr	r2, [r7, #0]
 800b8a6:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800b8aa:	bf00      	nop
 800b8ac:	370c      	adds	r7, #12
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b4:	4770      	bx	lr

0800b8b6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800b8b6:	b580      	push	{r7, lr}
 800b8b8:	b082      	sub	sp, #8
 800b8ba:	af00      	add	r7, sp, #0
 800b8bc:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b8c4:	1c5a      	adds	r2, r3, #1
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800b8cc:	6878      	ldr	r0, [r7, #4]
 800b8ce:	f000 f804 	bl	800b8da <USBH_HandleSof>
}
 800b8d2:	bf00      	nop
 800b8d4:	3708      	adds	r7, #8
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}

0800b8da <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800b8da:	b580      	push	{r7, lr}
 800b8dc:	b082      	sub	sp, #8
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	781b      	ldrb	r3, [r3, #0]
 800b8e6:	b2db      	uxtb	r3, r3
 800b8e8:	2b0b      	cmp	r3, #11
 800b8ea:	d10a      	bne.n	800b902 <USBH_HandleSof+0x28>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d005      	beq.n	800b902 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b8fc:	699b      	ldr	r3, [r3, #24]
 800b8fe:	6878      	ldr	r0, [r7, #4]
 800b900:	4798      	blx	r3
  }
}
 800b902:	bf00      	nop
 800b904:	3708      	adds	r7, #8
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}

0800b90a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800b90a:	b480      	push	{r7}
 800b90c:	b083      	sub	sp, #12
 800b90e:	af00      	add	r7, sp, #0
 800b910:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	2201      	movs	r2, #1
 800b916:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b91a:	bf00      	nop
}
 800b91c:	370c      	adds	r7, #12
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr

0800b926 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800b926:	b480      	push	{r7}
 800b928:	b083      	sub	sp, #12
 800b92a:	af00      	add	r7, sp, #0
 800b92c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2200      	movs	r2, #0
 800b932:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b936:	bf00      	nop
}
 800b938:	370c      	adds	r7, #12
 800b93a:	46bd      	mov	sp, r7
 800b93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b940:	4770      	bx	lr

0800b942 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800b942:	b580      	push	{r7, lr}
 800b944:	b082      	sub	sp, #8
 800b946:	af00      	add	r7, sp, #0
 800b948:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	781b      	ldrb	r3, [r3, #0]
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	2b00      	cmp	r3, #0
 800b952:	d10f      	bne.n	800b974 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2201      	movs	r2, #1
 800b958:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b962:	2b00      	cmp	r3, #0
 800b964:	d00e      	beq.n	800b984 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b96c:	2104      	movs	r1, #4
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	4798      	blx	r3
 800b972:	e007      	b.n	800b984 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b97a:	2b01      	cmp	r3, #1
 800b97c:	d102      	bne.n	800b984 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2202      	movs	r2, #2
 800b982:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b984:	2300      	movs	r3, #0
}
 800b986:	4618      	mov	r0, r3
 800b988:	3708      	adds	r7, #8
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}

0800b98e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800b98e:	b580      	push	{r7, lr}
 800b990:	b082      	sub	sp, #8
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f000 fc8f 	bl	800c2ba <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	791b      	ldrb	r3, [r3, #4]
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f000 fae5 	bl	800bf72 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	795b      	ldrb	r3, [r3, #5]
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f000 fadf 	bl	800bf72 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d005      	beq.n	800b9d2 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b9cc:	2105      	movs	r1, #5
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 fc56 	bl	800c284 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2203      	movs	r2, #3
 800b9dc:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b9de:	2300      	movs	r3, #0
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	3708      	adds	r7, #8
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}

0800b9e8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b082      	sub	sp, #8
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
 800b9f0:	460b      	mov	r3, r1
 800b9f2:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	789b      	ldrb	r3, [r3, #2]
 800b9f8:	2b01      	cmp	r3, #1
 800b9fa:	d10f      	bne.n	800ba1c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2202      	movs	r2, #2
 800ba00:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2201      	movs	r2, #1
 800ba06:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ba0e:	78fb      	ldrb	r3, [r7, #3]
 800ba10:	b29a      	uxth	r2, r3
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	2100      	movs	r1, #0
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f000 f805 	bl	800ba30 <USBH_CtlReq>
 800ba26:	4603      	mov	r3, r0
}
 800ba28:	4618      	mov	r0, r3
 800ba2a:	3708      	adds	r7, #8
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	bd80      	pop	{r7, pc}

0800ba30 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b086      	sub	sp, #24
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	60f8      	str	r0, [r7, #12]
 800ba38:	60b9      	str	r1, [r7, #8]
 800ba3a:	4613      	mov	r3, r2
 800ba3c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ba3e:	2301      	movs	r3, #1
 800ba40:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	789b      	ldrb	r3, [r3, #2]
 800ba46:	2b01      	cmp	r3, #1
 800ba48:	d002      	beq.n	800ba50 <USBH_CtlReq+0x20>
 800ba4a:	2b02      	cmp	r3, #2
 800ba4c:	d00f      	beq.n	800ba6e <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800ba4e:	e034      	b.n	800baba <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	68ba      	ldr	r2, [r7, #8]
 800ba54:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	88fa      	ldrh	r2, [r7, #6]
 800ba5a:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	2201      	movs	r2, #1
 800ba60:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	2202      	movs	r2, #2
 800ba66:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800ba68:	2301      	movs	r3, #1
 800ba6a:	75fb      	strb	r3, [r7, #23]
    break;
 800ba6c:	e025      	b.n	800baba <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800ba6e:	68f8      	ldr	r0, [r7, #12]
 800ba70:	f000 f828 	bl	800bac4 <USBH_HandleControl>
 800ba74:	4603      	mov	r3, r0
 800ba76:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800ba78:	7dfb      	ldrb	r3, [r7, #23]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d108      	bne.n	800ba90 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	2201      	movs	r2, #1
 800ba82:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2200      	movs	r2, #0
 800ba88:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	75fb      	strb	r3, [r7, #23]
    break;
 800ba8e:	e013      	b.n	800bab8 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800ba90:	7dfb      	ldrb	r3, [r7, #23]
 800ba92:	2b03      	cmp	r3, #3
 800ba94:	d108      	bne.n	800baa8 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	2201      	movs	r2, #1
 800ba9a:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800baa2:	2303      	movs	r3, #3
 800baa4:	75fb      	strb	r3, [r7, #23]
    break;
 800baa6:	e007      	b.n	800bab8 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800baa8:	7dfb      	ldrb	r3, [r7, #23]
 800baaa:	2b02      	cmp	r3, #2
 800baac:	d104      	bne.n	800bab8 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	2201      	movs	r2, #1
 800bab2:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800bab4:	2302      	movs	r3, #2
 800bab6:	75fb      	strb	r3, [r7, #23]
    break;
 800bab8:	bf00      	nop
  }
  return status;
 800baba:	7dfb      	ldrb	r3, [r7, #23]
}
 800babc:	4618      	mov	r0, r3
 800babe:	3718      	adds	r7, #24
 800bac0:	46bd      	mov	sp, r7
 800bac2:	bd80      	pop	{r7, pc}

0800bac4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b086      	sub	sp, #24
 800bac8:	af02      	add	r7, sp, #8
 800baca:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800bacc:	2301      	movs	r3, #1
 800bace:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bad0:	2300      	movs	r3, #0
 800bad2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	7e1b      	ldrb	r3, [r3, #24]
 800bad8:	3b01      	subs	r3, #1
 800bada:	2b0a      	cmp	r3, #10
 800badc:	f200 814c 	bhi.w	800bd78 <USBH_HandleControl+0x2b4>
 800bae0:	a201      	add	r2, pc, #4	; (adr r2, 800bae8 <USBH_HandleControl+0x24>)
 800bae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bae6:	bf00      	nop
 800bae8:	0800bb15 	.word	0x0800bb15
 800baec:	0800bb2f 	.word	0x0800bb2f
 800baf0:	0800bb99 	.word	0x0800bb99
 800baf4:	0800bbbf 	.word	0x0800bbbf
 800baf8:	0800bbf7 	.word	0x0800bbf7
 800bafc:	0800bc23 	.word	0x0800bc23
 800bb00:	0800bc75 	.word	0x0800bc75
 800bb04:	0800bc97 	.word	0x0800bc97
 800bb08:	0800bcd3 	.word	0x0800bcd3
 800bb0c:	0800bcfb 	.word	0x0800bcfb
 800bb10:	0800bd39 	.word	0x0800bd39
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f103 0110 	add.w	r1, r3, #16
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	795b      	ldrb	r3, [r3, #5]
 800bb1e:	461a      	mov	r2, r3
 800bb20:	6878      	ldr	r0, [r7, #4]
 800bb22:	f000 f939 	bl	800bd98 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2202      	movs	r2, #2
 800bb2a:	761a      	strb	r2, [r3, #24]
    break;
 800bb2c:	e12f      	b.n	800bd8e <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	795b      	ldrb	r3, [r3, #5]
 800bb32:	4619      	mov	r1, r3
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	f000 fc6d 	bl	800c414 <USBH_LL_GetURBState>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800bb3e:	7bbb      	ldrb	r3, [r7, #14]
 800bb40:	2b01      	cmp	r3, #1
 800bb42:	d11e      	bne.n	800bb82 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	7c1b      	ldrb	r3, [r3, #16]
 800bb48:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bb4c:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	8adb      	ldrh	r3, [r3, #22]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d00a      	beq.n	800bb6c <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800bb56:	7b7b      	ldrb	r3, [r7, #13]
 800bb58:	2b80      	cmp	r3, #128	; 0x80
 800bb5a:	d103      	bne.n	800bb64 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2203      	movs	r2, #3
 800bb60:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bb62:	e10b      	b.n	800bd7c <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	2205      	movs	r2, #5
 800bb68:	761a      	strb	r2, [r3, #24]
    break;
 800bb6a:	e107      	b.n	800bd7c <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800bb6c:	7b7b      	ldrb	r3, [r7, #13]
 800bb6e:	2b80      	cmp	r3, #128	; 0x80
 800bb70:	d103      	bne.n	800bb7a <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2209      	movs	r2, #9
 800bb76:	761a      	strb	r2, [r3, #24]
    break;
 800bb78:	e100      	b.n	800bd7c <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2207      	movs	r2, #7
 800bb7e:	761a      	strb	r2, [r3, #24]
    break;
 800bb80:	e0fc      	b.n	800bd7c <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800bb82:	7bbb      	ldrb	r3, [r7, #14]
 800bb84:	2b04      	cmp	r3, #4
 800bb86:	d003      	beq.n	800bb90 <USBH_HandleControl+0xcc>
 800bb88:	7bbb      	ldrb	r3, [r7, #14]
 800bb8a:	2b02      	cmp	r3, #2
 800bb8c:	f040 80f6 	bne.w	800bd7c <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	220b      	movs	r2, #11
 800bb94:	761a      	strb	r2, [r3, #24]
    break;
 800bb96:	e0f1      	b.n	800bd7c <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bb9e:	b29a      	uxth	r2, r3
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6899      	ldr	r1, [r3, #8]
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	899a      	ldrh	r2, [r3, #12]
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	791b      	ldrb	r3, [r3, #4]
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f000 f930 	bl	800be16 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	2204      	movs	r2, #4
 800bbba:	761a      	strb	r2, [r3, #24]
    break;
 800bbbc:	e0e7      	b.n	800bd8e <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	791b      	ldrb	r3, [r3, #4]
 800bbc2:	4619      	mov	r1, r3
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f000 fc25 	bl	800c414 <USBH_LL_GetURBState>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800bbce:	7bbb      	ldrb	r3, [r7, #14]
 800bbd0:	2b01      	cmp	r3, #1
 800bbd2:	d102      	bne.n	800bbda <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2209      	movs	r2, #9
 800bbd8:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800bbda:	7bbb      	ldrb	r3, [r7, #14]
 800bbdc:	2b05      	cmp	r3, #5
 800bbde:	d102      	bne.n	800bbe6 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800bbe0:	2303      	movs	r3, #3
 800bbe2:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bbe4:	e0cc      	b.n	800bd80 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800bbe6:	7bbb      	ldrb	r3, [r7, #14]
 800bbe8:	2b04      	cmp	r3, #4
 800bbea:	f040 80c9 	bne.w	800bd80 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	220b      	movs	r2, #11
 800bbf2:	761a      	strb	r2, [r3, #24]
    break;
 800bbf4:	e0c4      	b.n	800bd80 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6899      	ldr	r1, [r3, #8]
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	899a      	ldrh	r2, [r3, #12]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	7958      	ldrb	r0, [r3, #5]
 800bc02:	2301      	movs	r3, #1
 800bc04:	9300      	str	r3, [sp, #0]
 800bc06:	4603      	mov	r3, r0
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f000 f8df 	bl	800bdcc <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bc14:	b29a      	uxth	r2, r3
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	2206      	movs	r2, #6
 800bc1e:	761a      	strb	r2, [r3, #24]
    break;
 800bc20:	e0b5      	b.n	800bd8e <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	795b      	ldrb	r3, [r3, #5]
 800bc26:	4619      	mov	r1, r3
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f000 fbf3 	bl	800c414 <USBH_LL_GetURBState>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800bc32:	7bbb      	ldrb	r3, [r7, #14]
 800bc34:	2b01      	cmp	r3, #1
 800bc36:	d103      	bne.n	800bc40 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2207      	movs	r2, #7
 800bc3c:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bc3e:	e0a1      	b.n	800bd84 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800bc40:	7bbb      	ldrb	r3, [r7, #14]
 800bc42:	2b05      	cmp	r3, #5
 800bc44:	d105      	bne.n	800bc52 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	220c      	movs	r2, #12
 800bc4a:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800bc4c:	2303      	movs	r3, #3
 800bc4e:	73fb      	strb	r3, [r7, #15]
    break;
 800bc50:	e098      	b.n	800bd84 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800bc52:	7bbb      	ldrb	r3, [r7, #14]
 800bc54:	2b02      	cmp	r3, #2
 800bc56:	d103      	bne.n	800bc60 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2205      	movs	r2, #5
 800bc5c:	761a      	strb	r2, [r3, #24]
    break;
 800bc5e:	e091      	b.n	800bd84 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800bc60:	7bbb      	ldrb	r3, [r7, #14]
 800bc62:	2b04      	cmp	r3, #4
 800bc64:	f040 808e 	bne.w	800bd84 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	220b      	movs	r2, #11
 800bc6c:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800bc6e:	2302      	movs	r3, #2
 800bc70:	73fb      	strb	r3, [r7, #15]
    break;
 800bc72:	e087      	b.n	800bd84 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	791b      	ldrb	r3, [r3, #4]
 800bc78:	2200      	movs	r2, #0
 800bc7a:	2100      	movs	r1, #0
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f000 f8ca 	bl	800be16 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bc88:	b29a      	uxth	r2, r3
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2208      	movs	r2, #8
 800bc92:	761a      	strb	r2, [r3, #24]

    break;
 800bc94:	e07b      	b.n	800bd8e <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	791b      	ldrb	r3, [r3, #4]
 800bc9a:	4619      	mov	r1, r3
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f000 fbb9 	bl	800c414 <USBH_LL_GetURBState>
 800bca2:	4603      	mov	r3, r0
 800bca4:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800bca6:	7bbb      	ldrb	r3, [r7, #14]
 800bca8:	2b01      	cmp	r3, #1
 800bcaa:	d105      	bne.n	800bcb8 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	220d      	movs	r2, #13
 800bcb0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bcb6:	e067      	b.n	800bd88 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800bcb8:	7bbb      	ldrb	r3, [r7, #14]
 800bcba:	2b04      	cmp	r3, #4
 800bcbc:	d103      	bne.n	800bcc6 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	220b      	movs	r2, #11
 800bcc2:	761a      	strb	r2, [r3, #24]
    break;
 800bcc4:	e060      	b.n	800bd88 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800bcc6:	7bbb      	ldrb	r3, [r7, #14]
 800bcc8:	2b05      	cmp	r3, #5
 800bcca:	d15d      	bne.n	800bd88 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800bccc:	2303      	movs	r3, #3
 800bcce:	73fb      	strb	r3, [r7, #15]
    break;
 800bcd0:	e05a      	b.n	800bd88 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	795a      	ldrb	r2, [r3, #5]
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	9300      	str	r3, [sp, #0]
 800bcda:	4613      	mov	r3, r2
 800bcdc:	2200      	movs	r2, #0
 800bcde:	2100      	movs	r1, #0
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f000 f873 	bl	800bdcc <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bcec:	b29a      	uxth	r2, r3
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	220a      	movs	r2, #10
 800bcf6:	761a      	strb	r2, [r3, #24]
    break;
 800bcf8:	e049      	b.n	800bd8e <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	795b      	ldrb	r3, [r3, #5]
 800bcfe:	4619      	mov	r1, r3
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f000 fb87 	bl	800c414 <USBH_LL_GetURBState>
 800bd06:	4603      	mov	r3, r0
 800bd08:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800bd0a:	7bbb      	ldrb	r3, [r7, #14]
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d105      	bne.n	800bd1c <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800bd10:	2300      	movs	r3, #0
 800bd12:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	220d      	movs	r2, #13
 800bd18:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800bd1a:	e037      	b.n	800bd8c <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800bd1c:	7bbb      	ldrb	r3, [r7, #14]
 800bd1e:	2b02      	cmp	r3, #2
 800bd20:	d103      	bne.n	800bd2a <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	2209      	movs	r2, #9
 800bd26:	761a      	strb	r2, [r3, #24]
    break;
 800bd28:	e030      	b.n	800bd8c <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800bd2a:	7bbb      	ldrb	r3, [r7, #14]
 800bd2c:	2b04      	cmp	r3, #4
 800bd2e:	d12d      	bne.n	800bd8c <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	220b      	movs	r2, #11
 800bd34:	761a      	strb	r2, [r3, #24]
    break;
 800bd36:	e029      	b.n	800bd8c <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	7e5b      	ldrb	r3, [r3, #25]
 800bd3c:	3301      	adds	r3, #1
 800bd3e:	b2da      	uxtb	r2, r3
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	765a      	strb	r2, [r3, #25]
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	7e5b      	ldrb	r3, [r3, #25]
 800bd48:	2b02      	cmp	r3, #2
 800bd4a:	d809      	bhi.n	800bd60 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800bd4c:	6878      	ldr	r0, [r7, #4]
 800bd4e:	f000 fab4 	bl	800c2ba <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2201      	movs	r2, #1
 800bd56:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800bd5e:	e016      	b.n	800bd8e <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bd66:	2106      	movs	r1, #6
 800bd68:	6878      	ldr	r0, [r7, #4]
 800bd6a:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800bd72:	2302      	movs	r3, #2
 800bd74:	73fb      	strb	r3, [r7, #15]
    break;
 800bd76:	e00a      	b.n	800bd8e <USBH_HandleControl+0x2ca>

  default:
    break;
 800bd78:	bf00      	nop
 800bd7a:	e008      	b.n	800bd8e <USBH_HandleControl+0x2ca>
    break;
 800bd7c:	bf00      	nop
 800bd7e:	e006      	b.n	800bd8e <USBH_HandleControl+0x2ca>
    break;
 800bd80:	bf00      	nop
 800bd82:	e004      	b.n	800bd8e <USBH_HandleControl+0x2ca>
    break;
 800bd84:	bf00      	nop
 800bd86:	e002      	b.n	800bd8e <USBH_HandleControl+0x2ca>
    break;
 800bd88:	bf00      	nop
 800bd8a:	e000      	b.n	800bd8e <USBH_HandleControl+0x2ca>
    break;
 800bd8c:	bf00      	nop
  }
  return status;
 800bd8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3710      	adds	r7, #16
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}

0800bd98 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b088      	sub	sp, #32
 800bd9c:	af04      	add	r7, sp, #16
 800bd9e:	60f8      	str	r0, [r7, #12]
 800bda0:	60b9      	str	r1, [r7, #8]
 800bda2:	4613      	mov	r3, r2
 800bda4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bda6:	79f9      	ldrb	r1, [r7, #7]
 800bda8:	2300      	movs	r3, #0
 800bdaa:	9303      	str	r3, [sp, #12]
 800bdac:	2308      	movs	r3, #8
 800bdae:	9302      	str	r3, [sp, #8]
 800bdb0:	68bb      	ldr	r3, [r7, #8]
 800bdb2:	9301      	str	r3, [sp, #4]
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	9300      	str	r3, [sp, #0]
 800bdb8:	2300      	movs	r3, #0
 800bdba:	2200      	movs	r2, #0
 800bdbc:	68f8      	ldr	r0, [r7, #12]
 800bdbe:	f000 faf8 	bl	800c3b2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800bdc2:	2300      	movs	r3, #0
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3710      	adds	r7, #16
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b088      	sub	sp, #32
 800bdd0:	af04      	add	r7, sp, #16
 800bdd2:	60f8      	str	r0, [r7, #12]
 800bdd4:	60b9      	str	r1, [r7, #8]
 800bdd6:	4611      	mov	r1, r2
 800bdd8:	461a      	mov	r2, r3
 800bdda:	460b      	mov	r3, r1
 800bddc:	80fb      	strh	r3, [r7, #6]
 800bdde:	4613      	mov	r3, r2
 800bde0:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d001      	beq.n	800bdf0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800bdec:	2300      	movs	r3, #0
 800bdee:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bdf0:	7979      	ldrb	r1, [r7, #5]
 800bdf2:	7e3b      	ldrb	r3, [r7, #24]
 800bdf4:	9303      	str	r3, [sp, #12]
 800bdf6:	88fb      	ldrh	r3, [r7, #6]
 800bdf8:	9302      	str	r3, [sp, #8]
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	9301      	str	r3, [sp, #4]
 800bdfe:	2301      	movs	r3, #1
 800be00:	9300      	str	r3, [sp, #0]
 800be02:	2300      	movs	r3, #0
 800be04:	2200      	movs	r2, #0
 800be06:	68f8      	ldr	r0, [r7, #12]
 800be08:	f000 fad3 	bl	800c3b2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800be0c:	2300      	movs	r3, #0
}
 800be0e:	4618      	mov	r0, r3
 800be10:	3710      	adds	r7, #16
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}

0800be16 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800be16:	b580      	push	{r7, lr}
 800be18:	b088      	sub	sp, #32
 800be1a:	af04      	add	r7, sp, #16
 800be1c:	60f8      	str	r0, [r7, #12]
 800be1e:	60b9      	str	r1, [r7, #8]
 800be20:	4611      	mov	r1, r2
 800be22:	461a      	mov	r2, r3
 800be24:	460b      	mov	r3, r1
 800be26:	80fb      	strh	r3, [r7, #6]
 800be28:	4613      	mov	r3, r2
 800be2a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800be2c:	7979      	ldrb	r1, [r7, #5]
 800be2e:	2300      	movs	r3, #0
 800be30:	9303      	str	r3, [sp, #12]
 800be32:	88fb      	ldrh	r3, [r7, #6]
 800be34:	9302      	str	r3, [sp, #8]
 800be36:	68bb      	ldr	r3, [r7, #8]
 800be38:	9301      	str	r3, [sp, #4]
 800be3a:	2301      	movs	r3, #1
 800be3c:	9300      	str	r3, [sp, #0]
 800be3e:	2300      	movs	r3, #0
 800be40:	2201      	movs	r2, #1
 800be42:	68f8      	ldr	r0, [r7, #12]
 800be44:	f000 fab5 	bl	800c3b2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800be48:	2300      	movs	r3, #0

}
 800be4a:	4618      	mov	r0, r3
 800be4c:	3710      	adds	r7, #16
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}

0800be52 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800be52:	b580      	push	{r7, lr}
 800be54:	b088      	sub	sp, #32
 800be56:	af04      	add	r7, sp, #16
 800be58:	60f8      	str	r0, [r7, #12]
 800be5a:	60b9      	str	r1, [r7, #8]
 800be5c:	4611      	mov	r1, r2
 800be5e:	461a      	mov	r2, r3
 800be60:	460b      	mov	r3, r1
 800be62:	80fb      	strh	r3, [r7, #6]
 800be64:	4613      	mov	r3, r2
 800be66:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d001      	beq.n	800be76 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800be72:	2300      	movs	r3, #0
 800be74:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800be76:	7979      	ldrb	r1, [r7, #5]
 800be78:	7e3b      	ldrb	r3, [r7, #24]
 800be7a:	9303      	str	r3, [sp, #12]
 800be7c:	88fb      	ldrh	r3, [r7, #6]
 800be7e:	9302      	str	r3, [sp, #8]
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	9301      	str	r3, [sp, #4]
 800be84:	2301      	movs	r3, #1
 800be86:	9300      	str	r3, [sp, #0]
 800be88:	2302      	movs	r3, #2
 800be8a:	2200      	movs	r2, #0
 800be8c:	68f8      	ldr	r0, [r7, #12]
 800be8e:	f000 fa90 	bl	800c3b2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800be92:	2300      	movs	r3, #0
}
 800be94:	4618      	mov	r0, r3
 800be96:	3710      	adds	r7, #16
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}

0800be9c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b088      	sub	sp, #32
 800bea0:	af04      	add	r7, sp, #16
 800bea2:	60f8      	str	r0, [r7, #12]
 800bea4:	60b9      	str	r1, [r7, #8]
 800bea6:	4611      	mov	r1, r2
 800bea8:	461a      	mov	r2, r3
 800beaa:	460b      	mov	r3, r1
 800beac:	80fb      	strh	r3, [r7, #6]
 800beae:	4613      	mov	r3, r2
 800beb0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800beb2:	7979      	ldrb	r1, [r7, #5]
 800beb4:	2300      	movs	r3, #0
 800beb6:	9303      	str	r3, [sp, #12]
 800beb8:	88fb      	ldrh	r3, [r7, #6]
 800beba:	9302      	str	r3, [sp, #8]
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	9301      	str	r3, [sp, #4]
 800bec0:	2301      	movs	r3, #1
 800bec2:	9300      	str	r3, [sp, #0]
 800bec4:	2302      	movs	r3, #2
 800bec6:	2201      	movs	r2, #1
 800bec8:	68f8      	ldr	r0, [r7, #12]
 800beca:	f000 fa72 	bl	800c3b2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800bece:	2300      	movs	r3, #0
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3710      	adds	r7, #16
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}

0800bed8 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b086      	sub	sp, #24
 800bedc:	af04      	add	r7, sp, #16
 800bede:	6078      	str	r0, [r7, #4]
 800bee0:	4608      	mov	r0, r1
 800bee2:	4611      	mov	r1, r2
 800bee4:	461a      	mov	r2, r3
 800bee6:	4603      	mov	r3, r0
 800bee8:	70fb      	strb	r3, [r7, #3]
 800beea:	460b      	mov	r3, r1
 800beec:	70bb      	strb	r3, [r7, #2]
 800beee:	4613      	mov	r3, r2
 800bef0:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800bef2:	7878      	ldrb	r0, [r7, #1]
 800bef4:	78ba      	ldrb	r2, [r7, #2]
 800bef6:	78f9      	ldrb	r1, [r7, #3]
 800bef8:	8b3b      	ldrh	r3, [r7, #24]
 800befa:	9302      	str	r3, [sp, #8]
 800befc:	7d3b      	ldrb	r3, [r7, #20]
 800befe:	9301      	str	r3, [sp, #4]
 800bf00:	7c3b      	ldrb	r3, [r7, #16]
 800bf02:	9300      	str	r3, [sp, #0]
 800bf04:	4603      	mov	r3, r0
 800bf06:	6878      	ldr	r0, [r7, #4]
 800bf08:	f000 fa05 	bl	800c316 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800bf0c:	2300      	movs	r3, #0

}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3708      	adds	r7, #8
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}

0800bf16 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800bf16:	b580      	push	{r7, lr}
 800bf18:	b082      	sub	sp, #8
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	6078      	str	r0, [r7, #4]
 800bf1e:	460b      	mov	r3, r1
 800bf20:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800bf22:	78fb      	ldrb	r3, [r7, #3]
 800bf24:	4619      	mov	r1, r3
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f000 fa24 	bl	800c374 <USBH_LL_ClosePipe>

  return USBH_OK;
 800bf2c:	2300      	movs	r3, #0

}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3708      	adds	r7, #8
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}

0800bf36 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800bf36:	b580      	push	{r7, lr}
 800bf38:	b084      	sub	sp, #16
 800bf3a:	af00      	add	r7, sp, #0
 800bf3c:	6078      	str	r0, [r7, #4]
 800bf3e:	460b      	mov	r3, r1
 800bf40:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f000 f831 	bl	800bfaa <USBH_GetFreePipe>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800bf4c:	89fb      	ldrh	r3, [r7, #14]
 800bf4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bf52:	4293      	cmp	r3, r2
 800bf54:	d007      	beq.n	800bf66 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800bf56:	78fb      	ldrb	r3, [r7, #3]
 800bf58:	89fa      	ldrh	r2, [r7, #14]
 800bf5a:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	32e0      	adds	r2, #224	; 0xe0
 800bf62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800bf66:	89fb      	ldrh	r3, [r7, #14]
 800bf68:	b2db      	uxtb	r3, r3
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3710      	adds	r7, #16
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}

0800bf72 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800bf72:	b480      	push	{r7}
 800bf74:	b083      	sub	sp, #12
 800bf76:	af00      	add	r7, sp, #0
 800bf78:	6078      	str	r0, [r7, #4]
 800bf7a:	460b      	mov	r3, r1
 800bf7c:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800bf7e:	78fb      	ldrb	r3, [r7, #3]
 800bf80:	2b0a      	cmp	r3, #10
 800bf82:	d80b      	bhi.n	800bf9c <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800bf84:	78fa      	ldrb	r2, [r7, #3]
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	32e0      	adds	r2, #224	; 0xe0
 800bf8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf8e:	78fa      	ldrb	r2, [r7, #3]
 800bf90:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	32e0      	adds	r2, #224	; 0xe0
 800bf98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800bf9c:	2300      	movs	r3, #0
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	370c      	adds	r7, #12
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa8:	4770      	bx	lr

0800bfaa <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800bfaa:	b480      	push	{r7}
 800bfac:	b085      	sub	sp, #20
 800bfae:	af00      	add	r7, sp, #0
 800bfb0:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	73fb      	strb	r3, [r7, #15]
 800bfba:	e00e      	b.n	800bfda <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800bfbc:	7bfa      	ldrb	r2, [r7, #15]
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	32e0      	adds	r2, #224	; 0xe0
 800bfc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d102      	bne.n	800bfd4 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800bfce:	7bfb      	ldrb	r3, [r7, #15]
 800bfd0:	b29b      	uxth	r3, r3
 800bfd2:	e007      	b.n	800bfe4 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800bfd4:	7bfb      	ldrb	r3, [r7, #15]
 800bfd6:	3301      	adds	r3, #1
 800bfd8:	73fb      	strb	r3, [r7, #15]
 800bfda:	7bfb      	ldrb	r3, [r7, #15]
 800bfdc:	2b0a      	cmp	r3, #10
 800bfde:	d9ed      	bls.n	800bfbc <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800bfe0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	3714      	adds	r7, #20
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfee:	4770      	bx	lr

0800bff0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800bff4:	2201      	movs	r2, #1
 800bff6:	490e      	ldr	r1, [pc, #56]	; (800c030 <MX_USB_HOST_Init+0x40>)
 800bff8:	480e      	ldr	r0, [pc, #56]	; (800c034 <MX_USB_HOST_Init+0x44>)
 800bffa:	f7ff fb3d 	bl	800b678 <USBH_Init>
 800bffe:	4603      	mov	r3, r0
 800c000:	2b00      	cmp	r3, #0
 800c002:	d001      	beq.n	800c008 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c004:	f7f5 fea6 	bl	8001d54 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c008:	490b      	ldr	r1, [pc, #44]	; (800c038 <MX_USB_HOST_Init+0x48>)
 800c00a:	480a      	ldr	r0, [pc, #40]	; (800c034 <MX_USB_HOST_Init+0x44>)
 800c00c:	f7ff fba7 	bl	800b75e <USBH_RegisterClass>
 800c010:	4603      	mov	r3, r0
 800c012:	2b00      	cmp	r3, #0
 800c014:	d001      	beq.n	800c01a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c016:	f7f5 fe9d 	bl	8001d54 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c01a:	4806      	ldr	r0, [pc, #24]	; (800c034 <MX_USB_HOST_Init+0x44>)
 800c01c:	f7ff fc2c 	bl	800b878 <USBH_Start>
 800c020:	4603      	mov	r3, r0
 800c022:	2b00      	cmp	r3, #0
 800c024:	d001      	beq.n	800c02a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c026:	f7f5 fe95 	bl	8001d54 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c02a:	bf00      	nop
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop
 800c030:	0800c03d 	.word	0x0800c03d
 800c034:	20000570 	.word	0x20000570
 800c038:	20000024 	.word	0x20000024

0800c03c <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	460b      	mov	r3, r1
 800c046:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c048:	78fb      	ldrb	r3, [r7, #3]
 800c04a:	3b01      	subs	r3, #1
 800c04c:	2b04      	cmp	r3, #4
 800c04e:	d819      	bhi.n	800c084 <USBH_UserProcess+0x48>
 800c050:	a201      	add	r2, pc, #4	; (adr r2, 800c058 <USBH_UserProcess+0x1c>)
 800c052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c056:	bf00      	nop
 800c058:	0800c085 	.word	0x0800c085
 800c05c:	0800c075 	.word	0x0800c075
 800c060:	0800c085 	.word	0x0800c085
 800c064:	0800c07d 	.word	0x0800c07d
 800c068:	0800c06d 	.word	0x0800c06d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c06c:	4b09      	ldr	r3, [pc, #36]	; (800c094 <USBH_UserProcess+0x58>)
 800c06e:	2203      	movs	r2, #3
 800c070:	701a      	strb	r2, [r3, #0]
  break;
 800c072:	e008      	b.n	800c086 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c074:	4b07      	ldr	r3, [pc, #28]	; (800c094 <USBH_UserProcess+0x58>)
 800c076:	2202      	movs	r2, #2
 800c078:	701a      	strb	r2, [r3, #0]
  break;
 800c07a:	e004      	b.n	800c086 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c07c:	4b05      	ldr	r3, [pc, #20]	; (800c094 <USBH_UserProcess+0x58>)
 800c07e:	2201      	movs	r2, #1
 800c080:	701a      	strb	r2, [r3, #0]
  break;
 800c082:	e000      	b.n	800c086 <USBH_UserProcess+0x4a>

  default:
  break;
 800c084:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c086:	bf00      	nop
 800c088:	370c      	adds	r7, #12
 800c08a:	46bd      	mov	sp, r7
 800c08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c090:	4770      	bx	lr
 800c092:	bf00      	nop
 800c094:	200000dc 	.word	0x200000dc

0800c098 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b08a      	sub	sp, #40	; 0x28
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c0a0:	f107 0314 	add.w	r3, r7, #20
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	601a      	str	r2, [r3, #0]
 800c0a8:	605a      	str	r2, [r3, #4]
 800c0aa:	609a      	str	r2, [r3, #8]
 800c0ac:	60da      	str	r2, [r3, #12]
 800c0ae:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c0b8:	d14e      	bne.n	800c158 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c0ba:	4b29      	ldr	r3, [pc, #164]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c0bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0be:	4a28      	ldr	r2, [pc, #160]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c0c0:	f043 0301 	orr.w	r3, r3, #1
 800c0c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c0c6:	4b26      	ldr	r3, [pc, #152]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c0c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0ca:	f003 0301 	and.w	r3, r3, #1
 800c0ce:	613b      	str	r3, [r7, #16]
 800c0d0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c0d2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c0d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c0d8:	2302      	movs	r3, #2
 800c0da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c0e0:	2303      	movs	r3, #3
 800c0e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c0e4:	230a      	movs	r3, #10
 800c0e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c0e8:	f107 0314 	add.w	r3, r7, #20
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c0f2:	f7f8 feb1 	bl	8004e58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c0f6:	4b1a      	ldr	r3, [pc, #104]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c0f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0fa:	4a19      	ldr	r2, [pc, #100]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c0fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c100:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c102:	4b17      	ldr	r3, [pc, #92]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c106:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c10a:	60fb      	str	r3, [r7, #12]
 800c10c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c10e:	4b14      	ldr	r3, [pc, #80]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c116:	2b00      	cmp	r3, #0
 800c118:	d114      	bne.n	800c144 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c11a:	4b11      	ldr	r3, [pc, #68]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c11c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c11e:	4a10      	ldr	r2, [pc, #64]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c124:	6593      	str	r3, [r2, #88]	; 0x58
 800c126:	4b0e      	ldr	r3, [pc, #56]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c12a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c12e:	60bb      	str	r3, [r7, #8]
 800c130:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800c132:	f7fa ffeb 	bl	800710c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c136:	4b0a      	ldr	r3, [pc, #40]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c13a:	4a09      	ldr	r2, [pc, #36]	; (800c160 <HAL_HCD_MspInit+0xc8>)
 800c13c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c140:	6593      	str	r3, [r2, #88]	; 0x58
 800c142:	e001      	b.n	800c148 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c144:	f7fa ffe2 	bl	800710c <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c148:	2200      	movs	r2, #0
 800c14a:	2100      	movs	r1, #0
 800c14c:	2043      	movs	r0, #67	; 0x43
 800c14e:	f7f8 fe4c 	bl	8004dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c152:	2043      	movs	r0, #67	; 0x43
 800c154:	f7f8 fe65 	bl	8004e22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c158:	bf00      	nop
 800c15a:	3728      	adds	r7, #40	; 0x28
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}
 800c160:	40021000 	.word	0x40021000

0800c164 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b082      	sub	sp, #8
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c172:	4618      	mov	r0, r3
 800c174:	f7ff fb9f 	bl	800b8b6 <USBH_LL_IncTimer>
}
 800c178:	bf00      	nop
 800c17a:	3708      	adds	r7, #8
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd80      	pop	{r7, pc}

0800c180 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c18e:	4618      	mov	r0, r3
 800c190:	f7ff fbd7 	bl	800b942 <USBH_LL_Connect>
}
 800c194:	bf00      	nop
 800c196:	3708      	adds	r7, #8
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b082      	sub	sp, #8
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	f7ff fbef 	bl	800b98e <USBH_LL_Disconnect>
}
 800c1b0:	bf00      	nop
 800c1b2:	3708      	adds	r7, #8
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}

0800c1b8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b083      	sub	sp, #12
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	70fb      	strb	r3, [r7, #3]
 800c1c4:	4613      	mov	r3, r2
 800c1c6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c1c8:	bf00      	nop
 800c1ca:	370c      	adds	r7, #12
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d2:	4770      	bx	lr

0800c1d4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b082      	sub	sp, #8
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f7ff fb91 	bl	800b90a <USBH_LL_PortEnabled>
} 
 800c1e8:	bf00      	nop
 800c1ea:	3708      	adds	r7, #8
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b082      	sub	sp, #8
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c1fe:	4618      	mov	r0, r3
 800c200:	f7ff fb91 	bl	800b926 <USBH_LL_PortDisabled>
} 
 800c204:	bf00      	nop
 800c206:	3708      	adds	r7, #8
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b082      	sub	sp, #8
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c21a:	2b01      	cmp	r3, #1
 800c21c:	d12a      	bne.n	800c274 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c21e:	4a18      	ldr	r2, [pc, #96]	; (800c280 <USBH_LL_Init+0x74>)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	4a15      	ldr	r2, [pc, #84]	; (800c280 <USBH_LL_Init+0x74>)
 800c22a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c22e:	4b14      	ldr	r3, [pc, #80]	; (800c280 <USBH_LL_Init+0x74>)
 800c230:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c234:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c236:	4b12      	ldr	r3, [pc, #72]	; (800c280 <USBH_LL_Init+0x74>)
 800c238:	2208      	movs	r2, #8
 800c23a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c23c:	4b10      	ldr	r3, [pc, #64]	; (800c280 <USBH_LL_Init+0x74>)
 800c23e:	2201      	movs	r2, #1
 800c240:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c242:	4b0f      	ldr	r3, [pc, #60]	; (800c280 <USBH_LL_Init+0x74>)
 800c244:	2200      	movs	r2, #0
 800c246:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c248:	4b0d      	ldr	r3, [pc, #52]	; (800c280 <USBH_LL_Init+0x74>)
 800c24a:	2202      	movs	r2, #2
 800c24c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c24e:	4b0c      	ldr	r3, [pc, #48]	; (800c280 <USBH_LL_Init+0x74>)
 800c250:	2200      	movs	r2, #0
 800c252:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c254:	480a      	ldr	r0, [pc, #40]	; (800c280 <USBH_LL_Init+0x74>)
 800c256:	f7f8 fff0 	bl	800523a <HAL_HCD_Init>
 800c25a:	4603      	mov	r3, r0
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d001      	beq.n	800c264 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c260:	f7f5 fd78 	bl	8001d54 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c264:	4806      	ldr	r0, [pc, #24]	; (800c280 <USBH_LL_Init+0x74>)
 800c266:	f7f9 fbd9 	bl	8005a1c <HAL_HCD_GetCurrentFrame>
 800c26a:	4603      	mov	r3, r0
 800c26c:	4619      	mov	r1, r3
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f7ff fb12 	bl	800b898 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c274:	2300      	movs	r3, #0
}
 800c276:	4618      	mov	r0, r3
 800c278:	3708      	adds	r7, #8
 800c27a:	46bd      	mov	sp, r7
 800c27c:	bd80      	pop	{r7, pc}
 800c27e:	bf00      	nop
 800c280:	2000093c 	.word	0x2000093c

0800c284 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b084      	sub	sp, #16
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c28c:	2300      	movs	r3, #0
 800c28e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c290:	2300      	movs	r3, #0
 800c292:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c29a:	4618      	mov	r0, r3
 800c29c:	f7f9 fb54 	bl	8005948 <HAL_HCD_Start>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c2a4:	7bfb      	ldrb	r3, [r7, #15]
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f000 f912 	bl	800c4d0 <USBH_Get_USB_Status>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c2b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	3710      	adds	r7, #16
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}

0800c2ba <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c2ba:	b580      	push	{r7, lr}
 800c2bc:	b084      	sub	sp, #16
 800c2be:	af00      	add	r7, sp, #0
 800c2c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	f7f9 fb5c 	bl	800598e <HAL_HCD_Stop>
 800c2d6:	4603      	mov	r3, r0
 800c2d8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c2da:	7bfb      	ldrb	r3, [r7, #15]
 800c2dc:	4618      	mov	r0, r3
 800c2de:	f000 f8f7 	bl	800c4d0 <USBH_Get_USB_Status>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c2e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	3710      	adds	r7, #16
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	bd80      	pop	{r7, pc}

0800c2f0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b082      	sub	sp, #8
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
 800c2f8:	460b      	mov	r3, r1
 800c2fa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c302:	78fa      	ldrb	r2, [r7, #3]
 800c304:	4611      	mov	r1, r2
 800c306:	4618      	mov	r0, r3
 800c308:	f7f9 fb73 	bl	80059f2 <HAL_HCD_HC_GetXferCount>
 800c30c:	4603      	mov	r3, r0
}
 800c30e:	4618      	mov	r0, r3
 800c310:	3708      	adds	r7, #8
 800c312:	46bd      	mov	sp, r7
 800c314:	bd80      	pop	{r7, pc}

0800c316 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c316:	b590      	push	{r4, r7, lr}
 800c318:	b089      	sub	sp, #36	; 0x24
 800c31a:	af04      	add	r7, sp, #16
 800c31c:	6078      	str	r0, [r7, #4]
 800c31e:	4608      	mov	r0, r1
 800c320:	4611      	mov	r1, r2
 800c322:	461a      	mov	r2, r3
 800c324:	4603      	mov	r3, r0
 800c326:	70fb      	strb	r3, [r7, #3]
 800c328:	460b      	mov	r3, r1
 800c32a:	70bb      	strb	r3, [r7, #2]
 800c32c:	4613      	mov	r3, r2
 800c32e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c330:	2300      	movs	r3, #0
 800c332:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c334:	2300      	movs	r3, #0
 800c336:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c33e:	787c      	ldrb	r4, [r7, #1]
 800c340:	78ba      	ldrb	r2, [r7, #2]
 800c342:	78f9      	ldrb	r1, [r7, #3]
 800c344:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c346:	9302      	str	r3, [sp, #8]
 800c348:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c34c:	9301      	str	r3, [sp, #4]
 800c34e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c352:	9300      	str	r3, [sp, #0]
 800c354:	4623      	mov	r3, r4
 800c356:	f7f8 ffd2 	bl	80052fe <HAL_HCD_HC_Init>
 800c35a:	4603      	mov	r3, r0
 800c35c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c35e:	7bfb      	ldrb	r3, [r7, #15]
 800c360:	4618      	mov	r0, r3
 800c362:	f000 f8b5 	bl	800c4d0 <USBH_Get_USB_Status>
 800c366:	4603      	mov	r3, r0
 800c368:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c36a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c36c:	4618      	mov	r0, r3
 800c36e:	3714      	adds	r7, #20
 800c370:	46bd      	mov	sp, r7
 800c372:	bd90      	pop	{r4, r7, pc}

0800c374 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b084      	sub	sp, #16
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
 800c37c:	460b      	mov	r3, r1
 800c37e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c380:	2300      	movs	r3, #0
 800c382:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c384:	2300      	movs	r3, #0
 800c386:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c38e:	78fa      	ldrb	r2, [r7, #3]
 800c390:	4611      	mov	r1, r2
 800c392:	4618      	mov	r0, r3
 800c394:	f7f9 f84b 	bl	800542e <HAL_HCD_HC_Halt>
 800c398:	4603      	mov	r3, r0
 800c39a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c39c:	7bfb      	ldrb	r3, [r7, #15]
 800c39e:	4618      	mov	r0, r3
 800c3a0:	f000 f896 	bl	800c4d0 <USBH_Get_USB_Status>
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800c3a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	3710      	adds	r7, #16
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	bd80      	pop	{r7, pc}

0800c3b2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c3b2:	b590      	push	{r4, r7, lr}
 800c3b4:	b089      	sub	sp, #36	; 0x24
 800c3b6:	af04      	add	r7, sp, #16
 800c3b8:	6078      	str	r0, [r7, #4]
 800c3ba:	4608      	mov	r0, r1
 800c3bc:	4611      	mov	r1, r2
 800c3be:	461a      	mov	r2, r3
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	70fb      	strb	r3, [r7, #3]
 800c3c4:	460b      	mov	r3, r1
 800c3c6:	70bb      	strb	r3, [r7, #2]
 800c3c8:	4613      	mov	r3, r2
 800c3ca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c3da:	787c      	ldrb	r4, [r7, #1]
 800c3dc:	78ba      	ldrb	r2, [r7, #2]
 800c3de:	78f9      	ldrb	r1, [r7, #3]
 800c3e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c3e4:	9303      	str	r3, [sp, #12]
 800c3e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c3e8:	9302      	str	r3, [sp, #8]
 800c3ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3ec:	9301      	str	r3, [sp, #4]
 800c3ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c3f2:	9300      	str	r3, [sp, #0]
 800c3f4:	4623      	mov	r3, r4
 800c3f6:	f7f9 f83d 	bl	8005474 <HAL_HCD_HC_SubmitRequest>
 800c3fa:	4603      	mov	r3, r0
 800c3fc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c3fe:	7bfb      	ldrb	r3, [r7, #15]
 800c400:	4618      	mov	r0, r3
 800c402:	f000 f865 	bl	800c4d0 <USBH_Get_USB_Status>
 800c406:	4603      	mov	r3, r0
 800c408:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c40a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c40c:	4618      	mov	r0, r3
 800c40e:	3714      	adds	r7, #20
 800c410:	46bd      	mov	sp, r7
 800c412:	bd90      	pop	{r4, r7, pc}

0800c414 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b082      	sub	sp, #8
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
 800c41c:	460b      	mov	r3, r1
 800c41e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c426:	78fa      	ldrb	r2, [r7, #3]
 800c428:	4611      	mov	r1, r2
 800c42a:	4618      	mov	r0, r3
 800c42c:	f7f9 facc 	bl	80059c8 <HAL_HCD_HC_GetURBState>
 800c430:	4603      	mov	r3, r0
}
 800c432:	4618      	mov	r0, r3
 800c434:	3708      	adds	r7, #8
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}

0800c43a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c43a:	b580      	push	{r7, lr}
 800c43c:	b082      	sub	sp, #8
 800c43e:	af00      	add	r7, sp, #0
 800c440:	6078      	str	r0, [r7, #4]
 800c442:	460b      	mov	r3, r1
 800c444:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c44c:	2b01      	cmp	r3, #1
 800c44e:	d103      	bne.n	800c458 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c450:	78fb      	ldrb	r3, [r7, #3]
 800c452:	4618      	mov	r0, r3
 800c454:	f000 f868 	bl	800c528 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c458:	20c8      	movs	r0, #200	; 0xc8
 800c45a:	f7f6 fe6b 	bl	8003134 <HAL_Delay>
  return USBH_OK;
 800c45e:	2300      	movs	r3, #0
}
 800c460:	4618      	mov	r0, r3
 800c462:	3708      	adds	r7, #8
 800c464:	46bd      	mov	sp, r7
 800c466:	bd80      	pop	{r7, pc}

0800c468 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c468:	b480      	push	{r7}
 800c46a:	b085      	sub	sp, #20
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
 800c470:	460b      	mov	r3, r1
 800c472:	70fb      	strb	r3, [r7, #3]
 800c474:	4613      	mov	r3, r2
 800c476:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c47e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c480:	78fa      	ldrb	r2, [r7, #3]
 800c482:	68f9      	ldr	r1, [r7, #12]
 800c484:	4613      	mov	r3, r2
 800c486:	009b      	lsls	r3, r3, #2
 800c488:	4413      	add	r3, r2
 800c48a:	00db      	lsls	r3, r3, #3
 800c48c:	440b      	add	r3, r1
 800c48e:	333b      	adds	r3, #59	; 0x3b
 800c490:	781b      	ldrb	r3, [r3, #0]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d00a      	beq.n	800c4ac <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c496:	78fa      	ldrb	r2, [r7, #3]
 800c498:	68f9      	ldr	r1, [r7, #12]
 800c49a:	4613      	mov	r3, r2
 800c49c:	009b      	lsls	r3, r3, #2
 800c49e:	4413      	add	r3, r2
 800c4a0:	00db      	lsls	r3, r3, #3
 800c4a2:	440b      	add	r3, r1
 800c4a4:	3350      	adds	r3, #80	; 0x50
 800c4a6:	78ba      	ldrb	r2, [r7, #2]
 800c4a8:	701a      	strb	r2, [r3, #0]
 800c4aa:	e009      	b.n	800c4c0 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c4ac:	78fa      	ldrb	r2, [r7, #3]
 800c4ae:	68f9      	ldr	r1, [r7, #12]
 800c4b0:	4613      	mov	r3, r2
 800c4b2:	009b      	lsls	r3, r3, #2
 800c4b4:	4413      	add	r3, r2
 800c4b6:	00db      	lsls	r3, r3, #3
 800c4b8:	440b      	add	r3, r1
 800c4ba:	3351      	adds	r3, #81	; 0x51
 800c4bc:	78ba      	ldrb	r2, [r7, #2]
 800c4be:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c4c0:	2300      	movs	r3, #0
}
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	3714      	adds	r7, #20
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4cc:	4770      	bx	lr
	...

0800c4d0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b085      	sub	sp, #20
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c4da:	2300      	movs	r3, #0
 800c4dc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c4de:	79fb      	ldrb	r3, [r7, #7]
 800c4e0:	2b03      	cmp	r3, #3
 800c4e2:	d817      	bhi.n	800c514 <USBH_Get_USB_Status+0x44>
 800c4e4:	a201      	add	r2, pc, #4	; (adr r2, 800c4ec <USBH_Get_USB_Status+0x1c>)
 800c4e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4ea:	bf00      	nop
 800c4ec:	0800c4fd 	.word	0x0800c4fd
 800c4f0:	0800c503 	.word	0x0800c503
 800c4f4:	0800c509 	.word	0x0800c509
 800c4f8:	0800c50f 	.word	0x0800c50f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	73fb      	strb	r3, [r7, #15]
    break;
 800c500:	e00b      	b.n	800c51a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c502:	2302      	movs	r3, #2
 800c504:	73fb      	strb	r3, [r7, #15]
    break;
 800c506:	e008      	b.n	800c51a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c508:	2301      	movs	r3, #1
 800c50a:	73fb      	strb	r3, [r7, #15]
    break;
 800c50c:	e005      	b.n	800c51a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c50e:	2302      	movs	r3, #2
 800c510:	73fb      	strb	r3, [r7, #15]
    break;
 800c512:	e002      	b.n	800c51a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c514:	2302      	movs	r3, #2
 800c516:	73fb      	strb	r3, [r7, #15]
    break;
 800c518:	bf00      	nop
  }
  return usb_status;
 800c51a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c51c:	4618      	mov	r0, r3
 800c51e:	3714      	adds	r7, #20
 800c520:	46bd      	mov	sp, r7
 800c522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c526:	4770      	bx	lr

0800c528 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c528:	b580      	push	{r7, lr}
 800c52a:	b084      	sub	sp, #16
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	4603      	mov	r3, r0
 800c530:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800c532:	79fb      	ldrb	r3, [r7, #7]
 800c534:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c536:	79fb      	ldrb	r3, [r7, #7]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d102      	bne.n	800c542 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800c53c:	2301      	movs	r3, #1
 800c53e:	73fb      	strb	r3, [r7, #15]
 800c540:	e001      	b.n	800c546 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c542:	2300      	movs	r3, #0
 800c544:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800c546:	7bfb      	ldrb	r3, [r7, #15]
 800c548:	461a      	mov	r2, r3
 800c54a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c54e:	4803      	ldr	r0, [pc, #12]	; (800c55c <MX_DriverVbusFS+0x34>)
 800c550:	f7f8 fe42 	bl	80051d8 <HAL_GPIO_WritePin>
}
 800c554:	bf00      	nop
 800c556:	3710      	adds	r7, #16
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}
 800c55c:	48000800 	.word	0x48000800

0800c560 <__errno>:
 800c560:	4b01      	ldr	r3, [pc, #4]	; (800c568 <__errno+0x8>)
 800c562:	6818      	ldr	r0, [r3, #0]
 800c564:	4770      	bx	lr
 800c566:	bf00      	nop
 800c568:	20000044 	.word	0x20000044

0800c56c <__libc_init_array>:
 800c56c:	b570      	push	{r4, r5, r6, lr}
 800c56e:	4e0d      	ldr	r6, [pc, #52]	; (800c5a4 <__libc_init_array+0x38>)
 800c570:	4c0d      	ldr	r4, [pc, #52]	; (800c5a8 <__libc_init_array+0x3c>)
 800c572:	1ba4      	subs	r4, r4, r6
 800c574:	10a4      	asrs	r4, r4, #2
 800c576:	2500      	movs	r5, #0
 800c578:	42a5      	cmp	r5, r4
 800c57a:	d109      	bne.n	800c590 <__libc_init_array+0x24>
 800c57c:	4e0b      	ldr	r6, [pc, #44]	; (800c5ac <__libc_init_array+0x40>)
 800c57e:	4c0c      	ldr	r4, [pc, #48]	; (800c5b0 <__libc_init_array+0x44>)
 800c580:	f000 f942 	bl	800c808 <_init>
 800c584:	1ba4      	subs	r4, r4, r6
 800c586:	10a4      	asrs	r4, r4, #2
 800c588:	2500      	movs	r5, #0
 800c58a:	42a5      	cmp	r5, r4
 800c58c:	d105      	bne.n	800c59a <__libc_init_array+0x2e>
 800c58e:	bd70      	pop	{r4, r5, r6, pc}
 800c590:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c594:	4798      	blx	r3
 800c596:	3501      	adds	r5, #1
 800c598:	e7ee      	b.n	800c578 <__libc_init_array+0xc>
 800c59a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c59e:	4798      	blx	r3
 800c5a0:	3501      	adds	r5, #1
 800c5a2:	e7f2      	b.n	800c58a <__libc_init_array+0x1e>
 800c5a4:	0800c8f8 	.word	0x0800c8f8
 800c5a8:	0800c8f8 	.word	0x0800c8f8
 800c5ac:	0800c8f8 	.word	0x0800c8f8
 800c5b0:	0800c8fc 	.word	0x0800c8fc

0800c5b4 <__itoa>:
 800c5b4:	1e93      	subs	r3, r2, #2
 800c5b6:	2b22      	cmp	r3, #34	; 0x22
 800c5b8:	b510      	push	{r4, lr}
 800c5ba:	460c      	mov	r4, r1
 800c5bc:	d904      	bls.n	800c5c8 <__itoa+0x14>
 800c5be:	2300      	movs	r3, #0
 800c5c0:	700b      	strb	r3, [r1, #0]
 800c5c2:	461c      	mov	r4, r3
 800c5c4:	4620      	mov	r0, r4
 800c5c6:	bd10      	pop	{r4, pc}
 800c5c8:	2a0a      	cmp	r2, #10
 800c5ca:	d109      	bne.n	800c5e0 <__itoa+0x2c>
 800c5cc:	2800      	cmp	r0, #0
 800c5ce:	da07      	bge.n	800c5e0 <__itoa+0x2c>
 800c5d0:	232d      	movs	r3, #45	; 0x2d
 800c5d2:	700b      	strb	r3, [r1, #0]
 800c5d4:	4240      	negs	r0, r0
 800c5d6:	2101      	movs	r1, #1
 800c5d8:	4421      	add	r1, r4
 800c5da:	f000 f8d5 	bl	800c788 <__utoa>
 800c5de:	e7f1      	b.n	800c5c4 <__itoa+0x10>
 800c5e0:	2100      	movs	r1, #0
 800c5e2:	e7f9      	b.n	800c5d8 <__itoa+0x24>

0800c5e4 <itoa>:
 800c5e4:	f7ff bfe6 	b.w	800c5b4 <__itoa>

0800c5e8 <malloc>:
 800c5e8:	4b02      	ldr	r3, [pc, #8]	; (800c5f4 <malloc+0xc>)
 800c5ea:	4601      	mov	r1, r0
 800c5ec:	6818      	ldr	r0, [r3, #0]
 800c5ee:	f000 b861 	b.w	800c6b4 <_malloc_r>
 800c5f2:	bf00      	nop
 800c5f4:	20000044 	.word	0x20000044

0800c5f8 <free>:
 800c5f8:	4b02      	ldr	r3, [pc, #8]	; (800c604 <free+0xc>)
 800c5fa:	4601      	mov	r1, r0
 800c5fc:	6818      	ldr	r0, [r3, #0]
 800c5fe:	f000 b80b 	b.w	800c618 <_free_r>
 800c602:	bf00      	nop
 800c604:	20000044 	.word	0x20000044

0800c608 <memset>:
 800c608:	4402      	add	r2, r0
 800c60a:	4603      	mov	r3, r0
 800c60c:	4293      	cmp	r3, r2
 800c60e:	d100      	bne.n	800c612 <memset+0xa>
 800c610:	4770      	bx	lr
 800c612:	f803 1b01 	strb.w	r1, [r3], #1
 800c616:	e7f9      	b.n	800c60c <memset+0x4>

0800c618 <_free_r>:
 800c618:	b538      	push	{r3, r4, r5, lr}
 800c61a:	4605      	mov	r5, r0
 800c61c:	2900      	cmp	r1, #0
 800c61e:	d045      	beq.n	800c6ac <_free_r+0x94>
 800c620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c624:	1f0c      	subs	r4, r1, #4
 800c626:	2b00      	cmp	r3, #0
 800c628:	bfb8      	it	lt
 800c62a:	18e4      	addlt	r4, r4, r3
 800c62c:	f000 f8ea 	bl	800c804 <__malloc_lock>
 800c630:	4a1f      	ldr	r2, [pc, #124]	; (800c6b0 <_free_r+0x98>)
 800c632:	6813      	ldr	r3, [r2, #0]
 800c634:	4610      	mov	r0, r2
 800c636:	b933      	cbnz	r3, 800c646 <_free_r+0x2e>
 800c638:	6063      	str	r3, [r4, #4]
 800c63a:	6014      	str	r4, [r2, #0]
 800c63c:	4628      	mov	r0, r5
 800c63e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c642:	f000 b8e0 	b.w	800c806 <__malloc_unlock>
 800c646:	42a3      	cmp	r3, r4
 800c648:	d90c      	bls.n	800c664 <_free_r+0x4c>
 800c64a:	6821      	ldr	r1, [r4, #0]
 800c64c:	1862      	adds	r2, r4, r1
 800c64e:	4293      	cmp	r3, r2
 800c650:	bf04      	itt	eq
 800c652:	681a      	ldreq	r2, [r3, #0]
 800c654:	685b      	ldreq	r3, [r3, #4]
 800c656:	6063      	str	r3, [r4, #4]
 800c658:	bf04      	itt	eq
 800c65a:	1852      	addeq	r2, r2, r1
 800c65c:	6022      	streq	r2, [r4, #0]
 800c65e:	6004      	str	r4, [r0, #0]
 800c660:	e7ec      	b.n	800c63c <_free_r+0x24>
 800c662:	4613      	mov	r3, r2
 800c664:	685a      	ldr	r2, [r3, #4]
 800c666:	b10a      	cbz	r2, 800c66c <_free_r+0x54>
 800c668:	42a2      	cmp	r2, r4
 800c66a:	d9fa      	bls.n	800c662 <_free_r+0x4a>
 800c66c:	6819      	ldr	r1, [r3, #0]
 800c66e:	1858      	adds	r0, r3, r1
 800c670:	42a0      	cmp	r0, r4
 800c672:	d10b      	bne.n	800c68c <_free_r+0x74>
 800c674:	6820      	ldr	r0, [r4, #0]
 800c676:	4401      	add	r1, r0
 800c678:	1858      	adds	r0, r3, r1
 800c67a:	4282      	cmp	r2, r0
 800c67c:	6019      	str	r1, [r3, #0]
 800c67e:	d1dd      	bne.n	800c63c <_free_r+0x24>
 800c680:	6810      	ldr	r0, [r2, #0]
 800c682:	6852      	ldr	r2, [r2, #4]
 800c684:	605a      	str	r2, [r3, #4]
 800c686:	4401      	add	r1, r0
 800c688:	6019      	str	r1, [r3, #0]
 800c68a:	e7d7      	b.n	800c63c <_free_r+0x24>
 800c68c:	d902      	bls.n	800c694 <_free_r+0x7c>
 800c68e:	230c      	movs	r3, #12
 800c690:	602b      	str	r3, [r5, #0]
 800c692:	e7d3      	b.n	800c63c <_free_r+0x24>
 800c694:	6820      	ldr	r0, [r4, #0]
 800c696:	1821      	adds	r1, r4, r0
 800c698:	428a      	cmp	r2, r1
 800c69a:	bf04      	itt	eq
 800c69c:	6811      	ldreq	r1, [r2, #0]
 800c69e:	6852      	ldreq	r2, [r2, #4]
 800c6a0:	6062      	str	r2, [r4, #4]
 800c6a2:	bf04      	itt	eq
 800c6a4:	1809      	addeq	r1, r1, r0
 800c6a6:	6021      	streq	r1, [r4, #0]
 800c6a8:	605c      	str	r4, [r3, #4]
 800c6aa:	e7c7      	b.n	800c63c <_free_r+0x24>
 800c6ac:	bd38      	pop	{r3, r4, r5, pc}
 800c6ae:	bf00      	nop
 800c6b0:	200000e0 	.word	0x200000e0

0800c6b4 <_malloc_r>:
 800c6b4:	b570      	push	{r4, r5, r6, lr}
 800c6b6:	1ccd      	adds	r5, r1, #3
 800c6b8:	f025 0503 	bic.w	r5, r5, #3
 800c6bc:	3508      	adds	r5, #8
 800c6be:	2d0c      	cmp	r5, #12
 800c6c0:	bf38      	it	cc
 800c6c2:	250c      	movcc	r5, #12
 800c6c4:	2d00      	cmp	r5, #0
 800c6c6:	4606      	mov	r6, r0
 800c6c8:	db01      	blt.n	800c6ce <_malloc_r+0x1a>
 800c6ca:	42a9      	cmp	r1, r5
 800c6cc:	d903      	bls.n	800c6d6 <_malloc_r+0x22>
 800c6ce:	230c      	movs	r3, #12
 800c6d0:	6033      	str	r3, [r6, #0]
 800c6d2:	2000      	movs	r0, #0
 800c6d4:	bd70      	pop	{r4, r5, r6, pc}
 800c6d6:	f000 f895 	bl	800c804 <__malloc_lock>
 800c6da:	4a21      	ldr	r2, [pc, #132]	; (800c760 <_malloc_r+0xac>)
 800c6dc:	6814      	ldr	r4, [r2, #0]
 800c6de:	4621      	mov	r1, r4
 800c6e0:	b991      	cbnz	r1, 800c708 <_malloc_r+0x54>
 800c6e2:	4c20      	ldr	r4, [pc, #128]	; (800c764 <_malloc_r+0xb0>)
 800c6e4:	6823      	ldr	r3, [r4, #0]
 800c6e6:	b91b      	cbnz	r3, 800c6f0 <_malloc_r+0x3c>
 800c6e8:	4630      	mov	r0, r6
 800c6ea:	f000 f83d 	bl	800c768 <_sbrk_r>
 800c6ee:	6020      	str	r0, [r4, #0]
 800c6f0:	4629      	mov	r1, r5
 800c6f2:	4630      	mov	r0, r6
 800c6f4:	f000 f838 	bl	800c768 <_sbrk_r>
 800c6f8:	1c43      	adds	r3, r0, #1
 800c6fa:	d124      	bne.n	800c746 <_malloc_r+0x92>
 800c6fc:	230c      	movs	r3, #12
 800c6fe:	6033      	str	r3, [r6, #0]
 800c700:	4630      	mov	r0, r6
 800c702:	f000 f880 	bl	800c806 <__malloc_unlock>
 800c706:	e7e4      	b.n	800c6d2 <_malloc_r+0x1e>
 800c708:	680b      	ldr	r3, [r1, #0]
 800c70a:	1b5b      	subs	r3, r3, r5
 800c70c:	d418      	bmi.n	800c740 <_malloc_r+0x8c>
 800c70e:	2b0b      	cmp	r3, #11
 800c710:	d90f      	bls.n	800c732 <_malloc_r+0x7e>
 800c712:	600b      	str	r3, [r1, #0]
 800c714:	50cd      	str	r5, [r1, r3]
 800c716:	18cc      	adds	r4, r1, r3
 800c718:	4630      	mov	r0, r6
 800c71a:	f000 f874 	bl	800c806 <__malloc_unlock>
 800c71e:	f104 000b 	add.w	r0, r4, #11
 800c722:	1d23      	adds	r3, r4, #4
 800c724:	f020 0007 	bic.w	r0, r0, #7
 800c728:	1ac3      	subs	r3, r0, r3
 800c72a:	d0d3      	beq.n	800c6d4 <_malloc_r+0x20>
 800c72c:	425a      	negs	r2, r3
 800c72e:	50e2      	str	r2, [r4, r3]
 800c730:	e7d0      	b.n	800c6d4 <_malloc_r+0x20>
 800c732:	428c      	cmp	r4, r1
 800c734:	684b      	ldr	r3, [r1, #4]
 800c736:	bf16      	itet	ne
 800c738:	6063      	strne	r3, [r4, #4]
 800c73a:	6013      	streq	r3, [r2, #0]
 800c73c:	460c      	movne	r4, r1
 800c73e:	e7eb      	b.n	800c718 <_malloc_r+0x64>
 800c740:	460c      	mov	r4, r1
 800c742:	6849      	ldr	r1, [r1, #4]
 800c744:	e7cc      	b.n	800c6e0 <_malloc_r+0x2c>
 800c746:	1cc4      	adds	r4, r0, #3
 800c748:	f024 0403 	bic.w	r4, r4, #3
 800c74c:	42a0      	cmp	r0, r4
 800c74e:	d005      	beq.n	800c75c <_malloc_r+0xa8>
 800c750:	1a21      	subs	r1, r4, r0
 800c752:	4630      	mov	r0, r6
 800c754:	f000 f808 	bl	800c768 <_sbrk_r>
 800c758:	3001      	adds	r0, #1
 800c75a:	d0cf      	beq.n	800c6fc <_malloc_r+0x48>
 800c75c:	6025      	str	r5, [r4, #0]
 800c75e:	e7db      	b.n	800c718 <_malloc_r+0x64>
 800c760:	200000e0 	.word	0x200000e0
 800c764:	200000e4 	.word	0x200000e4

0800c768 <_sbrk_r>:
 800c768:	b538      	push	{r3, r4, r5, lr}
 800c76a:	4c06      	ldr	r4, [pc, #24]	; (800c784 <_sbrk_r+0x1c>)
 800c76c:	2300      	movs	r3, #0
 800c76e:	4605      	mov	r5, r0
 800c770:	4608      	mov	r0, r1
 800c772:	6023      	str	r3, [r4, #0]
 800c774:	f7f5 fe3c 	bl	80023f0 <_sbrk>
 800c778:	1c43      	adds	r3, r0, #1
 800c77a:	d102      	bne.n	800c782 <_sbrk_r+0x1a>
 800c77c:	6823      	ldr	r3, [r4, #0]
 800c77e:	b103      	cbz	r3, 800c782 <_sbrk_r+0x1a>
 800c780:	602b      	str	r3, [r5, #0]
 800c782:	bd38      	pop	{r3, r4, r5, pc}
 800c784:	20000c00 	.word	0x20000c00

0800c788 <__utoa>:
 800c788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c78a:	4b1d      	ldr	r3, [pc, #116]	; (800c800 <__utoa+0x78>)
 800c78c:	b08b      	sub	sp, #44	; 0x2c
 800c78e:	4605      	mov	r5, r0
 800c790:	460c      	mov	r4, r1
 800c792:	466e      	mov	r6, sp
 800c794:	f103 0c20 	add.w	ip, r3, #32
 800c798:	6818      	ldr	r0, [r3, #0]
 800c79a:	6859      	ldr	r1, [r3, #4]
 800c79c:	4637      	mov	r7, r6
 800c79e:	c703      	stmia	r7!, {r0, r1}
 800c7a0:	3308      	adds	r3, #8
 800c7a2:	4563      	cmp	r3, ip
 800c7a4:	463e      	mov	r6, r7
 800c7a6:	d1f7      	bne.n	800c798 <__utoa+0x10>
 800c7a8:	6818      	ldr	r0, [r3, #0]
 800c7aa:	791b      	ldrb	r3, [r3, #4]
 800c7ac:	713b      	strb	r3, [r7, #4]
 800c7ae:	1e93      	subs	r3, r2, #2
 800c7b0:	2b22      	cmp	r3, #34	; 0x22
 800c7b2:	6038      	str	r0, [r7, #0]
 800c7b4:	f04f 0300 	mov.w	r3, #0
 800c7b8:	d904      	bls.n	800c7c4 <__utoa+0x3c>
 800c7ba:	7023      	strb	r3, [r4, #0]
 800c7bc:	461c      	mov	r4, r3
 800c7be:	4620      	mov	r0, r4
 800c7c0:	b00b      	add	sp, #44	; 0x2c
 800c7c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7c4:	1e66      	subs	r6, r4, #1
 800c7c6:	fbb5 f0f2 	udiv	r0, r5, r2
 800c7ca:	af0a      	add	r7, sp, #40	; 0x28
 800c7cc:	fb02 5510 	mls	r5, r2, r0, r5
 800c7d0:	443d      	add	r5, r7
 800c7d2:	1c59      	adds	r1, r3, #1
 800c7d4:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 800c7d8:	f806 5f01 	strb.w	r5, [r6, #1]!
 800c7dc:	4605      	mov	r5, r0
 800c7de:	b968      	cbnz	r0, 800c7fc <__utoa+0x74>
 800c7e0:	5460      	strb	r0, [r4, r1]
 800c7e2:	4423      	add	r3, r4
 800c7e4:	4622      	mov	r2, r4
 800c7e6:	1b19      	subs	r1, r3, r4
 800c7e8:	1b10      	subs	r0, r2, r4
 800c7ea:	4281      	cmp	r1, r0
 800c7ec:	dde7      	ble.n	800c7be <__utoa+0x36>
 800c7ee:	7811      	ldrb	r1, [r2, #0]
 800c7f0:	7818      	ldrb	r0, [r3, #0]
 800c7f2:	f802 0b01 	strb.w	r0, [r2], #1
 800c7f6:	f803 1901 	strb.w	r1, [r3], #-1
 800c7fa:	e7f4      	b.n	800c7e6 <__utoa+0x5e>
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	e7e2      	b.n	800c7c6 <__utoa+0x3e>
 800c800:	0800c8c8 	.word	0x0800c8c8

0800c804 <__malloc_lock>:
 800c804:	4770      	bx	lr

0800c806 <__malloc_unlock>:
 800c806:	4770      	bx	lr

0800c808 <_init>:
 800c808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c80a:	bf00      	nop
 800c80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c80e:	bc08      	pop	{r3}
 800c810:	469e      	mov	lr, r3
 800c812:	4770      	bx	lr

0800c814 <_fini>:
 800c814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c816:	bf00      	nop
 800c818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c81a:	bc08      	pop	{r3}
 800c81c:	469e      	mov	lr, r3
 800c81e:	4770      	bx	lr
