@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v":37:2:37:7|Found inferred clock top|CLK which controls 320 sequential elements including c0.tx.r_SM_Main[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
