<html xmlns:mwsh="http://www.mathworks.com/namespace/mcode/v1/syntaxhighlight.dtd">
   <head>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <!--
This HTML is auto-generated from an M-file.
To make changes, update the M-file and republish this document.
      -->
      <title>HDL Inverse Sinc Filter</title>
      <meta name="generator" content="MATLAB 7.0">
      <meta name="date" content="2004-03-26">
      <meta name="m-file" content="hdlinvsinc"><style>
body {
  background-color: white;
  margin:10px;
}
h1 {
  color: #990000; 
  font-size: x-large;
}
h2 {
  color: #990000;
  font-size: medium;
}
p.footer {
  text-align: right;
  font-size: xx-small;
  font-weight: lighter;
  font-style: italic;
  color: gray;
}

pre.codeinput {
  margin-left: 30px;
}

span.keyword {color: #0000FF}
span.comment {color: #228B22}
span.string {color: #A020F0}
span.untermstring {color: #B20000}
span.syscmd {color: #B28C00}

pre.showbuttons {
  margin-left: 30px;
  border: solid black 2px;
  padding: 4px;
  background: #EBEFF3;
}

pre.codeoutput {
  color: gray;
  font-style: italic;
}
pre.error {
  color: red;
}

/* Make the text shrink to fit narrow windows, but not stretch too far in 
wide windows.  On Gecko-based browsers, the shrink-to-fit doesn't work. */ 
p,h1,h2,div {
  /* for MATLAB's browser */
  width: 600px;
  /* for Mozilla, but the "width" tag overrides it anyway */
  max-width: 600px;
  /* for IE */
  width:expression(document.body.clientWidth > 620 ? "600px": "auto" );
}

    </style></head>
   <body>
      <h1>HDL Inverse Sinc Filter</h1>
      <introduction>
         <p>This demonstration illustrates how to generate HDL code for an inverse sinc (sin x/x) peaking filter that adds preemphasis
            to compensate for the inherent sinc response of the digital-to-analog converter (DAC). The input is a 10-bit video signal
            and the output is scaled to accomodate the gain of the inverse sinc response.
         </p>
      </introduction>
      <h2>Contents</h2>
      <div>
         <ul>
            <li><a href="#1">Design the filter</a></li>
            <li><a href="#2">Create the quantized the filter</a></li>
            <li><a href="#3">Generate HDL code from the quantized filter</a></li>
            <li><a href="#4">Generate a test bench from the quantized filter</a></li>
            <li><a href="#5">ModelSim simulation results</a></li>
            <li><a href="#7">Conclusion</a></li>
         </ul>
      </div>
      <h2>Design the filter<a name="1"></a></h2>
      <p>Use a video sampling rate of 27 MHz and a passband edge frequency of 7.2 MHz.  Set the allowable peak-to-peak passband ripple
         to 0.1 dB and the stopband attenuation to -66 dB. Then, design the filter using firceqrip, and create the double-precision
         filter as a symmetric FIR filter.  Finally, examine the response using fvtool.
      </p><pre class="codeinput">Fs           = 27e6;                  <span class="comment">% Sampling Frequency in MHz</span>
N            = 20;                    <span class="comment">% Order</span>
Fpass        = 7.2e6;                 <span class="comment">% Passband Frequency in MHz</span>
slope        = 0;                     <span class="comment">% Stopband Slope</span>
spectype     = <span class="string">'passedge'</span>;            <span class="comment">% Frequency Specification Type</span>
isincffactor = 1;                     <span class="comment">% Inverse Sinc Frequency Factor</span>
isincpower   = 1;                     <span class="comment">% Inverse Sinc Power</span>
Dstop        = 10^(-66/20);           <span class="comment">% Stopband Attenuation -66 dB</span>
ripple       = 10^(0.1/20);           <span class="comment">% Passband Ripple 0.1 dB p-p</span>
Dpass        = (ripple - 1) / (ripple + 1);

<span class="comment">% Calculate the coefficients using the FIRCEQRIP function.</span>
b  = firceqrip(N, Fpass/(Fs/2), [Dpass, Dstop], <span class="string">'slope'</span>, slope, <span class="keyword">...</span>
               spectype, <span class="string">'invsinc'</span>, isincffactor, isincpower);
Hd = dfilt.dfsymfir(b);
fvtool(Hd,<span class="string">'Fs'</span>,Fs);
axis([0 Fs/2e6 -80 10]);
</pre><img vspace="5" hspace="5" src="hdlinvsinc_01.png"> <h2>Create the quantized the filter<a name="2"></a></h2>
      <p>Use the infinity norm of freqz to find the maximum inverse sinc gain, then scale this gain into bits, rounding up.  Next,
         create the quantized filter from the double-precision reference filter.  Since the specification calls for 10-bit input, select
         16-bit coefficients. Check the response with fvtool.
      </p><pre class="codeinput">Gbits = ceil(log2(norm(freqz(Hd), inf)));

Hd.Arithmetic            = <span class="string">'fixed'</span>;
Hd.InputWordLength       = 10;
Hd.InputFracLength       =  9;
Hd.OutputWordLength      = 10 + Gbits;
Hd.OutputMode            = <span class="string">'SpecifyPrecision'</span>;
Hd.OutputFracLength      = 9;
Hd.CoeffWordLength       = 16;
Hd.AccumMode             = <span class="string">'FullPrecision'</span>;
Hd.RoundMode             = <span class="string">'floor'</span>;
Hd.OverflowMode          = <span class="string">'wrap'</span>;

fvtool(Hd,<span class="string">'Fs'</span>,Fs);
axis([0 Fs/2e6 -80 10]);
</pre><img vspace="5" hspace="5" src="hdlinvsinc_02.png"> <h2>Generate HDL code from the quantized filter<a name="3"></a></h2>
      <p>Starting with the correctly quantized filter, generate VHDL or Verilog code.  You also have the option of generating a VHDL,
         Verilog, or ModelSim .do file test bench to verify that the HDL design matches the MATLAB filter.
      </p>
      <p>Create a temporary work directory. After generating the HDL code (selecting Verilog in this case), open the generated Verilog
         file in the editor.
      </p>
      <p>To generate VHDL instead, change the value of the property 'TargetLanguage', from 'Verilog' to 'VHDL'.</p><pre class="codeinput">workingdir = tempname;
generatehdl(Hd,<span class="string">'Name'</span>, <span class="string">'hdlinvsinc'</span>, <span class="string">'TargetLanguage'</span>, <span class="string">'Verilog'</span>,<span class="keyword">...</span>
            <span class="string">'TargetDirectory'</span>, workingdir);
</pre><pre class="codeoutput">Warning: Adding extra quantizer to fir to be compatible with MATLAB filter.
(Type "warning off hdlfilter:generatefirhdl:quantizedifference" to suppress this warning.)
### Starting Verilog code generation process for filter: hdlinvsinc
### Generating hdlinvsinc.v file in: C:\Temp\tp034930
### Starting generation of hdlinvsinc Verilog module
### Starting generation of hdlinvsinc Verilog module body
### HDL latency is 2 samples
### Successful completion of Verilog code generation process for filter: hdlinvsinc

</pre><h2>Generate a test bench from the quantized filter<a name="4"></a></h2>
      <p>Generate a Verilog test bench to make sure that the result match the response you see in MATLAB exactly.  Since this is a
         video filter, build and specify a stimulus similar to a line of video as the test stimulus.
      </p><pre class="codeinput">Fsub        = 5e6*63/88;                     <span class="comment">% 3.579545 MHz</span>
VoltsperIRE = (7 + 1/7)/1000;                <span class="comment">% IRE steps are 7.14mV</span>
Nsamples    = 1716;                          <span class="comment">% 27 MS/s video line</span>
userstim = zeros(1,Nsamples);                <span class="comment">% predefine our array</span>

<span class="comment">% 8 Sample raised-cosine -40 IRE</span>
syncedge = ((cos(pi/2 *(0:7)/8).^2) - 1) * 40 * VoltsperIRE;
burst    = 20 * VoltsperIRE * sin(2*pi * Fsub/Fs * (0:Fs/(Fsub/9)));

userstim(33:40)    = syncedge;
userstim(41:170)   = repmat(-40 * VoltsperIRE, 1, 130);
userstim(171:178)  = syncedge(end:-1:1);
userstim(180:247)  = burst;
<span class="comment">% Ramp with chroma over 1416 samples from 7.5 to 80 IRE with a 20 IRE chroma</span>
actlen = 1416;
active = 1:actlen;
userstim(260:1675) = (((active/actlen * 72.5)+7.5) + <span class="keyword">...</span>
                      20 * sin(2*pi * Fsub/Fs * active)) * VoltsperIRE;
userstim(1676:Nsamples) = 72.5 * VoltsperIRE * (41:-1:1)/41;

generatetb(Hd, <span class="string">'Verilog'</span>, <span class="string">'TestBenchName'</span>, <span class="string">'hdlinvsinc_tb'</span>,<span class="keyword">...</span>
           <span class="string">'TestBenchStimulus'</span>, [],<span class="keyword">...</span>
           <span class="string">'TestBenchUserStimulus'</span>, userstim,<span class="keyword">...</span>
           <span class="string">'TargetDirectory'</span>, workingdir);
</pre><pre class="codeoutput">### Starting generation of Verilog Test Bench
### Generating input stimulus
### Done generating input stimulus; length 1716 samples.
### Generating Verilog file hdlinvsinc_tb.v in: C:\Temp\tp034930
### Done generating Verilog test bench.

</pre><h2>ModelSim simulation results<a name="5"></a></h2>
      <p>The following display show the ModelSim HDL simulator after running the test bench. Compare the ModelSim result with the MATLAB
         result below.
      </p>
      <p><img vspace="5" hspace="5" src="invsinc_screen.jpg"> </p><pre class="codeinput">xrange = 0:Nsamples-1;
y = filter(Hd, userstim);
subplot(2,1,1); plot(xrange, userstim);
axis([0 500 -0.4 1.1]);
title(<span class="string">'HDL Inverse Sinc Filter In Stimulus.'</span>);
xlabel(<span class="string">'Sample #'</span>);
subplot(2,1,2); plot(xrange, y);
axis([0 500 -0.4 1.1]);
title(<span class="string">'HDL Inverse Sinc Filter Out Response.'</span>);
xlabel(<span class="string">'Sample #'</span>);
</pre><img vspace="5" hspace="5" src="hdlinvsinc_03.png"> <h2>Conclusion<a name="7"></a></h2>
      <p>You designed a double-precision inverse sinc filter to meet the given specification. You then quantized and checked your design.
         You generated Verilog code and a Verilog test bench using an approximation of a video line as the test stimulus.
      </p>
      <p>You can use an HDL Simulator, to verify these results.  You can also experiment with VHDL and Verilog for both filters and
         test benches.
      </p>
      <p class="footer">Copyright 2004 The MathWorks, Inc.<br>
         Published with MATLAB&reg; 7.0<br></p>
      <!--
##### SOURCE BEGIN #####
%% HDL Inverse Sinc Filter
% This demonstration illustrates how to generate HDL code for an inverse
% sinc (sin x/x) peaking filter that adds preemphasis to compensate for
% the inherent sinc response of the digital-to-analog converter (DAC).
% The input is a 10-bit video signal and the output is scaled to
% accomodate the gain of the inverse sinc response.

% Copyright 2004 The MathWorks, Inc. 
% $Revision: 1.1.6.1 $  $Date: 2004/04/08 20:51:40 $

%% Design the filter
% Use a video sampling rate of 27 MHz and a passband edge frequency of
% 7.2 MHz.  Set the allowable peak-to-peak passband ripple to 0.1 dB and
% the stopband attenuation to -66 dB. Then, design the filter using
% firceqrip, and create the double-precision filter as a symmetric FIR
% filter.  Finally, examine the response using fvtool.

Fs           = 27e6;                  % Sampling Frequency in MHz
N            = 20;                    % Order
Fpass        = 7.2e6;                 % Passband Frequency in MHz
slope        = 0;                     % Stopband Slope
spectype     = 'passedge';            % Frequency Specification Type
isincffactor = 1;                     % Inverse Sinc Frequency Factor
isincpower   = 1;                     % Inverse Sinc Power
Dstop        = 10^(-66/20);           % Stopband Attenuation -66 dB
ripple       = 10^(0.1/20);           % Passband Ripple 0.1 dB p-p
Dpass        = (ripple - 1) / (ripple + 1);

% Calculate the coefficients using the FIRCEQRIP function.
b  = firceqrip(N, Fpass/(Fs/2), [Dpass, Dstop], 'slope', slope, ...
               spectype, 'invsinc', isincffactor, isincpower);
Hd = dfilt.dfsymfir(b);
fvtool(Hd,'Fs',Fs);
axis([0 Fs/2e6 -80 10]);

%% Create the quantized the filter
% Use the infinity norm of freqz to find the maximum inverse sinc gain,
% then scale this gain into bits, rounding up.  Next, create the
% quantized filter from the double-precision reference filter.  Since
% the specification calls for 10-bit input, select 16-bit coefficients.
% Check the response with fvtool.

Gbits = ceil(log2(norm(freqz(Hd), inf)));

Hd.Arithmetic            = 'fixed';
Hd.InputWordLength       = 10;
Hd.InputFracLength       =  9;
Hd.OutputWordLength      = 10 + Gbits;
Hd.OutputMode            = 'SpecifyPrecision';
Hd.OutputFracLength      = 9;
Hd.CoeffWordLength       = 16;
Hd.AccumMode             = 'FullPrecision';
Hd.RoundMode             = 'floor';
Hd.OverflowMode          = 'wrap';

fvtool(Hd,'Fs',Fs);
axis([0 Fs/2e6 -80 10]);

%% Generate HDL code from the quantized filter
% Starting with the correctly quantized filter, generate VHDL or Verilog
% code.  You also have the option of generating a VHDL, Verilog, or
% ModelSim .do file test bench to verify that the HDL design matches the
% MATLAB filter.
%
% Create a temporary work directory. After generating the HDL code
% (selecting Verilog in this case), open the generated Verilog file in
% the editor.  
%
% To generate VHDL instead, change the value of the property
% 'TargetLanguage', from 'Verilog' to 'VHDL'.

workingdir = tempname;
generatehdl(Hd,'Name', 'hdlinvsinc', 'TargetLanguage', 'Verilog',...
            'TargetDirectory', workingdir);

%% Generate a test bench from the quantized filter
% Generate a Verilog test bench to make sure that the result match the
% response you see in MATLAB exactly.  Since this is a video filter,
% build and specify a stimulus similar to a line of video as the test
% stimulus.

Fsub        = 5e6*63/88;                     % 3.579545 MHz
VoltsperIRE = (7 + 1/7)/1000;                % IRE steps are 7.14mV
Nsamples    = 1716;                          % 27 MS/s video line
userstim = zeros(1,Nsamples);                % predefine our array

% 8 Sample raised-cosine -40 IRE
syncedge = ((cos(pi/2 *(0:7)/8).^2) - 1) * 40 * VoltsperIRE;
burst    = 20 * VoltsperIRE * sin(2*pi * Fsub/Fs * (0:Fs/(Fsub/9)));

userstim(33:40)    = syncedge;
userstim(41:170)   = repmat(-40 * VoltsperIRE, 1, 130);
userstim(171:178)  = syncedge(end:-1:1);
userstim(180:247)  = burst;
% Ramp with chroma over 1416 samples from 7.5 to 80 IRE with a 20 IRE chroma
actlen = 1416;
active = 1:actlen;
userstim(260:1675) = (((active/actlen * 72.5)+7.5) + ...
                      20 * sin(2*pi * Fsub/Fs * active)) * VoltsperIRE;
userstim(1676:Nsamples) = 72.5 * VoltsperIRE * (41:-1:1)/41;

generatetb(Hd, 'Verilog', 'TestBenchName', 'hdlinvsinc_tb',...
           'TestBenchStimulus', [],...
           'TestBenchUserStimulus', userstim,...
           'TargetDirectory', workingdir);

%% ModelSim simulation results
% The following display show the ModelSim HDL simulator after running
% the test bench. Compare the ModelSim result with the MATLAB result
% below.

%%
% <<invsinc_screen.jpg>>

xrange = 0:Nsamples-1;
y = filter(Hd, userstim);
subplot(2,1,1); plot(xrange, userstim); 
axis([0 500 -0.4 1.1]);
title('HDL Inverse Sinc Filter In Stimulus.');
xlabel('Sample #');
subplot(2,1,2); plot(xrange, y); 
axis([0 500 -0.4 1.1]);
title('HDL Inverse Sinc Filter Out Response.');
xlabel('Sample #');

%% Conclusion
% You designed a double-precision inverse sinc filter to meet the given
% specification. You then quantized and checked your design. You
% generated Verilog code and a Verilog test bench using an approximation
% of a video line as the test stimulus.
%
% You can use an HDL Simulator, to verify these results.  You can also
% experiment with VHDL and Verilog for both filters and test benches.

##### SOURCE END #####
-->
   </body>
</html>