--
--	Conversion of ReactionGame.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Dec 12 22:35:42 2023
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Pin_Button_4_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_70 : bit;
SIGNAL tmpIO_0__Pin_Button_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Button_4_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Pin_Button_4_net_0 : bit;
SIGNAL tmpOE__Pin_Button_3_net_0 : bit;
SIGNAL Net_69 : bit;
SIGNAL tmpIO_0__Pin_Button_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Button_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Button_3_net_0 : bit;
SIGNAL Net_75 : bit;
SIGNAL tmpOE__Pin_Button_2_net_0 : bit;
SIGNAL Net_77 : bit;
SIGNAL tmpIO_0__Pin_Button_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Button_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Button_2_net_0 : bit;
SIGNAL tmpOE__Pin_Button_1_net_0 : bit;
SIGNAL Net_76 : bit;
SIGNAL tmpIO_0__Pin_Button_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Button_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Button_1_net_0 : bit;
SIGNAL \SevenSeg_Reg:clk\ : bit;
SIGNAL \SevenSeg_Reg:rst\ : bit;
SIGNAL Net_18 : bit;
SIGNAL \SevenSeg_Reg:control_out_0\ : bit;
SIGNAL Net_19 : bit;
SIGNAL \SevenSeg_Reg:control_out_1\ : bit;
SIGNAL Net_20 : bit;
SIGNAL \SevenSeg_Reg:control_out_2\ : bit;
SIGNAL Net_21 : bit;
SIGNAL \SevenSeg_Reg:control_out_3\ : bit;
SIGNAL Net_22 : bit;
SIGNAL \SevenSeg_Reg:control_out_4\ : bit;
SIGNAL Net_23 : bit;
SIGNAL \SevenSeg_Reg:control_out_5\ : bit;
SIGNAL Net_24 : bit;
SIGNAL \SevenSeg_Reg:control_out_6\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \SevenSeg_Reg:control_out_7\ : bit;
SIGNAL \SevenSeg_Reg:control_7\ : bit;
SIGNAL \SevenSeg_Reg:control_6\ : bit;
SIGNAL \SevenSeg_Reg:control_5\ : bit;
SIGNAL \SevenSeg_Reg:control_4\ : bit;
SIGNAL \SevenSeg_Reg:control_3\ : bit;
SIGNAL \SevenSeg_Reg:control_2\ : bit;
SIGNAL \SevenSeg_Reg:control_1\ : bit;
SIGNAL \SevenSeg_Reg:control_0\ : bit;
SIGNAL tmpOE__Pin_7_seg_A_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_seg_A_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_seg_A_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_seg_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_seg_A_net_0 : bit;
SIGNAL tmpOE__Pin_7_seg_B_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_seg_B_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_seg_B_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_seg_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_seg_B_net_0 : bit;
SIGNAL tmpOE__Pin_7_seg_C_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_seg_C_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_seg_C_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_seg_C_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_seg_C_net_0 : bit;
SIGNAL tmpOE__Pin_7_seg_D_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_seg_D_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_seg_D_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_seg_D_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_seg_D_net_0 : bit;
SIGNAL tmpOE__Pin_7_seg_E_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_seg_E_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_seg_E_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_seg_E_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_seg_E_net_0 : bit;
SIGNAL tmpOE__Pin_7_seg_F_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_seg_F_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_seg_F_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_seg_F_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_seg_F_net_0 : bit;
SIGNAL tmpOE__Pin_7_seg_G_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_seg_G_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_seg_G_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_seg_G_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_seg_G_net_0 : bit;
SIGNAL tmpOE__Pin_7_seg_DP_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_seg_DP_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_seg_DP_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_seg_DP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_seg_DP_net_0 : bit;
SIGNAL tmpOE__Pin_Sel_A_net_0 : bit;
SIGNAL tmpFB_0__Pin_Sel_A_net_0 : bit;
SIGNAL tmpIO_0__Pin_Sel_A_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Sel_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Sel_A_net_0 : bit;
SIGNAL Net_39 : bit;
SIGNAL \UART_LOG:Net_9\ : bit;
SIGNAL \UART_LOG:Net_61\ : bit;
SIGNAL \UART_LOG:BUART:clock_op\ : bit;
SIGNAL \UART_LOG:BUART:reset_reg\ : bit;
SIGNAL \UART_LOG:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_LOG:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_LOG:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_LOG:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_LOG:BUART:reset_sr\ : bit;
SIGNAL \UART_LOG:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_35 : bit;
SIGNAL \UART_LOG:BUART:txn\ : bit;
SIGNAL \UART_LOG:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_34 : bit;
SIGNAL \UART_LOG:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_1\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:tx_shift_out\ : bit;
SIGNAL \UART_LOG:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_LOG:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:counter_load_not\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_2\ : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_LOG:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_7\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_6\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_5\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_4\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_3\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_2\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_1\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_6\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_5\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_4\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_1\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_2\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_3\ : bit;
SIGNAL Net_38 : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_LOG:BUART:tx_mark\ : bit;
SIGNAL \UART_LOG:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_LOG:BUART:rx_postpoll\ : bit;
SIGNAL \UART_LOG:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:hd_shift_out\ : bit;
SIGNAL \UART_LOG:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_LOG:BUART:rx_fifofull\ : bit;
SIGNAL \UART_LOG:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_LOG:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:rx_counter_load\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_6\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_5\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_LOG:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_LOG:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_LOG:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_LOG:BUART:pollingrange\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_1\ : bit;
SIGNAL Net_31 : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_5\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_6\ : bit;
SIGNAL \UART_LOG:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_30 : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_break_status\ : bit;
SIGNAL \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_address_detected\ : bit;
SIGNAL \UART_LOG:BUART:rx_last\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL Net_67 : bit;
SIGNAL \RGB_PWM_red:PWMUDB:km_run\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_2140 : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_enable\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:prevCapture\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:capt_rising\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:capt_falling\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:hwCapture\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:hwEnable\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_last\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_rise\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_fall\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_out\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:runmode_enable\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_enable\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:tc_i\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sc_kill\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_kill\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:km_tc\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:db_tc\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_sel\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:reset\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:status_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:status_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:status_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:status_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:status_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:status_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:status_0\ : bit;
SIGNAL \RGB_PWM_red:Net_55\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:prevCompare1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1_status\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2_status\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_kill_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:fifo_full\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cs_addr_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cs_addr_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cs_addr_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_capture\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1_eq\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1_less\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2_eq\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2_less\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:fifo_nempty\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:compare1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:compare2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm_i\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm1_i\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm2_i\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:tc_i_reg\ : bit;
SIGNAL \RGB_PWM_red:Net_101\ : bit;
SIGNAL \RGB_PWM_red:Net_96\ : bit;
SIGNAL Net_188 : bit;
SIGNAL Net_189 : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm_temp\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODIN5_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODIN5_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_187 : bit;
SIGNAL Net_183 : bit;
SIGNAL Net_191 : bit;
SIGNAL \RGB_PWM_red:Net_113\ : bit;
SIGNAL \RGB_PWM_red:Net_107\ : bit;
SIGNAL \RGB_PWM_red:Net_114\ : bit;
SIGNAL tmpOE__Yellow_Led_net_0 : bit;
SIGNAL Net_1055 : bit;
SIGNAL tmpFB_0__Yellow_Led_net_0 : bit;
SIGNAL tmpIO_0__Yellow_Led_net_0 : bit;
TERMINAL tmpSIOVREF__Yellow_Led_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Yellow_Led_net_0 : bit;
SIGNAL tmpOE__Green_Led_net_0 : bit;
SIGNAL Net_989 : bit;
SIGNAL tmpFB_0__Green_Led_net_0 : bit;
SIGNAL tmpIO_0__Green_Led_net_0 : bit;
TERMINAL tmpSIOVREF__Green_Led_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Green_Led_net_0 : bit;
SIGNAL tmpOE__Red_Led_net_0 : bit;
SIGNAL Net_561 : bit;
SIGNAL tmpFB_0__Red_Led_net_0 : bit;
SIGNAL tmpIO_0__Red_Led_net_0 : bit;
TERMINAL tmpSIOVREF__Red_Led_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Red_Led_net_0 : bit;
SIGNAL \RGB_PWM_green:PWMUDB:km_run\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_enable\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:prevCapture\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:capt_rising\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:capt_falling\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:hwCapture\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:hwEnable\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_last\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_rise\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_fall\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_out\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:runmode_enable\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_enable\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:tc_i\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sc_kill\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_kill\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:km_tc\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:db_tc\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_sel\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:reset\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:status_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:status_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:status_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:status_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:status_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:status_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:status_0\ : bit;
SIGNAL \RGB_PWM_green:Net_55\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:prevCompare1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1_status\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2_status\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_kill_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:fifo_full\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cs_addr_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cs_addr_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cs_addr_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_capture\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1_eq\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1_less\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2_eq\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2_less\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:fifo_nempty\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:compare1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:compare2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm_i\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm1_i\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm2_i\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:tc_i_reg\ : bit;
SIGNAL \RGB_PWM_green:Net_101\ : bit;
SIGNAL \RGB_PWM_green:Net_96\ : bit;
SIGNAL Net_1553 : bit;
SIGNAL Net_1554 : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm_temp\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODIN6_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODIN6_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_215 : bit;
SIGNAL Net_1549 : bit;
SIGNAL Net_1556 : bit;
SIGNAL \RGB_PWM_green:Net_113\ : bit;
SIGNAL \RGB_PWM_green:Net_107\ : bit;
SIGNAL \RGB_PWM_green:Net_114\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:km_run\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_enable\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:prevCapture\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:capt_rising\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:capt_falling\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:hwCapture\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:hwEnable\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_last\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_rise\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_fall\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_out\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:runmode_enable\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_enable\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:tc_i\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sc_kill\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_kill\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:km_tc\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:db_tc\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_sel\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:reset\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:status_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:status_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:status_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:status_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:status_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:status_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:status_0\ : bit;
SIGNAL \RGB_PWM_blue:Net_55\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:prevCompare1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_status\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2_status\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_kill_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:fifo_full\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cs_addr_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cs_addr_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cs_addr_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_capture\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_eq\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_less\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2_eq\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2_less\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:fifo_nempty\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:compare1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:compare2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm_i\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm1_i\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm2_i\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:tc_i_reg\ : bit;
SIGNAL \RGB_PWM_blue:Net_101\ : bit;
SIGNAL \RGB_PWM_blue:Net_96\ : bit;
SIGNAL Net_2028 : bit;
SIGNAL Net_2029 : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm_temp\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODIN7_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODIN7_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2097 : bit;
SIGNAL Net_2024 : bit;
SIGNAL Net_2031 : bit;
SIGNAL \RGB_PWM_blue:Net_113\ : bit;
SIGNAL \RGB_PWM_blue:Net_107\ : bit;
SIGNAL \RGB_PWM_blue:Net_114\ : bit;
SIGNAL tmpOE__RGB_R_net_0 : bit;
SIGNAL tmpFB_0__RGB_R_net_0 : bit;
SIGNAL tmpIO_0__RGB_R_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_R_net_0 : bit;
SIGNAL tmpOE__RGB_G_net_0 : bit;
SIGNAL tmpFB_0__RGB_G_net_0 : bit;
SIGNAL tmpIO_0__RGB_G_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_G_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_G_net_0 : bit;
SIGNAL tmpOE__RGB_B_net_0 : bit;
SIGNAL tmpFB_0__RGB_B_net_0 : bit;
SIGNAL tmpIO_0__RGB_B_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_B_net_0 : bit;
SIGNAL \PWM_Red:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Red:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Red:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Red:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Red:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Red:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Red:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Red:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Red:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Red:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Red:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Red:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Red:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Red:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Red:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Red:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Red:Net_101\ : bit;
SIGNAL \PWM_Red:Net_96\ : bit;
SIGNAL Net_562 : bit;
SIGNAL Net_563 : bit;
SIGNAL \PWM_Red:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:b_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODIN8_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODIN8_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_557 : bit;
SIGNAL \PWM_Red:Net_55\ : bit;
SIGNAL Net_565 : bit;
SIGNAL \PWM_Red:Net_113\ : bit;
SIGNAL \PWM_Red:Net_107\ : bit;
SIGNAL \PWM_Red:Net_114\ : bit;
SIGNAL \PWM_Green:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Green:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Green:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Green:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Green:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Green:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Green:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Green:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Green:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Green:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Green:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Green:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Green:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Green:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Green:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Green:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Green:Net_101\ : bit;
SIGNAL \PWM_Green:Net_96\ : bit;
SIGNAL Net_1565 : bit;
SIGNAL Net_1566 : bit;
SIGNAL \PWM_Green:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:b_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODIN9_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODIN9_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_10_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1561 : bit;
SIGNAL \PWM_Green:Net_55\ : bit;
SIGNAL Net_1568 : bit;
SIGNAL \PWM_Green:Net_113\ : bit;
SIGNAL \PWM_Green:Net_107\ : bit;
SIGNAL \PWM_Green:Net_114\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Yellow:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Yellow:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Yellow:Net_101\ : bit;
SIGNAL \PWM_Yellow:Net_96\ : bit;
SIGNAL Net_1056 : bit;
SIGNAL Net_1057 : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_31\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_30\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_29\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_28\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_27\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_26\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_25\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_24\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_23\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_22\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_21\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_20\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_19\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_18\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_17\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_16\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_15\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_14\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_13\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_12\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_11\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_10\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_9\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_8\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_7\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_6\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_5\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_4\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_3\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:b_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_31\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_30\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_29\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_28\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_27\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_26\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_25\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_24\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_23\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_22\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_21\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_20\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_19\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_18\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_17\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_16\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_15\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_14\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_13\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_12\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_11\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_10\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_9\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_8\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_7\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_6\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_5\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_4\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_3\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODIN10_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODIN10_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_31\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_30\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_29\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_28\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_27\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_26\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_25\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_24\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_23\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_22\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_21\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_20\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_19\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_18\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_17\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_16\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_15\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_14\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_13\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_12\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_11\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_10\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_9\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_8\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_7\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_6\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_5\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_4\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_3\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_31\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_31\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_30\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_30\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_29\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_29\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_28\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_28\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_27\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_27\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_26\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_26\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_25\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_25\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_24\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_24\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_23\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_23\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_22\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_22\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_21\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_21\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_20\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_20\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_19\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_19\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_18\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_18\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_17\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_17\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_16\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_16\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_15\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_15\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_14\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_14\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_13\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_13\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_12\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_12\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_11\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_11\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_10\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_10\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_9\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_9\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_8\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_8\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_7\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_7\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_6\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_6\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_5\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_5\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_4\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_4\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_3\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_3\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_11_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1051 : bit;
SIGNAL \PWM_Yellow:Net_55\ : bit;
SIGNAL Net_1059 : bit;
SIGNAL \PWM_Yellow:Net_113\ : bit;
SIGNAL \PWM_Yellow:Net_107\ : bit;
SIGNAL \PWM_Yellow:Net_114\ : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer_3secs:Net_260\ : bit;
SIGNAL \Timer_3secs:Net_266\ : bit;
SIGNAL \Timer_3secs:Net_51\ : bit;
SIGNAL \Timer_3secs:Net_261\ : bit;
SIGNAL \Timer_3secs:Net_57\ : bit;
SIGNAL Net_1712 : bit;
SIGNAL Net_1713 : bit;
SIGNAL \Timer_3secs:Net_102\ : bit;
SIGNAL \UART_LOG:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_LOG:BUART:txn\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_38D : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_last\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_last\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_last\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_last\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Yellow:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Pin_Button_4_net_0 <=  ('1') ;

Net_35 <= (not \UART_LOG:BUART:txn\);

\UART_LOG:BUART:counter_load_not\ <= ((not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\)
	OR \UART_LOG:BUART:tx_state_0\
	OR \UART_LOG:BUART:tx_state_1\);

\UART_LOG:BUART:tx_status_0\ <= ((not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_status_2\ <= (not \UART_LOG:BUART:tx_fifo_notfull\);

Net_38D <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_1\));

\UART_LOG:BUART:tx_bitclk\\D\ <= ((not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_bitclk_enable_pre\));

\UART_LOG:BUART:tx_mark\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_mark\));

\UART_LOG:BUART:tx_state_2\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_state_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_state_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_fifo_empty\ and not \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:txn\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_shift_out\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_shift_out\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_parity_bit\\D\ <= ((not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_parity_bit\)
	OR (not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_parity_bit\)
	OR \UART_LOG:BUART:tx_parity_bit\);

\UART_LOG:BUART:rx_counter_load\ <= ((not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

\UART_LOG:BUART:rx_state_stop1_reg\\D\ <= (not \UART_LOG:BUART:rx_state_2\
	OR not \UART_LOG:BUART:rx_state_3\
	OR \UART_LOG:BUART:rx_state_0\
	OR \UART_LOG:BUART:rx_state_1\);

\UART_LOG:BUART:pollcount_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_1\ and Net_31 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not Net_31 and \UART_LOG:BUART:pollcount_1\));

\UART_LOG:BUART:pollcount_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_0\ and Net_31)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not Net_31 and \UART_LOG:BUART:pollcount_0\));

\UART_LOG:BUART:rx_postpoll\ <= ((Net_31 and \UART_LOG:BUART:pollcount_0\)
	OR \UART_LOG:BUART:pollcount_1\);

\UART_LOG:BUART:rx_status_4\ <= ((\UART_LOG:BUART:rx_load_fifo\ and \UART_LOG:BUART:rx_fifofull\));

\UART_LOG:BUART:rx_status_5\ <= ((\UART_LOG:BUART:rx_fifonotempty\ and \UART_LOG:BUART:rx_state_stop1_reg\));

\UART_LOG:BUART:rx_stop_bit_error\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:pollcount_1\ and not Net_31 and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_load_fifo\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\));

\UART_LOG:BUART:rx_state_3\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_3\));

\UART_LOG:BUART:rx_state_2\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not Net_31 and \UART_LOG:BUART:rx_last\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_state_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\));

\UART_LOG:BUART:rx_state_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:pollcount_1\ and not Net_31 and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_count_6\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_last\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and Net_31));

\UART_LOG:BUART:rx_address_detected\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_address_detected\));

Net_67 <= (Net_69
	OR Net_70);

Net_75 <= (Net_76
	OR Net_77);

\RGB_PWM_red:PWMUDB:sc_kill_tmp\\D\ <= (not \RGB_PWM_red:PWMUDB:tc_i\);

\RGB_PWM_red:PWMUDB:dith_count_1\\D\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:tc_i\ and \RGB_PWM_red:PWMUDB:dith_count_0\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:tc_i\ and \RGB_PWM_red:PWMUDB:dith_count_1\));

\RGB_PWM_red:PWMUDB:dith_count_0\\D\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:tc_i\)
	OR (not \RGB_PWM_red:PWMUDB:tc_i\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

\RGB_PWM_red:PWMUDB:cmp1_status\ <= ((not \RGB_PWM_red:PWMUDB:prevCompare1\ and \RGB_PWM_red:PWMUDB:cmp1_less\));

\RGB_PWM_red:PWMUDB:status_2\ <= ((\RGB_PWM_red:PWMUDB:runmode_enable\ and \RGB_PWM_red:PWMUDB:tc_i\));

\RGB_PWM_red:PWMUDB:pwm_i\ <= ((\RGB_PWM_red:PWMUDB:runmode_enable\ and \RGB_PWM_red:PWMUDB:cmp1_less\));

\RGB_PWM_green:PWMUDB:sc_kill_tmp\\D\ <= (not \RGB_PWM_green:PWMUDB:tc_i\);

\RGB_PWM_green:PWMUDB:dith_count_1\\D\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:tc_i\ and \RGB_PWM_green:PWMUDB:dith_count_0\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:tc_i\ and \RGB_PWM_green:PWMUDB:dith_count_1\));

\RGB_PWM_green:PWMUDB:dith_count_0\\D\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:tc_i\)
	OR (not \RGB_PWM_green:PWMUDB:tc_i\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

\RGB_PWM_green:PWMUDB:cmp1_status\ <= ((not \RGB_PWM_green:PWMUDB:prevCompare1\ and \RGB_PWM_green:PWMUDB:cmp1_less\));

\RGB_PWM_green:PWMUDB:status_2\ <= ((\RGB_PWM_green:PWMUDB:runmode_enable\ and \RGB_PWM_green:PWMUDB:tc_i\));

\RGB_PWM_green:PWMUDB:pwm_i\ <= ((\RGB_PWM_green:PWMUDB:runmode_enable\ and \RGB_PWM_green:PWMUDB:cmp1_less\));

\RGB_PWM_blue:PWMUDB:sc_kill_tmp\\D\ <= (not \RGB_PWM_blue:PWMUDB:tc_i\);

\RGB_PWM_blue:PWMUDB:dith_count_1\\D\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:tc_i\ and \RGB_PWM_blue:PWMUDB:dith_count_0\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:tc_i\ and \RGB_PWM_blue:PWMUDB:dith_count_1\));

\RGB_PWM_blue:PWMUDB:dith_count_0\\D\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:tc_i\)
	OR (not \RGB_PWM_blue:PWMUDB:tc_i\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

\RGB_PWM_blue:PWMUDB:cmp1_status\ <= ((not \RGB_PWM_blue:PWMUDB:prevCompare1\ and \RGB_PWM_blue:PWMUDB:cmp1_less\));

\RGB_PWM_blue:PWMUDB:status_2\ <= ((\RGB_PWM_blue:PWMUDB:runmode_enable\ and \RGB_PWM_blue:PWMUDB:tc_i\));

\RGB_PWM_blue:PWMUDB:pwm_i\ <= ((\RGB_PWM_blue:PWMUDB:runmode_enable\ and \RGB_PWM_blue:PWMUDB:cmp1_less\));

\PWM_Red:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Red:PWMUDB:tc_i\);

\PWM_Red:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Red:PWMUDB:dith_count_1\ and \PWM_Red:PWMUDB:tc_i\ and \PWM_Red:PWMUDB:dith_count_0\)
	OR (not \PWM_Red:PWMUDB:dith_count_0\ and \PWM_Red:PWMUDB:dith_count_1\)
	OR (not \PWM_Red:PWMUDB:tc_i\ and \PWM_Red:PWMUDB:dith_count_1\));

\PWM_Red:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Red:PWMUDB:dith_count_0\ and \PWM_Red:PWMUDB:tc_i\)
	OR (not \PWM_Red:PWMUDB:tc_i\ and \PWM_Red:PWMUDB:dith_count_0\));

\PWM_Red:PWMUDB:tc_i_reg\\D\ <= ((\PWM_Red:PWMUDB:runmode_enable\ and \PWM_Red:PWMUDB:tc_i\));

\PWM_Red:PWMUDB:pwm_i\ <= ((\PWM_Red:PWMUDB:runmode_enable\ and \PWM_Red:PWMUDB:cmp1_less\));

\PWM_Green:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Green:PWMUDB:tc_i\);

\PWM_Green:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Green:PWMUDB:dith_count_1\ and \PWM_Green:PWMUDB:tc_i\ and \PWM_Green:PWMUDB:dith_count_0\)
	OR (not \PWM_Green:PWMUDB:dith_count_0\ and \PWM_Green:PWMUDB:dith_count_1\)
	OR (not \PWM_Green:PWMUDB:tc_i\ and \PWM_Green:PWMUDB:dith_count_1\));

\PWM_Green:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Green:PWMUDB:dith_count_0\ and \PWM_Green:PWMUDB:tc_i\)
	OR (not \PWM_Green:PWMUDB:tc_i\ and \PWM_Green:PWMUDB:dith_count_0\));

\PWM_Green:PWMUDB:tc_i_reg\\D\ <= ((\PWM_Green:PWMUDB:runmode_enable\ and \PWM_Green:PWMUDB:tc_i\));

\PWM_Green:PWMUDB:pwm_i\ <= ((\PWM_Green:PWMUDB:runmode_enable\ and \PWM_Green:PWMUDB:cmp1_less\));

\PWM_Yellow:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Yellow:PWMUDB:tc_i\);

\PWM_Yellow:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Yellow:PWMUDB:dith_count_1\ and \PWM_Yellow:PWMUDB:tc_i\ and \PWM_Yellow:PWMUDB:dith_count_0\)
	OR (not \PWM_Yellow:PWMUDB:dith_count_0\ and \PWM_Yellow:PWMUDB:dith_count_1\)
	OR (not \PWM_Yellow:PWMUDB:tc_i\ and \PWM_Yellow:PWMUDB:dith_count_1\));

\PWM_Yellow:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Yellow:PWMUDB:dith_count_0\ and \PWM_Yellow:PWMUDB:tc_i\)
	OR (not \PWM_Yellow:PWMUDB:tc_i\ and \PWM_Yellow:PWMUDB:dith_count_0\));

\PWM_Yellow:PWMUDB:tc_i_reg\\D\ <= ((\PWM_Yellow:PWMUDB:runmode_enable\ and \PWM_Yellow:PWMUDB:tc_i\));

\PWM_Yellow:PWMUDB:pwm_i\ <= ((\PWM_Yellow:PWMUDB:runmode_enable\ and \PWM_Yellow:PWMUDB:cmp1_less\));

Pin_Button_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"286a137b-5870-4b75-8a8f-8c3d6c6912ee",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>(zero),
		fb=>Net_70,
		analog=>(open),
		io=>(tmpIO_0__Pin_Button_4_net_0),
		siovref=>(tmpSIOVREF__Pin_Button_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Button_4_net_0);
Pin_Button_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>(zero),
		fb=>Net_69,
		analog=>(open),
		io=>(tmpIO_0__Pin_Button_3_net_0),
		siovref=>(tmpSIOVREF__Pin_Button_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Button_3_net_0);
isr_button_press:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_75);
Pin_Button_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fa95efe1-7e24-4356-a199-21412ea7c735",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>(zero),
		fb=>Net_77,
		analog=>(open),
		io=>(tmpIO_0__Pin_Button_2_net_0),
		siovref=>(tmpSIOVREF__Pin_Button_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Button_2_net_0);
Pin_Button_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"82259303-1fa2-49db-930d-996f7892687f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>(zero),
		fb=>Net_76,
		analog=>(open),
		io=>(tmpIO_0__Pin_Button_1_net_0),
		siovref=>(tmpSIOVREF__Pin_Button_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Button_1_net_0);
\SevenSeg_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_25, Net_24, Net_23, Net_22,
			Net_21, Net_20, Net_19, Net_18));
Pin_7_seg_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0f621ea-31af-4d14-934d-d330f344086c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_18,
		fb=>(tmpFB_0__Pin_7_seg_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_seg_A_net_0),
		siovref=>(tmpSIOVREF__Pin_7_seg_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_seg_A_net_0);
Pin_7_seg_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dd6660bd-a2b9-45e5-9621-f4ca6e994a11",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_19,
		fb=>(tmpFB_0__Pin_7_seg_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_seg_B_net_0),
		siovref=>(tmpSIOVREF__Pin_7_seg_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_seg_B_net_0);
Pin_7_seg_C:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e503629d-3a34-4302-89e4-5c4e3b3e324e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_20,
		fb=>(tmpFB_0__Pin_7_seg_C_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_seg_C_net_0),
		siovref=>(tmpSIOVREF__Pin_7_seg_C_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_seg_C_net_0);
Pin_7_seg_D:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fa8fd02d-f1b5-4ac8-a406-4b164f05db6d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_21,
		fb=>(tmpFB_0__Pin_7_seg_D_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_seg_D_net_0),
		siovref=>(tmpSIOVREF__Pin_7_seg_D_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_seg_D_net_0);
Pin_7_seg_E:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d0c25dcd-a788-4117-a49f-78f1ab236ad3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_22,
		fb=>(tmpFB_0__Pin_7_seg_E_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_seg_E_net_0),
		siovref=>(tmpSIOVREF__Pin_7_seg_E_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_seg_E_net_0);
Pin_7_seg_F:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c098e67-24ac-48c3-9193-db75d4635137",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_23,
		fb=>(tmpFB_0__Pin_7_seg_F_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_seg_F_net_0),
		siovref=>(tmpSIOVREF__Pin_7_seg_F_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_seg_F_net_0);
Pin_7_seg_G:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8416528f-99c3-4b8b-b951-a5cee76b7557",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_24,
		fb=>(tmpFB_0__Pin_7_seg_G_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_seg_G_net_0),
		siovref=>(tmpSIOVREF__Pin_7_seg_G_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_seg_G_net_0);
Pin_7_seg_DP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d8aba0f-69b0-4781-bdec-482272ee418d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_25,
		fb=>(tmpFB_0__Pin_7_seg_DP_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_seg_DP_net_0),
		siovref=>(tmpSIOVREF__Pin_7_seg_DP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_seg_DP_net_0);
Pin_Sel_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b6e4bd1-4584-4223-b0d3-08cbdf4283f5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Sel_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Sel_A_net_0),
		siovref=>(tmpSIOVREF__Pin_Sel_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Sel_A_net_0);
\UART_LOG:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_39);
\UART_LOG:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_LOG:Net_9\,
		dig_domain_out=>open);
\UART_LOG:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_LOG:Net_9\,
		enable=>tmpOE__Pin_Button_4_net_0,
		clock_out=>\UART_LOG:BUART:clock_op\);
\UART_LOG:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(\UART_LOG:BUART:tx_state_1\, \UART_LOG:BUART:tx_state_0\, \UART_LOG:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_LOG:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_LOG:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_LOG:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_LOG:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_LOG:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_LOG:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_LOG:BUART:sc_out_7\, \UART_LOG:BUART:sc_out_6\, \UART_LOG:BUART:sc_out_5\, \UART_LOG:BUART:sc_out_4\,
			\UART_LOG:BUART:sc_out_3\, \UART_LOG:BUART:sc_out_2\, \UART_LOG:BUART:sc_out_1\, \UART_LOG:BUART:sc_out_0\));
\UART_LOG:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clock=>\UART_LOG:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_LOG:BUART:tx_fifo_notfull\,
			\UART_LOG:BUART:tx_status_2\, \UART_LOG:BUART:tx_fifo_empty\, \UART_LOG:BUART:tx_status_0\),
		interrupt=>Net_39);
\UART_LOG:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(\UART_LOG:BUART:rx_state_1\, \UART_LOG:BUART:rx_state_0\, \UART_LOG:BUART:rx_bitclk_enable\),
		route_si=>\UART_LOG:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_LOG:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_LOG:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_LOG:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_LOG:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_LOG:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_LOG:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_LOG:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_LOG:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_LOG:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_LOG:BUART:clock_op\,
		reset=>\UART_LOG:BUART:reset_reg\,
		load=>\UART_LOG:BUART:rx_counter_load\,
		enable=>tmpOE__Pin_Button_4_net_0,
		count=>(\UART_LOG:BUART:rx_count_6\, \UART_LOG:BUART:rx_count_5\, \UART_LOG:BUART:rx_count_4\, \UART_LOG:BUART:rx_count_3\,
			\UART_LOG:BUART:rx_count_2\, \UART_LOG:BUART:rx_count_1\, \UART_LOG:BUART:rx_count_0\),
		tc=>\UART_LOG:BUART:rx_count7_tc\);
\UART_LOG:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clock=>\UART_LOG:BUART:clock_op\,
		status=>(zero, \UART_LOG:BUART:rx_status_5\, \UART_LOG:BUART:rx_status_4\, \UART_LOG:BUART:rx_status_3\,
			\UART_LOG:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_LOG:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>(zero),
		fb=>Net_31,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_35,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
isr_start_game:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_67);
\RGB_PWM_red:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2140,
		enable=>tmpOE__Pin_Button_4_net_0,
		clock_out=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\);
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		control=>(\RGB_PWM_red:PWMUDB:control_7\, \RGB_PWM_red:PWMUDB:control_6\, \RGB_PWM_red:PWMUDB:control_5\, \RGB_PWM_red:PWMUDB:control_4\,
			\RGB_PWM_red:PWMUDB:control_3\, \RGB_PWM_red:PWMUDB:control_2\, \RGB_PWM_red:PWMUDB:control_1\, \RGB_PWM_red:PWMUDB:control_0\));
\RGB_PWM_red:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \RGB_PWM_red:PWMUDB:status_5\, zero, \RGB_PWM_red:PWMUDB:status_3\,
			\RGB_PWM_red:PWMUDB:status_2\, \RGB_PWM_red:PWMUDB:status_1\, \RGB_PWM_red:PWMUDB:status_0\),
		interrupt=>\RGB_PWM_red:Net_55\);
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RGB_PWM_red:PWMUDB:tc_i\, \RGB_PWM_red:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RGB_PWM_red:PWMUDB:cmp1_eq\,
		cl0=>\RGB_PWM_red:PWMUDB:cmp1_less\,
		z0=>\RGB_PWM_red:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\RGB_PWM_red:PWMUDB:cmp2_eq\,
		cl1=>\RGB_PWM_red:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RGB_PWM_red:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\RGB_PWM_red:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Yellow_Led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bb6dabf1-f91c-46be-b950-47ac64d4a443",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_1055,
		fb=>(tmpFB_0__Yellow_Led_net_0),
		analog=>(open),
		io=>(tmpIO_0__Yellow_Led_net_0),
		siovref=>(tmpSIOVREF__Yellow_Led_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Yellow_Led_net_0);
Green_Led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f36c304c-eced-474e-93b1-c1fb437a8c4f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_989,
		fb=>(tmpFB_0__Green_Led_net_0),
		analog=>(open),
		io=>(tmpIO_0__Green_Led_net_0),
		siovref=>(tmpSIOVREF__Green_Led_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Green_Led_net_0);
Red_Led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_561,
		fb=>(tmpFB_0__Red_Led_net_0),
		analog=>(open),
		io=>(tmpIO_0__Red_Led_net_0),
		siovref=>(tmpSIOVREF__Red_Led_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Red_Led_net_0);
\RGB_PWM_green:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2140,
		enable=>tmpOE__Pin_Button_4_net_0,
		clock_out=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\);
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		control=>(\RGB_PWM_green:PWMUDB:control_7\, \RGB_PWM_green:PWMUDB:control_6\, \RGB_PWM_green:PWMUDB:control_5\, \RGB_PWM_green:PWMUDB:control_4\,
			\RGB_PWM_green:PWMUDB:control_3\, \RGB_PWM_green:PWMUDB:control_2\, \RGB_PWM_green:PWMUDB:control_1\, \RGB_PWM_green:PWMUDB:control_0\));
\RGB_PWM_green:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \RGB_PWM_green:PWMUDB:status_5\, zero, \RGB_PWM_green:PWMUDB:status_3\,
			\RGB_PWM_green:PWMUDB:status_2\, \RGB_PWM_green:PWMUDB:status_1\, \RGB_PWM_green:PWMUDB:status_0\),
		interrupt=>\RGB_PWM_green:Net_55\);
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RGB_PWM_green:PWMUDB:tc_i\, \RGB_PWM_green:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RGB_PWM_green:PWMUDB:cmp1_eq\,
		cl0=>\RGB_PWM_green:PWMUDB:cmp1_less\,
		z0=>\RGB_PWM_green:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\RGB_PWM_green:PWMUDB:cmp2_eq\,
		cl1=>\RGB_PWM_green:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RGB_PWM_green:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\RGB_PWM_green:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\RGB_PWM_blue:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2140,
		enable=>tmpOE__Pin_Button_4_net_0,
		clock_out=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\);
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		control=>(\RGB_PWM_blue:PWMUDB:control_7\, \RGB_PWM_blue:PWMUDB:control_6\, \RGB_PWM_blue:PWMUDB:control_5\, \RGB_PWM_blue:PWMUDB:control_4\,
			\RGB_PWM_blue:PWMUDB:control_3\, \RGB_PWM_blue:PWMUDB:control_2\, \RGB_PWM_blue:PWMUDB:control_1\, \RGB_PWM_blue:PWMUDB:control_0\));
\RGB_PWM_blue:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \RGB_PWM_blue:PWMUDB:status_5\, zero, \RGB_PWM_blue:PWMUDB:status_3\,
			\RGB_PWM_blue:PWMUDB:status_2\, \RGB_PWM_blue:PWMUDB:status_1\, \RGB_PWM_blue:PWMUDB:status_0\),
		interrupt=>\RGB_PWM_blue:Net_55\);
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RGB_PWM_blue:PWMUDB:tc_i\, \RGB_PWM_blue:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RGB_PWM_blue:PWMUDB:cmp1_eq\,
		cl0=>\RGB_PWM_blue:PWMUDB:cmp1_less\,
		z0=>\RGB_PWM_blue:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\RGB_PWM_blue:PWMUDB:cmp2_eq\,
		cl1=>\RGB_PWM_blue:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RGB_PWM_blue:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\RGB_PWM_blue:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c7663d5d-9e8f-4b51-a880-aa19c45ba3f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2140,
		dig_domain_out=>open);
RGB_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"41c322b4-f405-4b2d-88d0-cb7368fe72f5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_187,
		fb=>(tmpFB_0__RGB_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_R_net_0),
		siovref=>(tmpSIOVREF__RGB_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_R_net_0);
RGB_G:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b80c4dc-091d-4173-bc95-89a94bd49adf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_215,
		fb=>(tmpFB_0__RGB_G_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_G_net_0),
		siovref=>(tmpSIOVREF__RGB_G_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_G_net_0);
RGB_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"78d0aba5-7b59-4999-875e-173c644dad08",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Button_4_net_0),
		y=>Net_2097,
		fb=>(tmpFB_0__RGB_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_B_net_0),
		siovref=>(tmpSIOVREF__RGB_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_Button_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_Button_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_B_net_0);
\PWM_Red:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2140,
		enable=>tmpOE__Pin_Button_4_net_0,
		clock_out=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\);
\PWM_Red:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Red:PWMUDB:control_7\, \PWM_Red:PWMUDB:control_6\, \PWM_Red:PWMUDB:control_5\, \PWM_Red:PWMUDB:control_4\,
			\PWM_Red:PWMUDB:control_3\, \PWM_Red:PWMUDB:control_2\, \PWM_Red:PWMUDB:control_1\, \PWM_Red:PWMUDB:control_0\));
\PWM_Red:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Red:PWMUDB:tc_i\, \PWM_Red:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Red:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Red:PWMUDB:cmp1_less\,
		z0=>\PWM_Red:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Red:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Red:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Red:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Red:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_Green:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2140,
		enable=>tmpOE__Pin_Button_4_net_0,
		clock_out=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\);
\PWM_Green:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Green:PWMUDB:control_7\, \PWM_Green:PWMUDB:control_6\, \PWM_Green:PWMUDB:control_5\, \PWM_Green:PWMUDB:control_4\,
			\PWM_Green:PWMUDB:control_3\, \PWM_Green:PWMUDB:control_2\, \PWM_Green:PWMUDB:control_1\, \PWM_Green:PWMUDB:control_0\));
\PWM_Green:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Green:PWMUDB:tc_i\, \PWM_Green:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Green:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Green:PWMUDB:cmp1_less\,
		z0=>\PWM_Green:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Green:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Green:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Green:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Green:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_Yellow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2140,
		enable=>tmpOE__Pin_Button_4_net_0,
		clock_out=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\);
\PWM_Yellow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Yellow:PWMUDB:control_7\, \PWM_Yellow:PWMUDB:control_6\, \PWM_Yellow:PWMUDB:control_5\, \PWM_Yellow:PWMUDB:control_4\,
			\PWM_Yellow:PWMUDB:control_3\, \PWM_Yellow:PWMUDB:control_2\, \PWM_Yellow:PWMUDB:control_1\, \PWM_Yellow:PWMUDB:control_0\));
\PWM_Yellow:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Yellow:PWMUDB:tc_i\, \PWM_Yellow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Yellow:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Yellow:PWMUDB:cmp1_less\,
		z0=>\PWM_Yellow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Yellow:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Yellow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Yellow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Yellow:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Timer_3secs:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>zero,
		enable=>tmpOE__Pin_Button_4_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_3secs:Net_51\,
		compare=>\Timer_3secs:Net_261\,
		interrupt=>Net_1712);
isr_3secs:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1712);
\UART_LOG:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:reset_reg\);
\UART_LOG:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:txn\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:txn\);
\UART_LOG:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_1\);
\UART_LOG:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_0\);
\UART_LOG:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_2\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_2\);
Net_38:cy_dff
	PORT MAP(d=>Net_38D,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>Net_38);
\UART_LOG:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_bitclk\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_bitclk\);
\UART_LOG:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_ctrl_mark_last\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_ctrl_mark_last\);
\UART_LOG:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_mark\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_mark\);
\UART_LOG:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_parity_bit\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_parity_bit\);
\UART_LOG:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_1\);
\UART_LOG:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_0\);
\UART_LOG:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_load_fifo\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_load_fifo\);
\UART_LOG:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_3\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_3\);
\UART_LOG:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_2\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_2\);
\UART_LOG:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_bitclk_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_bitclk_enable\);
\UART_LOG:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_stop1_reg\);
\UART_LOG:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:pollcount_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:pollcount_1\);
\UART_LOG:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:pollcount_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:pollcount_0\);
\UART_LOG:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_markspace_status\);
\UART_LOG:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_status_2\);
\UART_LOG:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_status_3\);
\UART_LOG:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_addr_match_status\);
\UART_LOG:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_markspace_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_markspace_pre\);
\UART_LOG:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_parity_error_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_parity_error_pre\);
\UART_LOG:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_break_status\);
\UART_LOG:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_address_detected\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_address_detected\);
\UART_LOG:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_last\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_last\);
\UART_LOG:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_parity_bit\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_parity_bit\);
\RGB_PWM_red:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:min_kill_reg\);
\RGB_PWM_red:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:prevCapture\);
\RGB_PWM_red:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:trig_last\);
\RGB_PWM_red:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:runmode_enable\);
\RGB_PWM_red:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:sc_kill_tmp\\D\,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:sc_kill_tmp\);
\RGB_PWM_red:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:ltch_kill_reg\);
\RGB_PWM_red:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:dith_count_1\);
\RGB_PWM_red:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:dith_count_0\);
\RGB_PWM_red:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:cmp1_less\,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:prevCompare1\);
\RGB_PWM_red:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:status_0\);
\RGB_PWM_red:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:status_1\);
\RGB_PWM_red:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:status_5\);
\RGB_PWM_red:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:pwm_i\,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_187);
\RGB_PWM_red:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:pwm1_i_reg\);
\RGB_PWM_red:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:pwm2_i_reg\);
\RGB_PWM_red:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:status_2\,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:tc_i_reg\);
\RGB_PWM_green:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:min_kill_reg\);
\RGB_PWM_green:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:prevCapture\);
\RGB_PWM_green:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:trig_last\);
\RGB_PWM_green:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:runmode_enable\);
\RGB_PWM_green:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:sc_kill_tmp\\D\,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:sc_kill_tmp\);
\RGB_PWM_green:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:ltch_kill_reg\);
\RGB_PWM_green:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:dith_count_1\);
\RGB_PWM_green:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:dith_count_0\);
\RGB_PWM_green:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:cmp1_less\,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:prevCompare1\);
\RGB_PWM_green:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:status_0\);
\RGB_PWM_green:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:status_1\);
\RGB_PWM_green:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:status_5\);
\RGB_PWM_green:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:pwm_i\,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_215);
\RGB_PWM_green:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:pwm1_i_reg\);
\RGB_PWM_green:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:pwm2_i_reg\);
\RGB_PWM_green:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:status_2\,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:tc_i_reg\);
\RGB_PWM_blue:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:min_kill_reg\);
\RGB_PWM_blue:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:prevCapture\);
\RGB_PWM_blue:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:trig_last\);
\RGB_PWM_blue:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:runmode_enable\);
\RGB_PWM_blue:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:sc_kill_tmp\\D\,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:sc_kill_tmp\);
\RGB_PWM_blue:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:ltch_kill_reg\);
\RGB_PWM_blue:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:dith_count_1\);
\RGB_PWM_blue:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:dith_count_0\);
\RGB_PWM_blue:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:cmp1_less\,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:prevCompare1\);
\RGB_PWM_blue:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:status_0\);
\RGB_PWM_blue:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:status_1\);
\RGB_PWM_blue:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:status_5\);
\RGB_PWM_blue:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:pwm_i\,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2097);
\RGB_PWM_blue:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:pwm1_i_reg\);
\RGB_PWM_blue:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:pwm2_i_reg\);
\RGB_PWM_blue:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:status_2\,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:tc_i_reg\);
\PWM_Red:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:min_kill_reg\);
\PWM_Red:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:prevCapture\);
\PWM_Red:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:trig_last\);
\PWM_Red:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Red:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:runmode_enable\);
\PWM_Red:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Red:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:sc_kill_tmp\);
\PWM_Red:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:ltch_kill_reg\);
\PWM_Red:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Red:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:dith_count_1\);
\PWM_Red:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Red:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:dith_count_0\);
\PWM_Red:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Red:PWMUDB:pwm_i\,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_561);
\PWM_Red:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:pwm1_i_reg\);
\PWM_Red:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:pwm2_i_reg\);
\PWM_Red:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Red:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:tc_i_reg\);
\PWM_Green:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:min_kill_reg\);
\PWM_Green:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:prevCapture\);
\PWM_Green:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:trig_last\);
\PWM_Green:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Green:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:runmode_enable\);
\PWM_Green:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Green:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:sc_kill_tmp\);
\PWM_Green:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:ltch_kill_reg\);
\PWM_Green:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Green:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:dith_count_1\);
\PWM_Green:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Green:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:dith_count_0\);
\PWM_Green:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Green:PWMUDB:pwm_i\,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_989);
\PWM_Green:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:pwm1_i_reg\);
\PWM_Green:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:pwm2_i_reg\);
\PWM_Green:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Green:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:tc_i_reg\);
\PWM_Yellow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:min_kill_reg\);
\PWM_Yellow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:prevCapture\);
\PWM_Yellow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:trig_last\);
\PWM_Yellow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Yellow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:runmode_enable\);
\PWM_Yellow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Yellow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:sc_kill_tmp\);
\PWM_Yellow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Pin_Button_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:ltch_kill_reg\);
\PWM_Yellow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Yellow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:dith_count_1\);
\PWM_Yellow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Yellow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:dith_count_0\);
\PWM_Yellow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Yellow:PWMUDB:pwm_i\,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1055);
\PWM_Yellow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:pwm1_i_reg\);
\PWM_Yellow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:pwm2_i_reg\);
\PWM_Yellow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Yellow:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_Yellow:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Yellow:PWMUDB:tc_i_reg\);

END R_T_L;
