{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509492383920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509492383925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 00:26:23 2017 " "Processing started: Wed Nov 01 00:26:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509492383925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492383925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c Decay_Delay " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c Decay_Delay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492383925 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492384438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509492384494 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc2.qsys " "Elaborating Qsys system entity \"adc2.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492396624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:41 Progress: Loading KPCDASS2017/adc2.qsys " "2017.11.01.00:26:41 Progress: Loading KPCDASS2017/adc2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492401786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:42 Progress: Reading input file " "2017.11.01.00:26:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492402293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:42 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.11.01.00:26:42 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492402380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:43 Progress: Parameterizing module clk_0 " "2017.11.01.00:26:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492403413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:43 Progress: Adding modular_adc_0 \[altera_modular_adc 17.0\] " "2017.11.01.00:26:43 Progress: Adding modular_adc_0 \[altera_modular_adc 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492403415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:43 Progress: Parameterizing module modular_adc_0 " "2017.11.01.00:26:43 Progress: Parameterizing module modular_adc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492403805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:43 Progress: Building connections " "2017.11.01.00:26:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492403814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:43 Progress: Parameterizing connections " "2017.11.01.00:26:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492403850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:43 Progress: Validating " "2017.11.01.00:26:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492403851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:45 Progress: Done reading input file " "2017.11.01.00:26:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492405642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc2: Generating adc2 \"adc2\" for QUARTUS_SYNTH " "Adc2: Generating adc2 \"adc2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492407056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modular_adc_0: \"adc2\" instantiated altera_modular_adc \"modular_adc_0\" " "Modular_adc_0: \"adc2\" instantiated altera_modular_adc \"modular_adc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492408041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"adc2\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"adc2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492408138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492408167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sequencer_internal: \"modular_adc_0\" instantiated altera_modular_adc_sequencer \"sequencer_internal\" " "Sequencer_internal: \"modular_adc_0\" instantiated altera_modular_adc_sequencer \"sequencer_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492408210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc2: Done \"adc2\" with 5 modules, 15 files " "Adc2: Done \"adc2\" with 5 modules, 15 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492408234 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc2.qsys " "Finished elaborating Qsys system entity \"adc2.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492409017 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc.qsys " "Elaborating Qsys system entity \"adc.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492409025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:54 Progress: Loading KPCDASS2017/adc.qsys " "2017.11.01.00:26:54 Progress: Loading KPCDASS2017/adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492414205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:54 Progress: Reading input file " "2017.11.01.00:26:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492414710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:54 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.11.01.00:26:54 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492414796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:55 Progress: Parameterizing module clk_0 " "2017.11.01.00:26:55 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492415801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:55 Progress: Adding modular_adc_0 \[altera_modular_adc 17.0\] " "2017.11.01.00:26:55 Progress: Adding modular_adc_0 \[altera_modular_adc 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492415805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:56 Progress: Parameterizing module modular_adc_0 " "2017.11.01.00:26:56 Progress: Parameterizing module modular_adc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492416209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:56 Progress: Building connections " "2017.11.01.00:26:56 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492416222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:56 Progress: Parameterizing connections " "2017.11.01.00:26:56 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492416268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:56 Progress: Validating " "2017.11.01.00:26:56 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492416269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.01.00:26:58 Progress: Done reading input file " "2017.11.01.00:26:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492418011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc: Generating adc \"adc\" for QUARTUS_SYNTH " "Adc: Generating adc \"adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492419429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modular_adc_0: \"adc\" instantiated altera_modular_adc \"modular_adc_0\" " "Modular_adc_0: \"adc\" instantiated altera_modular_adc \"modular_adc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492420438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"adc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"adc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492420532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492420557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sequencer_internal: \"modular_adc_0\" instantiated altera_modular_adc_sequencer \"sequencer_internal\" " "Sequencer_internal: \"modular_adc_0\" instantiated altera_modular_adc_sequencer \"sequencer_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492420599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc: Done \"adc\" with 5 modules, 15 files " "Adc: Done \"adc\" with 5 modules, 15 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492420622 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc.qsys " "Finished elaborating Qsys system entity \"adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492421433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "V/lfsr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ROM " "Found entity 1: SPI_ROM" {  } { { "V/SPI_ROM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RAM " "Found entity 1: SPI_RAM" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sound_to_mtl2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOUND_TO_MTL2 " "Found entity 1: SOUND_TO_MTL2" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/peak_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/peak_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEAK_DELAY " "Found entity 1: PEAK_DELAY" {  } { { "V/PEAK_DELAY.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYS_CLK sys_clk MAX10_ADC.v(2) " "Verilog HDL Declaration information at MAX10_ADC.v(2): object \"SYS_CLK\" differs only in case from object \"sys_clk\" in the same scope" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509492421550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/max10_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/max10_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC " "Found entity 1: MAX10_ADC" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2s_assess.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2s_assess.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_ASSESS " "Found entity 1: I2S_ASSESS" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dac16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/dac16.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC16 " "Found entity 1: DAC16" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_srce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_srce.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SRCE " "Found entity 1: AUDIO_SRCE" {  } { { "V/AUDIO_SRCE.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_spi_ctl_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SPI_CTL_RD " "Found entity 1: AUDIO_SPI_CTL_RD" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_4096_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_4096_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_4096_32bit " "Found entity 1: ram_4096_32bit" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adc_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adc_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_SEG_LED " "Found entity 1: ADC_SEG_LED" {  } { { "V/ADC_SEG_LED.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/ADC_SEG_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kp_main.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kp_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_main " "Found entity 1: KP_main" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk.v 1 1 " "Found 1 design units, including 1 entities, in source file altclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclk " "Found entity 1: altclk" {  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/multi_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file v/multi_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_clk_div " "Found entity 1: multi_clk_div" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_buff/synthesis/clock_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_buff/synthesis/clock_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buff " "Found entity 1: clock_buff" {  } { { "clock_buff/synthesis/clock_buff.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/clock_buff.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buff_altclkctrl_0_sub " "Found entity 1: clock_buff_altclkctrl_0_sub" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421618 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_buff_altclkctrl_0 " "Found entity 2: clock_buff_altclkctrl_0" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421618 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/midi_input.v " "Can't analyze file -- file V/midi_input.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1509492421620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kp_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kp_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_delay " "Found entity 1: KP_delay" {  } { { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_delay " "Found entity 1: ram_delay" {  } { { "ram_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fasterfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fasterfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 newfilter " "Found entity 1: newfilter" {  } { { "V/fasterfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/fasterfilter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mainfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mainfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainfilter " "Found entity 1: mainfilter" {  } { { "V/mainfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/mainfilter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421628 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "kpfilter.v(14) " "Verilog HDL information at kpfilter.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1509492421630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kpfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kpfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kpfilter " "Found entity 1: kpfilter" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcpll.v 1 1 " "Found 1 design units, including 1 entities, in source file adcpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcpll " "Found entity 1: adcpll" {  } { { "adcpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adc_translate.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adc_translate.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_translate " "Found entity 1: adc_translate" {  } { { "V/adc_translate.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_translate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET sequencer.v(13) " "Verilog HDL Declaration information at sequencer.v(13): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "V/sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/sequencer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509492421638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "V/sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage.v 1 1 " "Found 1 design units, including 1 entities, in source file storage.v" { { "Info" "ISGN_ENTITY_NAME" "1 storage " "Found entity 1: storage" {  } { { "storage.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/storage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file kp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_top " "Found entity 1: KP_top" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1.v 1 1 " "Found 1 design units, including 1 entities, in source file adc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_1 " "Found entity 1: adc_1" {  } { { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421645 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "midi_input.v(55) " "Verilog HDL information at midi_input.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1509492421647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_input.v 1 1 " "Found 1 design units, including 1 entities, in source file midi_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 midi_adc_input " "Found entity 1: midi_adc_input" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/adc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/adc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2 " "Found entity 1: adc2" {  } { { "db/ip/adc2/adc2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/adc2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/adc2_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/adc2_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2_modular_adc_0 " "Found entity 1: adc2_modular_adc_0" {  } { { "db/ip/adc2/submodules/adc2_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/adc2_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/adc2/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/adc2/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1509492421662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "db/ip/adc2/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "db/ip/adc2/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "db/ip/adc2/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/adc2/submodules/altera_reset_controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/adc2/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/adc2/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/adc2/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/adc2/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/adc_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/adc_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0 " "Found entity 1: adc_modular_adc_0" {  } { { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1509492421691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/adc/submodules/altera_reset_controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492421714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492421714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KP_top " "Elaborating entity \"KP_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509492422067 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_0 KP_top.v(78) " "Verilog HDL warning at KP_top.v(78): object MEM_0 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509492422070 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_1 KP_top.v(79) " "Verilog HDL warning at KP_top.v(79): object MEM_1 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 79 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_2 KP_top.v(80) " "Verilog HDL warning at KP_top.v(80): object MEM_2 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 80 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_3 KP_top.v(81) " "Verilog HDL warning at KP_top.v(81): object MEM_3 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 81 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_4 KP_top.v(82) " "Verilog HDL warning at KP_top.v(82): object MEM_4 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 82 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_5 KP_top.v(83) " "Verilog HDL warning at KP_top.v(83): object MEM_5 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 83 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_DELAY KP_top.v(87) " "Verilog HDL warning at KP_top.v(87): object MEM_DELAY used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_filt KP_top.v(185) " "Verilog HDL or VHDL warning at KP_top.v(185): object \"sw_filt\" assigned a value but never read" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sub0 KP_top.v(330) " "Verilog HDL or VHDL warning at KP_top.v(330): object \"sub0\" assigned a value but never read" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 KP_top.v(190) " "Verilog HDL assignment warning at KP_top.v(190): truncated value with size 32 to match size of target (12)" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 KP_top.v(191) " "Verilog HDL assignment warning at KP_top.v(191): truncated value with size 32 to match size of target (7)" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_0 0 KP_top.v(78) " "Net \"MEM_0\" at KP_top.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_1 0 KP_top.v(79) " "Net \"MEM_1\" at KP_top.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_2 0 KP_top.v(80) " "Net \"MEM_2\" at KP_top.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_3 0 KP_top.v(81) " "Net \"MEM_3\" at KP_top.v(81) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_4 0 KP_top.v(82) " "Net \"MEM_4\" at KP_top.v(82) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_5 0 KP_top.v(83) " "Net \"MEM_5\" at KP_top.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_DELAY 0 KP_top.v(87) " "Net \"MEM_DELAY\" at KP_top.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509492422071 "|KP_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buff clock_buff:buff " "Elaborating entity \"clock_buff\" for hierarchy \"clock_buff:buff\"" {  } { { "KP_top.v" "buff" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buff_altclkctrl_0 clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clock_buff_altclkctrl_0\" for hierarchy \"clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\"" {  } { { "clock_buff/synthesis/clock_buff.v" "altclkctrl_0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/clock_buff.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buff_altclkctrl_0_sub clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component " "Elaborating entity \"clock_buff_altclkctrl_0_sub\" for hierarchy \"clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\"" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "clock_buff_altclkctrl_0_sub_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk altclk:clockyclock " "Elaborating entity \"altclk\" for hierarchy \"altclk:clockyclock\"" {  } { { "KP_top.v" "clockyclock" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altclk:clockyclock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altclk:clockyclock\|altpll:altpll_component\"" {  } { { "altclk.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altclk:clockyclock\|altpll:altpll_component " "Elaborated megafunction instantiation \"altclk:clockyclock\|altpll:altpll_component\"" {  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altclk:clockyclock\|altpll:altpll_component " "Instantiated megafunction \"altclk:clockyclock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422122 ""}  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492422122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altclk_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altclk_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclk_altpll2 " "Found entity 1: altclk_altpll2" {  } { { "db/altclk_altpll2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492422184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492422184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk_altpll2 altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated " "Elaborating entity \"altclk_altpll2\" for hierarchy \"altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_clk_div multi_clk_div:div " "Elaborating entity \"multi_clk_div\" for hierarchy \"multi_clk_div:div\"" {  } { { "KP_top.v" "div" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_adc_input midi_adc_input:solo_1 " "Elaborating entity \"midi_adc_input\" for hierarchy \"midi_adc_input:solo_1\"" {  } { { "KP_top.v" "solo_1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kpfilter midi_adc_input:solo_1\|kpfilter:initialadcfilt " "Elaborating entity \"kpfilter\" for hierarchy \"midi_adc_input:solo_1\|kpfilter:initialadcfilt\"" {  } { { "midi_input.v" "initialadcfilt" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_main KP_main:solo1 " "Elaborating entity \"KP_main\" for hierarchy \"KP_main:solo1\"" {  } { { "KP_top.v" "solo1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_4096_32bit KP_main:solo1\|ram_4096_32bit:shift_reg_ram " "Elaborating entity \"ram_4096_32bit\" for hierarchy \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\"" {  } { { "V/KP_main.v" "shift_reg_ram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422253 ""}  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492422253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggq1 " "Found entity 1: altsyncram_ggq1" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492422313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492422313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggq1 KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated " "Elaborating entity \"altsyncram_ggq1\" for hierarchy \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainfilter mainfilter:lpf_mix0 " "Elaborating entity \"mainfilter\" for hierarchy \"mainfilter:lpf_mix0\"" {  } { { "KP_top.v" "lpf_mix0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:noise_gen " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:noise_gen\"" {  } { { "KP_top.v" "noise_gen" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_SEG_LED ADC_SEG_LED:segR " "Elaborating entity \"ADC_SEG_LED\" for hierarchy \"ADC_SEG_LED:segR\"" {  } { { "KP_top.v" "segR" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_1 adc_1:adc1 " "Elaborating entity \"adc_1\" for hierarchy \"adc_1:adc1\"" {  } { { "KP_top.v" "adc1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcpll adc_1:adc1\|adcpll:adc_pll_inst " "Elaborating entity \"adcpll\" for hierarchy \"adc_1:adc1\|adcpll:adc_pll_inst\"" {  } { { "adc1.v" "adc_pll_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\"" {  } { { "adcpll.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\"" {  } { { "adcpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=adcpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=adcpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422421 ""}  } { { "adcpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492422421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/adcpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/adcpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcpll_altpll " "Found entity 1: adcpll_altpll" {  } { { "db/adcpll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/adcpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492422483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492422483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcpll_altpll adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated " "Elaborating entity \"adcpll_altpll\" for hierarchy \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer adc_1:adc1\|sequencer:sequencer_inst " "Elaborating entity \"sequencer\" for hierarchy \"adc_1:adc1\|sequencer:sequencer_inst\"" {  } { { "adc1.v" "sequencer_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storage adc_1:adc1\|storage:storage_inst_1 " "Elaborating entity \"storage\" for hierarchy \"adc_1:adc1\|storage:storage_inst_1\"" {  } { { "adc1.v" "storage_inst_1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc_1:adc1\|adc:adc_ext_storage_inst " "Elaborating entity \"adc\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\"" {  } { { "adc1.v" "adc_ext_storage_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_modular_adc_0 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_modular_adc_0\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\"" {  } { { "db/ip/adc/adc.v" "modular_adc_0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "db/ip/adc/submodules/adc_modular_adc_0.v" "control_internal" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509492422504 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422520 ""}  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492422520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492422743 ""}  } { { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492422743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492422799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492422799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492422812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492422812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492422826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492422826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492422881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492422881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492422943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492422943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492422944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492422999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492422999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "db/ip/adc/submodules/adc_modular_adc_0.v" "sequencer_internal" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/adc/adc.v" "rst_controller" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/adc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/adc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC16 DAC16:dac1 " "Elaborating entity \"DAC16\" for hierarchy \"DAC16:dac1\"" {  } { { "KP_top.v" "dac1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492423059 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "d scale_adc_filtadcfilt 7 24 " "Port \"d\" on the entity instantiation of \"scale_adc_filtadcfilt\" is connected to a signal of width 7. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "midi_input.v" "scale_adc_filtadcfilt" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 52 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1509492423311 "|KP_top|midi_adc_input:solo_1|kpfilter:scale_adc_filtadcfilt"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q scale_adc_filtadcfilt 7 24 " "Port \"q\" on the entity instantiation of \"scale_adc_filtadcfilt\" is connected to a signal of width 7. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "midi_input.v" "scale_adc_filtadcfilt" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1509492423311 "|KP_top|midi_adc_input:solo_1|kpfilter:scale_adc_filtadcfilt"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "d scale_adc_filtadcfilt 7 24 " "Port \"d\" on the entity instantiation of \"scale_adc_filtadcfilt\" is connected to a signal of width 7. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "midi_input.v" "scale_adc_filtadcfilt" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 52 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1509492423316 "|KP_top|midi_adc_input:solo_1|kpfilter:scale_adc_filtadcfilt"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q scale_adc_filtadcfilt 7 24 " "Port \"q\" on the entity instantiation of \"scale_adc_filtadcfilt\" is connected to a signal of width 7. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "midi_input.v" "scale_adc_filtadcfilt" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1509492423316 "|KP_top|midi_adc_input:solo_1|kpfilter:scale_adc_filtadcfilt"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[0\] " "Synthesized away node \"KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 326 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492423679 "|KP_top|KP_main:bass|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:solo2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[0\] " "Synthesized away node \"KP_main:solo2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 288 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492423679 "|KP_top|KP_main:solo2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509492423679 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509492423679 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[1\] " "Synthesized away node \"KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 326 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492423693 "|KP_top|KP_main:bass|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[2\] " "Synthesized away node \"KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 326 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492423693 "|KP_top|KP_main:bass|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[3\] " "Synthesized away node \"KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 326 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492423693 "|KP_top|KP_main:bass|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509492423693 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509492423693 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~0 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~0" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~1 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~1" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~2 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~2" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~3 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~3" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~4 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~4" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~5 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~5" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~6 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~6" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~7 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~7" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~8 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~8" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_2_in|clock_out~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out " "Found clock multiplexer midi_adc_input:solo_1\|clock_out" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~0 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~0" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~1 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~1" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~2 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~2" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~3 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~3" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~4 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~4" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~5 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~5" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~6 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~6" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~7 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~7" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~8 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~8" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492423873 "|KP_top|midi_adc_input:solo_1|clock_out~8"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1509492423873 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446619 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509492446619 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509492446619 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492446944 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509492446944 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509492446944 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|DAC16:dac1\|ST " "State machine \"\|KP_top\|DAC16:dac1\|ST\" will be implemented as a safe state machine." {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 10 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509492447785 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|ctrl_state " "State machine \"\|KP_top\|adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|ctrl_state\" will be implemented as a safe state machine." {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509492447786 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|adc_1:adc1\|sequencer:sequencer_inst\|CurrentState " "State machine \"\|KP_top\|adc_1:adc1\|sequencer:sequencer_inst\|CurrentState\" will be implemented as a safe state machine." {  } { { "V/sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/sequencer.v" 32 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509492447787 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|KP_main:bass\|KP_state " "State machine \"\|KP_top\|KP_main:bass\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509492447788 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|KP_main:solo2\|KP_state " "State machine \"\|KP_top\|KP_main:solo2\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509492447788 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|KP_main:solo1\|KP_state " "State machine \"\|KP_top\|KP_main:solo1\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509492447789 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~9 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~9" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492448268 "|KP_top|midi_adc_input:solo_2_in|clock_out~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~10 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~10" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492448268 "|KP_top|midi_adc_input:solo_2_in|clock_out~10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~9 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~9" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492448268 "|KP_top|midi_adc_input:solo_1|clock_out~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~10 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~10" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509492448268 "|KP_top|midi_adc_input:solo_1|clock_out~10"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1509492448268 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "midi_adc_input:solo_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"midi_adc_input:solo_1\|Mult0\"" {  } { { "midi_input.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492448734 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:solo2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:solo2\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492448734 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:solo2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:solo2\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492448734 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:solo1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:solo1\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492448734 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:solo1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:solo1\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492448734 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:bass\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:bass\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492448734 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:bass\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:bass\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492448734 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "midi_adc_input:solo_2_in\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"midi_adc_input:solo_2_in\|Mult0\"" {  } { { "midi_input.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492448734 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "midi_adc_input:bass_in\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"midi_adc_input:bass_in\|Mult0\"" {  } { { "midi_input.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492448734 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509492448734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492448784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "midi_adc_input:solo_1\|lpm_mult:Mult0 " "Instantiated megafunction \"midi_adc_input:solo_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492448784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492448784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492448784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492448784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492448784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492448784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492448784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492448784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492448784 ""}  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492448784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492448824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492448844 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492448875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_frg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492448928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492448928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492448935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492448942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492448997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492448997 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|altshift:external_latency_ffs midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492449015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:solo2\|lpm_mult:Mult0\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492449022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo2\|lpm_mult:Mult0 " "Instantiated megafunction \"KP_main:solo2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449022 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492449022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bfs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bfs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bfs " "Found entity 1: mult_bfs" {  } { { "db/mult_bfs.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mult_bfs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492449074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492449074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:solo2\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492449081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo2\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:solo2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449081 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492449081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509492449134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492449134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:solo1\|lpm_mult:Mult0\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492449141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo1\|lpm_mult:Mult0 " "Instantiated megafunction \"KP_main:solo1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449141 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492449141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:solo1\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492449149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo1\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:solo1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449149 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492449149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:bass\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:bass\|lpm_mult:Mult0\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492449156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:bass\|lpm_mult:Mult0 " "Instantiated megafunction \"KP_main:bass\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449156 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492449156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:bass\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:bass\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492449163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:bass\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:bass\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509492449163 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509492449163 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509492449947 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "129 " "Ignored 129 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "129 " "Ignored 129 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1509492450055 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1509492450055 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DAC_DATA " "Inserted always-enabled tri-state buffer between \"DAC_DATA\" and its non-tri-state driver." {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509492450082 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1509492450082 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509492450125 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509492450126 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DAC_DATA~synth " "Node \"DAC_DATA~synth\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492452125 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509492452125 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509492452125 "|KP_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509492452125 "|KP_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509492452125 "|KP_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1509492452125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509492452506 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1238 " "1238 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509492454340 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc2 19 " "Ignored 19 assignments for entity \"adc2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1509492454594 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc2_modular_adc_0 196 " "Ignored 196 assignments for entity \"adc2_modular_adc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1509492454594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/Decay_Delay.map.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/Decay_Delay.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492454752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 2 0 0 " "Adding 3 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509492455352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509492455352 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[3\] " "No output dependent on input pin \"GPIO\[3\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|GPIO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[4\] " "No output dependent on input pin \"GPIO\[4\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|GPIO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[5\] " "No output dependent on input pin \"GPIO\[5\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|GPIO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[6\] " "No output dependent on input pin \"GPIO\[6\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|GPIO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[7\] " "No output dependent on input pin \"GPIO\[7\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509492456006 "|KP_top|GPIO[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509492456006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6273 " "Implemented 6273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509492456007 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509492456007 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1509492456007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6128 " "Implemented 6128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509492456007 ""} { "Info" "ICUT_CUT_TM_RAMS" "67 " "Implemented 67 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509492456007 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1509492456007 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509492456007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509492456007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509492456137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 00:27:36 2017 " "Processing ended: Wed Nov 01 00:27:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509492456137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509492456137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509492456137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509492456137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1509492457746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509492457752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 00:27:37 2017 " "Processing started: Wed Nov 01 00:27:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509492457752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509492457752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adc_mic_lcd -c Decay_Delay " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adc_mic_lcd -c Decay_Delay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509492457752 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509492457878 ""}
{ "Info" "0" "" "Project  = adc_mic_lcd" {  } {  } 0 0 "Project  = adc_mic_lcd" 0 0 "Fitter" 0 0 1509492457879 ""}
{ "Info" "0" "" "Revision = Decay_Delay" {  } {  } 0 0 "Revision = Decay_Delay" 0 0 "Fitter" 0 0 1509492457879 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1509492458110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509492458137 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Decay_Delay 10M50DAF484I7G " "Selected device 10M50DAF484I7G for design \"Decay_Delay\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509492458204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509492458258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509492458258 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altclk_altpll2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll2.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509492458347 ""}  } { { "db/altclk_altpll2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll2.v" 44 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509492458347 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/adcpll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/adcpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509492458349 ""}  } { { "db/adcpll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/adcpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509492458349 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509492458616 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1509492458624 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C7G " "Device 10M50DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509492458886 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509492458886 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458900 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509492458900 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509492458901 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509492458901 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509492458901 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509492458901 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509492458902 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509492458902 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509492458906 ""}
{ "Info" "IFSAC_FSAC_CLKBUFS_ARE_MERGED" "" "Merged following Clock Control Blocks" { { "Info" "IFSAC_FSAC_TWO_CLOCK_BUFFERS_MERGED" "KP_main:solo2\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 KP_main:bass\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 " "Merged Clock Control Block KP_main:solo2\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 with KP_main:bass\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 2927 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176450 "Merged Clock Control Block %1!s! with %2!s!" 0 0 "Design Software" 0 -1 1509492458938 ""}  } {  } 0 176449 "Merged following Clock Control Blocks" 0 0 "Fitter" 0 -1 1509492458938 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1509492459500 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509492461081 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509492461081 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1509492461081 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509492461105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 9 ADC_CLK_10 port " "Ignored filter at adc_mic_lcd.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509492461105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509492461106 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509492461106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 12 MAX10_CLK3_50 port " "Ignored filter at adc_mic_lcd.sdc(12): MAX10_CLK3_50 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509492461106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509492461106 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509492461106 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1509492461108 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1509492461108 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1509492461108 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1509492461108 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509492461108 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509492461158 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509492461166 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509492461168 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div512 " "Node: multi_clk_div:div\|div512 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register midi_adc_input:solo_1\|note_number\[0\] multi_clk_div:div\|div512 " "Register midi_adc_input:solo_1\|note_number\[0\] is being clocked by multi_clk_div:div\|div512" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509492461191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509492461191 "|KP_top|multi_clk_div:div|div512"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div4 " "Node: multi_clk_div:div\|div4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mainfilter:lpf_mix1\|regq\[23\] multi_clk_div:div\|div4 " "Register mainfilter:lpf_mix1\|regq\[23\] is being clocked by multi_clk_div:div\|div4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509492461191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509492461191 "|KP_top|multi_clk_div:div|div4"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509492461200 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1509492461200 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1509492461257 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1509492461259 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509492461259 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509492461259 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 100.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509492461259 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509492461259 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509492461259 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509492461259 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1509492461259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Promoted node altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G13 " "Automatically promoted clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G13" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509492461869 ""}  } { { "db/altclk_altpll2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll2.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509492461869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509492461869 ""}  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509492461869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509492461869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY_n " "Destination node RESET_DELAY_n" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509492461869 ""}  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 13221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509492461869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "midi_adc_input:solo_1\|clock_out  " "Promoted node midi_adc_input:solo_1\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:solo1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:solo1\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509492461869 ""}  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509492461869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "midi_adc_input:solo_2_in\|clock_out  " "Promoted node midi_adc_input:solo_2_in\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "KP_main:bass\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted KP_main:bass\|clock_buff:kpbuff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509492461869 ""}  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509492461869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|div4  " "Automatically promoted node multi_clk_div:div\|div4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509492461869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multi_clk_div:div\|div4~0 " "Destination node multi_clk_div:div\|div4~0" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 6259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_2_in\|clock_out~2 " "Destination node midi_adc_input:solo_2_in\|clock_out~2" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|clock_out~2 " "Destination node midi_adc_input:solo_1\|clock_out~2" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 4138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509492461869 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509492461869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multi_clk_div:div\|div512  " "Automatically promoted node multi_clk_div:div\|div512 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_2_in\|note_number\[6\] " "Destination node midi_adc_input:solo_2_in\|note_number\[6\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_2_in\|note_number\[5\] " "Destination node midi_adc_input:solo_2_in\|note_number\[5\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_2_in\|note_number\[4\] " "Destination node midi_adc_input:solo_2_in\|note_number\[4\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_2_in\|note_number\[3\] " "Destination node midi_adc_input:solo_2_in\|note_number\[3\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_2_in\|note_number\[2\] " "Destination node midi_adc_input:solo_2_in\|note_number\[2\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 3618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|note_number\[2\] " "Destination node midi_adc_input:solo_1\|note_number\[2\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|note_number\[3\] " "Destination node midi_adc_input:solo_1\|note_number\[3\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|note_number\[4\] " "Destination node midi_adc_input:solo_1\|note_number\[4\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|note_number\[5\] " "Destination node midi_adc_input:solo_1\|note_number\[5\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_adc_input:solo_1\|note_number\[6\] " "Destination node midi_adc_input:solo_1\|note_number\[6\]" {  } { { "midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/midi_input.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509492461870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1509492461870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509492461870 ""}  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509492461870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509492462896 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509492462906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509492462906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509492462920 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509492462942 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509492462962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509492463273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509492463284 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1509492463284 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509492463284 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/adcpll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/adcpll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "adcpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 104 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 58 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1509492463459 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_BCLK " "Node \"AUDIO_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_DIN_MFP1 " "Node \"AUDIO_DIN_MFP1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_DIN_MFP1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_DOUT_MFP2 " "Node \"AUDIO_DOUT_MFP2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_DOUT_MFP2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_GPIO_MFP5 " "Node \"AUDIO_GPIO_MFP5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_MCLK " "Node \"AUDIO_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_MISO_MFP4 " "Node \"AUDIO_MISO_MFP4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_MISO_MFP4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_RESET_n " "Node \"AUDIO_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SCLK_MFP3 " "Node \"AUDIO_SCLK_MFP3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SCLK_MFP3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SCL_SS_n " "Node \"AUDIO_SCL_SS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SCL_SS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SDA_MOSI " "Node \"AUDIO_SDA_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_SPI_SELECT " "Node \"AUDIO_SPI_SELECT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SPI_SELECT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_WCLK " "Node \"AUDIO_WCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK3_50 " "Node \"MAX10_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_BL_ON_n " "Node \"MTL2_BL_ON_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_BL_ON_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[0\] " "Node \"MTL2_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[1\] " "Node \"MTL2_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[2\] " "Node \"MTL2_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[3\] " "Node \"MTL2_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[4\] " "Node \"MTL2_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[5\] " "Node \"MTL2_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[6\] " "Node \"MTL2_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_B\[7\] " "Node \"MTL2_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_DCLK " "Node \"MTL2_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[0\] " "Node \"MTL2_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[1\] " "Node \"MTL2_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[2\] " "Node \"MTL2_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[3\] " "Node \"MTL2_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[4\] " "Node \"MTL2_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[5\] " "Node \"MTL2_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[6\] " "Node \"MTL2_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_G\[7\] " "Node \"MTL2_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_HSD " "Node \"MTL2_HSD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_HSD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_I2C_SCL " "Node \"MTL2_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_I2C_SDA " "Node \"MTL2_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_INT " "Node \"MTL2_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[0\] " "Node \"MTL2_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[1\] " "Node \"MTL2_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[2\] " "Node \"MTL2_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[3\] " "Node \"MTL2_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[4\] " "Node \"MTL2_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[5\] " "Node \"MTL2_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[6\] " "Node \"MTL2_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_R\[7\] " "Node \"MTL2_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MTL2_VSD " "Node \"MTL2_VSD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_VSD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509492464030 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1509492464030 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509492464032 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1509492464056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509492466245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509492467673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509492467765 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509492470434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509492470434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509492472020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509492477162 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509492477162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509492478174 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1509492478174 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509492478174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509492478178 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.00 " "Total time spent on timing analysis during the Fitter is 3.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509492478529 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509492478586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509492481335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509492481338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509492484515 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509492486288 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1509492487305 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 MAX 10 " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3 V Schmitt Trigger W15 " "Pin GPIO\[3\] uses I/O standard 3.3 V Schmitt Trigger at W15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3 V Schmitt Trigger AB16 " "Pin GPIO\[4\] uses I/O standard 3.3 V Schmitt Trigger at AB16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3 V Schmitt Trigger AA16 " "Pin GPIO\[5\] uses I/O standard 3.3 V Schmitt Trigger at AA16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3 V Schmitt Trigger Y16 " "Pin GPIO\[6\] uses I/O standard 3.3 V Schmitt Trigger at Y16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3 V Schmitt Trigger W16 " "Pin GPIO\[7\] uses I/O standard 3.3 V Schmitt Trigger at W16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3 V Schmitt Trigger Y17 " "Pin GPIO\[0\] uses I/O standard 3.3 V Schmitt Trigger at Y17" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3 V Schmitt Trigger AA17 " "Pin GPIO\[1\] uses I/O standard 3.3 V Schmitt Trigger at AA17" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3 V Schmitt Trigger V16 " "Pin GPIO\[2\] uses I/O standard 3.3 V Schmitt Trigger at V16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509492487615 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1509492487615 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[3\] " "Pin LEDR\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[5\] " "Pin LEDR\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[6\] " "Pin LEDR\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[8\] " "Pin LEDR\[8\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LEDR\[9\] " "Pin LEDR\[9\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[0\] " "Pin HEX0\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[2\] " "Pin HEX0\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[4\] " "Pin HEX0\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX0\[5\] " "Pin HEX0\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487617 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX1\[6\] " "Pin HEX1\[6\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487618 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DAC_SCLK " "Pin DAC_SCLK is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_SCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_SCLK" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487618 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DAC_SYNC_n " "Pin DAC_SYNC_n is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_SYNC_n } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_SYNC_n" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1509492487618 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently enabled " "Pin DAC_DATA has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ben/Documents/GitHub/KPCDASS2017/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509492487618 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1509492487618 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1509492487618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/Decay_Delay.fit.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/Decay_Delay.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509492487996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1593 " "Peak virtual memory: 1593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509492489450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 00:28:09 2017 " "Processing ended: Wed Nov 01 00:28:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509492489450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509492489450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509492489450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509492489450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1509492490763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509492490769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 00:28:10 2017 " "Processing started: Wed Nov 01 00:28:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509492490769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509492490769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adc_mic_lcd -c Decay_Delay " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adc_mic_lcd -c Decay_Delay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509492490769 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1509492493804 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509492493972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509492495124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 00:28:15 2017 " "Processing ended: Wed Nov 01 00:28:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509492495124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509492495124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509492495124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509492495124 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1509492495874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1509492496592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509492496598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 00:28:16 2017 " "Processing started: Wed Nov 01 00:28:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509492496598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492496598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adc_mic_lcd -c Decay_Delay " "Command: quartus_sta adc_mic_lcd -c Decay_Delay" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492496598 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1509492496723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497142 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509492497806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509492497806 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497806 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_mic_lcd.SDC " "Reading SDC File: 'adc_mic_lcd.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 9 ADC_CLK_10 port " "Ignored filter at adc_mic_lcd.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509492497832 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adc_mic_lcd.sdc 12 MAX10_CLK3_50 port " "Ignored filter at adc_mic_lcd.sdc(12): MAX10_CLK3_50 could not be matched with a port" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adc_mic_lcd.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at adc_mic_lcd.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK3_50\]" {  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509492497833 ""}  } { { "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497833 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1509492497834 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clockyclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1509492497834 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497834 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497840 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc2/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497895 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497910 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/ben/documents/github/kpcdass2017/db/ip/adc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497920 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div512 " "Node: multi_clk_div:div\|div512 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register midi_adc_input:solo_1\|note_number\[0\] multi_clk_div:div\|div512 " "Register midi_adc_input:solo_1\|note_number\[0\] is being clocked by multi_clk_div:div\|div512" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509492497950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497950 "|KP_top|multi_clk_div:div|div512"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div4 " "Node: multi_clk_div:div\|div4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mainfilter:lpf_mix1\|regq\[23\] multi_clk_div:div\|div4 " "Register mainfilter:lpf_mix1\|regq\[23\] is being clocked by multi_clk_div:div\|div4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509492497950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497950 "|KP_top|multi_clk_div:div|div4"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509492497958 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492497986 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1509492497989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509492498009 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1509492498059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.522 " "Worst-case setup slack is 9.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.522               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.522               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.681               0.000 MAX10_CLK2_50  " "   11.681               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.679               0.000 MAX10_CLK1_50  " "   15.679               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492498095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 MAX10_CLK1_50  " "    0.341               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 MAX10_CLK2_50  " "    0.341               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.341               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492498130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.530 " "Worst-case recovery slack is 15.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.530               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.530               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.760               0.000 MAX10_CLK2_50  " "   17.760               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492498140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.614 " "Worst-case removal slack is 0.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.614               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 MAX10_CLK2_50  " "    0.951               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492498152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.639 " "Worst-case minimum pulse width slack is 9.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.639               0.000 MAX10_CLK2_50  " "    9.639               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678               0.000 MAX10_CLK1_50  " "    9.678               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.026               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.026               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.575               0.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492498164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492498164 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 89 synchronizer chains. " "Report Metastability: Found 89 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 89 " "Number of Synchronizer Chains Found: 89" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.978 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.978" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.293 ns " "Worst Case Available Settling Time: 32.293 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492498253 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492498253 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509492498288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492498329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492501799 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div512 " "Node: multi_clk_div:div\|div512 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register midi_adc_input:solo_1\|note_number\[0\] multi_clk_div:div\|div512 " "Register midi_adc_input:solo_1\|note_number\[0\] is being clocked by multi_clk_div:div\|div512" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509492502131 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502131 "|KP_top|multi_clk_div:div|div512"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div4 " "Node: multi_clk_div:div\|div4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mainfilter:lpf_mix1\|regq\[23\] multi_clk_div:div\|div4 " "Register mainfilter:lpf_mix1\|regq\[23\] is being clocked by multi_clk_div:div\|div4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509492502131 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502131 "|KP_top|multi_clk_div:div|div4"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509492502139 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.658 " "Worst-case setup slack is 10.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.658               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.658               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.225               0.000 MAX10_CLK2_50  " "   12.225               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.847               0.000 MAX10_CLK1_50  " "   15.847               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.281               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 MAX10_CLK1_50  " "    0.306               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 MAX10_CLK2_50  " "    0.306               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.140 " "Worst-case recovery slack is 16.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.140               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.140               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.907               0.000 MAX10_CLK2_50  " "   17.907               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.409 " "Worst-case removal slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.409               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 MAX10_CLK2_50  " "    0.875               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.650 " "Worst-case minimum pulse width slack is 9.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650               0.000 MAX10_CLK2_50  " "    9.650               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684               0.000 MAX10_CLK1_50  " "    9.684               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.090               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.090               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.631               0.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502284 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 89 synchronizer chains. " "Report Metastability: Found 89 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 89 " "Number of Synchronizer Chains Found: 89" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.978 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.978" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.826 ns " "Worst Case Available Settling Time: 32.826 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502372 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502372 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509492502383 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div512 " "Node: multi_clk_div:div\|div512 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register midi_adc_input:solo_1\|note_number\[0\] multi_clk_div:div\|div512 " "Register midi_adc_input:solo_1\|note_number\[0\] is being clocked by multi_clk_div:div\|div512" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509492502723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502723 "|KP_top|multi_clk_div:div|div512"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "multi_clk_div:div\|div4 " "Node: multi_clk_div:div\|div4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mainfilter:lpf_mix1\|regq\[23\] multi_clk_div:div\|div4 " "Register mainfilter:lpf_mix1\|regq\[23\] is being clocked by multi_clk_div:div\|div4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509492502723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502723 "|KP_top|multi_clk_div:div|div4"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc1\|adc_ext_storage_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509492502731 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.102 " "Worst-case setup slack is 15.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.102               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.102               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.771               0.000 MAX10_CLK2_50  " "   15.771               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.282               0.000 MAX10_CLK1_50  " "   18.282               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.179 " "Worst-case hold slack is -0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -8.192 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.179              -8.192 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 MAX10_CLK2_50  " "    0.148               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 MAX10_CLK1_50  " "    0.149               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.938 " "Worst-case recovery slack is 17.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.938               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.938               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.895               0.000 MAX10_CLK2_50  " "   18.895               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.050 " "Worst-case removal slack is -0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.124 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.050              -0.124 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 MAX10_CLK2_50  " "    0.416               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.229 " "Worst-case minimum pulse width slack is 9.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.229               0.000 MAX10_CLK2_50  " "    9.229               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.339               0.000 MAX10_CLK1_50  " "    9.339               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.339               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.339               0.000 clockyclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.903               0.000 adc1\|adc_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509492502849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502849 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 89 synchronizer chains. " "Report Metastability: Found 89 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 89 " "Number of Synchronizer Chains Found: 89" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.978 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.978" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.117 ns " "Worst Case Available Settling Time: 36.117 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509492502939 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492502939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492503942 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492503944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509492504161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 00:28:24 2017 " "Processing ended: Wed Nov 01 00:28:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509492504161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509492504161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509492504161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492504161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509492505412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509492505418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 00:28:25 2017 " "Processing started: Wed Nov 01 00:28:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509492505418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509492505418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adc_mic_lcd -c Decay_Delay " "Command: quartus_eda --read_settings_files=off --write_settings_files=off adc_mic_lcd -c Decay_Delay" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509492505418 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1509492506264 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Decay_Delay.vo C:/Users/ben/Documents/GitHub/KPCDASS2017/simulation/modelsim/ simulation " "Generated file Decay_Delay.vo in folder \"C:/Users/ben/Documents/GitHub/KPCDASS2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509492507653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509492507804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 00:28:27 2017 " "Processing ended: Wed Nov 01 00:28:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509492507804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509492507804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509492507804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509492507804 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus Prime Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509492508580 ""}
