0.7
2020.2
Feb 21 2023
20:06:57
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/AESL_axi_s_input_r.v,1687256197,systemVerilog,,,,AESL_axi_s_input_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/AESL_axi_s_output_r.v,1687256197,systemVerilog,,,,AESL_axi_s_output_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/AESL_deadlock_idx0_monitor.v,1687256197,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1687256197,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/AESL_fifo.v,1687256197,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a.autotb.v,1687256197,systemVerilog,,,/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/fifo_para.vh,apatb_crc24a_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a.v,1687256058,systemVerilog,,,,crc24a,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_19_1.v,1687256056,systemVerilog,,,,crc24a_crc24a_Pipeline_VITIS_LOOP_19_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_24_2.v,1687256056,systemVerilog,,,,crc24a_crc24a_Pipeline_VITIS_LOOP_24_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_31_3.v,1687256057,systemVerilog,,,,crc24a_crc24a_Pipeline_VITIS_LOOP_31_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_43_5.v,1687256058,systemVerilog,,,,crc24a_crc24a_Pipeline_VITIS_LOOP_43_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_51_6.v,1687256058,systemVerilog,,,,crc24a_crc24a_Pipeline_VITIS_LOOP_51_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_58_7.v,1687256058,systemVerilog,,,,crc24a_crc24a_Pipeline_VITIS_LOOP_58_7,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_f_V_RAM_AUTO_1R1W.v,1687256058,systemVerilog,,,,crc24a_f_V_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_flow_control_loop_pipe_sequential_init.v,1687256059,systemVerilog,,,,crc24a_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_mux_325_1_1_1.v,1687256059,systemVerilog,,,,crc24a_mux_325_1_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_mux_83_1_1_1.v,1687256059,systemVerilog,,,,crc24a_mux_83_1_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/crc24a_regslice_both.v,1687256059,systemVerilog,,,,crc24a_regslice_both;crc24a_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/csv_file_dump.svh,1687256197,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/dataflow_monitor.sv,1687256197,systemVerilog,/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/nodf_module_interface.svh;/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/upc_loop_interface.svh,,/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/dump_file_agent.svh;/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/csv_file_dump.svh;/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/sample_agent.svh;/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/loop_sample_agent.svh;/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/sample_manager.svh;/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/nodf_module_interface.svh;/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/nodf_module_monitor.svh;/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/upc_loop_interface.svh;/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/dump_file_agent.svh,1687256197,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/fifo_para.vh,1687256197,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/loop_sample_agent.svh,1687256197,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/nodf_module_interface.svh,1687256197,verilog,,,,nodf_module_intf,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/nodf_module_monitor.svh,1687256197,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/sample_agent.svh,1687256197,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/sample_manager.svh,1687256197,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/upc_loop_interface.svh,1687256197,verilog,,,,upc_loop_intf,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/sim/verilog/upc_loop_monitor.svh,1687256197,verilog,,,,,,,,,,,,
