Analysis & Synthesis report for leon3mp
Sun Feb  5 18:47:16 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |leon3mp|serializer:\lcd:lcdser0|r.state
 10. State Machine - |leon3mp|svgactrl:\lcd:lcd0|r.state
 11. State Machine - |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state
 12. State Machine - |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state
 13. State Machine - |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state
 14. State Machine - |leon3mp|apbps2:\ps2:ps20|r.txstate
 15. State Machine - |leon3mp|apbps2:\ps2:ps20|r.rxstate
 16. State Machine - |leon3mp|apbuart:\ua1:uart1|r.rxstate
 17. State Machine - |leon3mp|apbuart:\ua1:uart1|r.txstate
 18. State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.istate
 19. State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cmstate
 20. State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate
 21. State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate
 22. State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ra.state
 23. State Machine - |leon3mp|mctrl:\mg2:sr1|r.bstate
 24. State Machine - |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.state
 25. State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.state
 26. State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate
 27. State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate
 28. State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.dstate
 29. State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.istate
 30. State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.rstate
 31. Registers Protected by Synthesis
 32. Registers Removed During Synthesis
 33. Removed Registers Triggering Further Register Optimizations
 34. General Register Statistics
 35. Inverted Register Statistics
 36. Gate-level Retiming
 37. Multiplexer Restructuring Statistics (Restructuring Performed)
 38. Source assignments for Top-level Entity: |leon3mp
 39. Source assignments for leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated
 40. Source assignments for leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated
 41. Source assignments for leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated
 42. Source assignments for leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated
 43. Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated
 44. Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated
 45. Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated
 46. Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated
 47. Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated
 48. Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated
 49. Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated
 50. Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated
 51. Source assignments for leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
 52. Source assignments for leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
 53. Source assignments for leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
 54. Source assignments for leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
 55. Source assignments for dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
 56. Source assignments for dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
 57. Source assignments for dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
 58. Source assignments for dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
 59. Source assignments for mctrl:\mg2:sr1
 60. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0
 61. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0
 62. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated
 63. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le:altpll_dyn_phase_le2
 64. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le1:altpll_dyn_phase_le4
 65. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le12:altpll_dyn_phase_le5
 66. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component
 67. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 68. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:0:dq_out_pad
 69. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component
 70. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 71. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:1:dq_out_pad
 72. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component
 73. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 74. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:2:dq_out_pad
 75. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component
 76. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 77. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:3:dq_out_pad
 78. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component
 79. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 80. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:4:dq_out_pad
 81. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component
 82. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 83. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:5:dq_out_pad
 84. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component
 85. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 86. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:6:dq_out_pad
 87. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component
 88. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 89. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:7:dq_out_pad
 90. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component
 91. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 92. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:8:dq_out_pad
 93. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component
 94. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 95. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:9:dq_out_pad
 96. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component
 97. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
 98. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:10:dq_out_pad
 99. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component
100. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
101. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:11:dq_out_pad
102. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component
103. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
104. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:12:dq_out_pad
105. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component
106. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
107. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:13:dq_out_pad
108. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component
109. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
110. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:14:dq_out_pad
111. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component
112. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
113. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:15:dq_out_pad
114. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc
115. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated
116. Source assignments for ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated
117. Source assignments for svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_b7r:auto_generated
118. Source assignments for svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_c7r:auto_generated
119. Source assignments for altera_eek_clkgen:\lcd:lcdclkgen
120. Parameter Settings for User Entity Instance: Top-level Entity: |leon3mp
121. Parameter Settings for User Entity Instance: clkpad:clk_pad
122. Parameter Settings for User Entity Instance: clkgen:clkgen0
123. Parameter Settings for User Entity Instance: clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v
124. Parameter Settings for User Entity Instance: clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll
125. Parameter Settings for User Entity Instance: clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0
126. Parameter Settings for User Entity Instance: outpad:ssrclk_pad
127. Parameter Settings for User Entity Instance: rstgen:rst0
128. Parameter Settings for User Entity Instance: ahbctrl:ahb0
129. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0
130. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0
131. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0
132. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0
133. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616
134. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm
135. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu
136. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0
137. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0
138. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_acache:a0
139. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0
140. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0
141. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0
142. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:6:tag0
143. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:5:tag0
144. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:4:tag0
145. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:3:tag0
146. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:2:tag0
147. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:1:tag0
148. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:0:tag0
149. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram
150. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0
151. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0
152. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
153. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0
154. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0
155. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:6:tag0
156. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:5:tag0
157. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:4:tag0
158. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:3:tag0
159. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:2:tag0
160. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:1:tag0
161. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:0:tag0
162. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram
163. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0
164. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0
165. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
166. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0
167. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0
168. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0
169. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0
170. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0
171. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1
172. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0
173. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0
174. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0
175. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0
176. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0
177. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0
178. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
179. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0
180. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0
181. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
182. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
183. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0
184. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0
185. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0
186. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
187. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0
188. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0
189. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
190. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
191. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0
192. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0
193. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0
194. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0
195. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0
196. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0
197. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0
198. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0
199. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
200. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
201. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0
202. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0
203. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
204. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
205. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0
206. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0
207. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0
208. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
209. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
210. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
211. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1
212. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
213. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
214. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
215. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0
216. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0
217. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
218. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
219. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
220. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1
221. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
222. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
223. Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
224. Parameter Settings for User Entity Instance: outpad:\l3:errorn_pad
225. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0
226. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0
227. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0
228. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0
229. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0
230. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
231. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
232. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
233. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1
234. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
235. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
236. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
237. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0
238. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0
239. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
240. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
241. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
242. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1
243. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
244. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
245. Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
246. Parameter Settings for User Entity Instance: inpad:\l3:dsugen:dsubre_pad
247. Parameter Settings for User Entity Instance: outpad:\l3:dsugen:dsuact_pad
248. Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0
249. Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0|ahbmst:ahbmst0
250. Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0
251. Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0
252. Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0
253. Parameter Settings for User Entity Instance: mctrl:\mg2:sr1
254. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad
255. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:24:x0
256. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:23:x0
257. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:22:x0
258. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:21:x0
259. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:20:x0
260. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:19:x0
261. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:18:x0
262. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:17:x0
263. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:16:x0
264. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:15:x0
265. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:14:x0
266. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:13:x0
267. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:12:x0
268. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:11:x0
269. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:10:x0
270. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:9:x0
271. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:8:x0
272. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:7:x0
273. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:6:x0
274. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:5:x0
275. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:4:x0
276. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:3:x0
277. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:2:x0
278. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:1:x0
279. Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:0:x0
280. Parameter Settings for User Entity Instance: outpad:\mgpads:roms_pad
281. Parameter Settings for User Entity Instance: outpad:\mgpads:oen_pad
282. Parameter Settings for User Entity Instance: outpad:\mgpads:wri_pad
283. Parameter Settings for User Entity Instance: outpad:\mgpads:ssram_adscn_pad
284. Parameter Settings for User Entity Instance: outpad:\mgpads:ssrams_pad
285. Parameter Settings for User Entity Instance: outpad:\mgpads:ssram_oen_pad
286. Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad
287. Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad|outpad:\v:3:x0
288. Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad|outpad:\v:2:x0
289. Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad|outpad:\v:1:x0
290. Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad|outpad:\v:0:x0
291. Parameter Settings for User Entity Instance: outpad:\mgpads:ssram_wri_pad
292. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad
293. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:31:x0
294. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:30:x0
295. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:29:x0
296. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:28:x0
297. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:27:x0
298. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:26:x0
299. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:25:x0
300. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:24:x0
301. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:23:x0
302. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:22:x0
303. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:21:x0
304. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:20:x0
305. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:19:x0
306. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:18:x0
307. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:17:x0
308. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:16:x0
309. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:15:x0
310. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:14:x0
311. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:13:x0
312. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:12:x0
313. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:11:x0
314. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:10:x0
315. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:9:x0
316. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:8:x0
317. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:7:x0
318. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:6:x0
319. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:5:x0
320. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:4:x0
321. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:3:x0
322. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:2:x0
323. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:1:x0
324. Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:0:x0
325. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0
326. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0
327. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0
328. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0
329. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0
330. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component
331. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_csn_pad
332. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_cke_pad
333. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:1:ddr_csn_pad
334. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:1:ddr_cke_pad
335. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_rasn_pad
336. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_casn_pad
337. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_wen_pad
338. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\bagen:0:ddr_ba_pad
339. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\bagen:1:ddr_ba_pad
340. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:0:ddr_ad_pad
341. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:1:ddr_ad_pad
342. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:2:ddr_ad_pad
343. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:3:ddr_ad_pad
344. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:4:ddr_ad_pad
345. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:5:ddr_ad_pad
346. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:6:ddr_ad_pad
347. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:7:ddr_ad_pad
348. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:8:ddr_ad_pad
349. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:9:ddr_ad_pad
350. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:10:ddr_ad_pad
351. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:11:ddr_ad_pad
352. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:12:ddr_ad_pad
353. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:13:ddr_ad_pad
354. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component
355. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component
356. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component
357. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component
358. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component
359. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component
360. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component
361. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component
362. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component
363. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component
364. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component
365. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component
366. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component
367. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component
368. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component
369. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component
370. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc
371. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff
372. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0
373. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0
374. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff
375. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0
376. Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0
377. Parameter Settings for User Entity Instance: apbctrl:apb0
378. Parameter Settings for User Entity Instance: apbuart:\ua1:uart1
379. Parameter Settings for User Entity Instance: irqmp:\irqctrl:irqctrl0
380. Parameter Settings for User Entity Instance: gptimer:\gpt:timer0
381. Parameter Settings for User Entity Instance: grgpio:\gpio0:grgpio0
382. Parameter Settings for User Entity Instance: apbps2:\ps2:ps20
383. Parameter Settings for User Entity Instance: iopad:ps2clk_pad
384. Parameter Settings for User Entity Instance: iopad:ps2data_pad
385. Parameter Settings for User Entity Instance: i2cmst:\i2cm:i2c0
386. Parameter Settings for User Entity Instance: i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl
387. Parameter Settings for User Entity Instance: i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl
388. Parameter Settings for User Entity Instance: outpad:\i2cm:i2c_scl_pad
389. Parameter Settings for User Entity Instance: iopad:\i2cm:i2c_sda_pad
390. Parameter Settings for User Entity Instance: spictrl:\spic:spi1
391. Parameter Settings for User Entity Instance: spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc
392. Parameter Settings for User Entity Instance: iopad:\spic:miso_pad
393. Parameter Settings for User Entity Instance: iopad:\spic:mosi_pad
394. Parameter Settings for User Entity Instance: iopad:\spic:sck_pad
395. Parameter Settings for User Entity Instance: outpad:\spic:slvsel_pad
396. Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0
397. Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:ram0
398. Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0
399. Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0
400. Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:clutram
401. Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0
402. Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0
403. Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|ahbmst:ahb_master
404. Parameter Settings for User Entity Instance: serializer:\lcd:lcdser0
405. Parameter Settings for User Entity Instance: altera_eek_clkgen:\lcd:lcdclkgen
406. Parameter Settings for User Entity Instance: altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0
407. Parameter Settings for User Entity Instance: outpad:\lcd:lcd_vert_sync_pad
408. Parameter Settings for User Entity Instance: outpad:\lcd:lcd_horiz_sync_pad
409. Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad
410. Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:7:x0
411. Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:6:x0
412. Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:5:x0
413. Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:4:x0
414. Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:3:x0
415. Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:2:x0
416. Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:1:x0
417. Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:0:x0
418. Parameter Settings for User Entity Instance: outpad:\lcd:lcd_video_clock_pad
419. Parameter Settings for User Entity Instance: outpad:lcd_den_pad
420. Parameter Settings for User Entity Instance: outpad:lcd_reset_pad
421. Parameter Settings for User Entity Instance: spictrl:\touch3wire:touch3spi1
422. Parameter Settings for User Entity Instance: spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc
423. Parameter Settings for User Entity Instance: inpad:\touch3wire:adc_miso_pad
424. Parameter Settings for User Entity Instance: outpad:\touch3wire:adc_mosi_pad
425. Parameter Settings for User Entity Instance: outpad:\touch3wire:lcd_adc_dclk_pad
426. Parameter Settings for User Entity Instance: iopad:\touch3wire:hcd_sda_pad
427. Parameter Settings for User Entity Instance: outpad:hc_adc_cs_n_pad
428. Parameter Settings for User Entity Instance: outpad:hc_scen_pad
429. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
430. Parameter Settings for Inferred Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm|lpm_mult:Mult0
431. altpll Parameter Settings by Entity Instance
432. altsyncram Parameter Settings by Entity Instance
433. lpm_mult Parameter Settings by Entity Instance
434. Port Connectivity Checks: "outpad:hc_scen_pad"
435. Port Connectivity Checks: "outpad:hc_adc_cs_n_pad"
436. Port Connectivity Checks: "iopad:\touch3wire:hcd_sda_pad"
437. Port Connectivity Checks: "outpad:\touch3wire:lcd_adc_dclk_pad"
438. Port Connectivity Checks: "outpad:\touch3wire:adc_mosi_pad"
439. Port Connectivity Checks: "spictrl:\touch3wire:touch3spi1"
440. Port Connectivity Checks: "outpad:lcd_reset_pad"
441. Port Connectivity Checks: "outpad:lcd_den_pad"
442. Port Connectivity Checks: "outpad:\lcd:lcd_video_clock_pad"
443. Port Connectivity Checks: "outpadv:\lcd:lcd_video_out_pad"
444. Port Connectivity Checks: "outpad:\lcd:lcd_horiz_sync_pad"
445. Port Connectivity Checks: "outpad:\lcd:lcd_vert_sync_pad"
446. Port Connectivity Checks: "altera_eek_clkgen:\lcd:lcdclkgen"
447. Port Connectivity Checks: "svgactrl:\lcd:lcd0|ahbmst:ahb_master"
448. Port Connectivity Checks: "svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0"
449. Port Connectivity Checks: "svgactrl:\lcd:lcd0|syncram_2p:clutram"
450. Port Connectivity Checks: "svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0"
451. Port Connectivity Checks: "svgactrl:\lcd:lcd0|syncram_2p:ram0"
452. Port Connectivity Checks: "svgactrl:\lcd:lcd0"
453. Port Connectivity Checks: "outpad:\spic:slvsel_pad"
454. Port Connectivity Checks: "iopad:\spic:sck_pad"
455. Port Connectivity Checks: "iopad:\spic:mosi_pad"
456. Port Connectivity Checks: "iopad:\spic:miso_pad"
457. Port Connectivity Checks: "spictrl:\spic:spi1"
458. Port Connectivity Checks: "iopad:\i2cm:i2c_sda_pad"
459. Port Connectivity Checks: "outpad:\i2cm:i2c_scl_pad"
460. Port Connectivity Checks: "i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl"
461. Port Connectivity Checks: "i2cmst:\i2cm:i2c0"
462. Port Connectivity Checks: "iopad:ps2data_pad"
463. Port Connectivity Checks: "iopad:ps2clk_pad"
464. Port Connectivity Checks: "grgpio:\gpio0:grgpio0"
465. Port Connectivity Checks: "gptimer:\gpt:timer0"
466. Port Connectivity Checks: "apbuart:\ua1:uart1"
467. Port Connectivity Checks: "apbctrl:apb0"
468. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff"
469. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0"
470. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff"
471. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:15:dq_out_pad"
472. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:14:dq_out_pad"
473. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:13:dq_out_pad"
474. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:12:dq_out_pad"
475. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:11:dq_out_pad"
476. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:10:dq_out_pad"
477. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:9:dq_out_pad"
478. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:8:dq_out_pad"
479. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:7:dq_out_pad"
480. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:6:dq_out_pad"
481. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:5:dq_out_pad"
482. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:4:dq_out_pad"
483. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:3:dq_out_pad"
484. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:2:dq_out_pad"
485. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:1:dq_out_pad"
486. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:0:dq_out_pad"
487. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqsout:\dqsgen:1:dqs_out_pad"
488. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqsout:\dqsgen:0:dqs_out_pad"
489. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0"
490. Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0"
491. Port Connectivity Checks: "iopadvv:\mgpads:data_pad"
492. Port Connectivity Checks: "outpad:\mgpads:ssram_wri_pad"
493. Port Connectivity Checks: "outpadv:\mgpads:ssram_rwen_pad"
494. Port Connectivity Checks: "outpad:\mgpads:ssram_oen_pad"
495. Port Connectivity Checks: "outpad:\mgpads:ssrams_pad"
496. Port Connectivity Checks: "outpad:\mgpads:ssram_adscn_pad"
497. Port Connectivity Checks: "outpad:\mgpads:wri_pad"
498. Port Connectivity Checks: "outpad:\mgpads:oen_pad"
499. Port Connectivity Checks: "outpad:\mgpads:roms_pad"
500. Port Connectivity Checks: "outpadv:\mgpads:addr_pad"
501. Port Connectivity Checks: "mctrl:\mg2:sr1"
502. Port Connectivity Checks: "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0"
503. Port Connectivity Checks: "ahbjtag:\ahbjtaggen0:ahbjtag0"
504. Port Connectivity Checks: "outpad:\l3:dsugen:dsuact_pad"
505. Port Connectivity Checks: "dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0"
506. Port Connectivity Checks: "dsu3:\l3:dsugen:dsu0|dsu3x:x0"
507. Port Connectivity Checks: "dsu3:\l3:dsugen:dsu0"
508. Port Connectivity Checks: "outpad:\l3:errorn_pad"
509. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0"
510. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0"
511. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0"
512. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0"
513. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0"
514. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0"
515. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0"
516. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0"
517. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0"
518. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0"
519. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0"
520. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0"
521. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram"
522. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:0:tag0"
523. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:1:tag0"
524. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:2:tag0"
525. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:3:tag0"
526. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:4:tag0"
527. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:5:tag0"
528. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:6:tag0"
529. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0"
530. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0"
531. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0"
532. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram"
533. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:0:tag0"
534. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:1:tag0"
535. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:2:tag0"
536. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:3:tag0"
537. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:4:tag0"
538. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:5:tag0"
539. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:6:tag0"
540. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0"
541. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0"
542. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616"
543. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0"
544. Port Connectivity Checks: "leon3s:\l3:cpu:0:u0"
545. Port Connectivity Checks: "ahbctrl:ahb0"
546. Port Connectivity Checks: "rstgen:rst0"
547. Port Connectivity Checks: "outpad:ssrclk_pad"
548. Port Connectivity Checks: "clkgen:clkgen0"
549. Port Connectivity Checks: "clkpad:clk_pad"
550. Virtual JTAG Settings
551. Elapsed Time Per Partition
552. Analysis & Synthesis Messages
553. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb  5 18:47:15 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 216 11/23/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; leon3mp                                       ;
; Top-level Entity Name              ; leon3mp                                       ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 18,404                                        ;
;     Total combinational functions  ; 15,177                                        ;
;     Dedicated logic registers      ; 6,788                                         ;
; Total registers                    ; 6876                                          ;
; Total pins                         ; 204                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 233,696                                       ;
; Embedded Multiplier 9-bit elements ; 2                                             ;
; Total PLLs                         ; 3                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C8       ;                    ;
; Top-level entity name                                                      ; leon3mp            ; leon3mp            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Allow Synchronous Control Signals                                          ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ;
+-----------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; ../../lib/grlib/stdlib/version.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/stdlib/version.vhd                          ;
; ../../lib/grlib/stdlib/config.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/stdlib/config.vhd                           ;
; ../../lib/grlib/stdlib/stdlib.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/stdlib/stdlib.vhd                           ;
; ../../lib/grlib/sparc/sparc.vhd                                                                           ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/sparc/sparc.vhd                             ;
; ../../lib/grlib/modgen/multlib.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/modgen/multlib.vhd                          ;
; ../../lib/grlib/amba/amba.vhd                                                                             ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/amba.vhd                               ;
; ../../lib/grlib/amba/devices.vhd                                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/devices.vhd                            ;
; ../../lib/grlib/amba/apbctrl.vhd                                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/apbctrl.vhd                            ;
; ../../lib/grlib/amba/ahbctrl.vhd                                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/ahbctrl.vhd                            ;
; ../../lib/grlib/amba/ahbmst.vhd                                                                           ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/ahbmst.vhd                             ;
; ../../lib/techmap/gencomp/gencomp.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/gencomp/gencomp.vhd                       ;
; ../../lib/techmap/gencomp/netcomp.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/gencomp/netcomp.vhd                       ;
; ../../lib/techmap/inferred/mul_inferred.vhd                                                               ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/inferred/mul_inferred.vhd                 ;
; ../../lib/techmap/altera_mf/memory_altera_mf.vhd                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/altera_mf/memory_altera_mf.vhd            ;
; ../../lib/techmap/altera_mf/tap_altera_mf.vhd                                                             ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/altera_mf/tap_altera_mf.vhd               ;
; ../../lib/techmap/cycloneiii/alt/apll.vhd                                                                 ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/apll.vhd                   ;
; ../../lib/techmap/cycloneiii/alt/aclkout.vhd                                                              ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/aclkout.vhd                ;
; ../../lib/techmap/cycloneiii/alt/actrlout.vhd                                                             ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/actrlout.vhd               ;
; ../../lib/techmap/cycloneiii/alt/adqsout.vhd                                                              ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqsout.vhd                ;
; ../../lib/techmap/cycloneiii/alt/adqout.vhd                                                               ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqout.vhd                 ;
; ../../lib/techmap/cycloneiii/alt/admout.vhd                                                               ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/admout.vhd                 ;
; ../../lib/techmap/cycloneiii/alt/adqin.vhd                                                                ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd                  ;
; ../../lib/techmap/cycloneiii/ddr_phy_cycloneiii.vhd                                                       ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/ddr_phy_cycloneiii.vhd         ;
; ../../lib/techmap/cycloneiii/cycloneiii_clkgen.vhd                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/cycloneiii_clkgen.vhd          ;
; ../../lib/techmap/maps/allclkgen.vhd                                                                      ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allclkgen.vhd                        ;
; ../../lib/techmap/maps/allddr.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allddr.vhd                           ;
; ../../lib/techmap/maps/allmem.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allmem.vhd                           ;
; ../../lib/techmap/maps/allmul.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allmul.vhd                           ;
; ../../lib/techmap/maps/allpads.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allpads.vhd                          ;
; ../../lib/techmap/maps/alltap.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/alltap.vhd                           ;
; ../../lib/techmap/maps/clkgen.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/clkgen.vhd                           ;
; ../../lib/techmap/maps/ddrphy.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/ddrphy.vhd                           ;
; ../../lib/techmap/maps/syncram.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram.vhd                          ;
; ../../lib/techmap/maps/syncram64.vhd                                                                      ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram64.vhd                        ;
; ../../lib/techmap/maps/syncram_2p.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram_2p.vhd                       ;
; ../../lib/techmap/maps/syncram_dp.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram_dp.vhd                       ;
; ../../lib/techmap/maps/regfile_3p.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/regfile_3p.vhd                       ;
; ../../lib/techmap/maps/tap.vhd                                                                            ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/tap.vhd                              ;
; ../../lib/techmap/maps/clkpad.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/clkpad.vhd                           ;
; ../../lib/techmap/maps/inpad.vhd                                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/inpad.vhd                            ;
; ../../lib/techmap/maps/iopad.vhd                                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/iopad.vhd                            ;
; ../../lib/techmap/maps/outpad.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/outpad.vhd                           ;
; ../../lib/techmap/maps/techmult.vhd                                                                       ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/techmult.vhd                         ;
; ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd                                                           ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/i2c/i2c_master_bit_ctrl.vhd             ;
; ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/i2c/i2c_master_byte_ctrl.vhd            ;
; ../../lib/opencores/i2c/i2coc.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/i2c/i2coc.vhd                           ;
; ../../lib/opencores/ac97/ac97_top.v                                                                       ; yes             ; User Verilog HDL File        ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ac97/ac97_top.v                         ;
; ../../lib/gaisler/arith/arith.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/arith/arith.vhd                           ;
; ../../lib/gaisler/arith/mul32.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/arith/mul32.vhd                           ;
; ../../lib/gaisler/arith/div32.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/arith/div32.vhd                           ;
; ../../lib/gaisler/memctrl/memctrl.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/memctrl/memctrl.vhd                       ;
; ../../lib/gaisler/leon3/leon3.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/leon3.vhd                           ;
; ../../lib/gaisler/leon3/mmuconfig.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmuconfig.vhd                       ;
; ../../lib/gaisler/leon3/mmuiface.vhd                                                                      ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmuiface.vhd                        ;
; ../../lib/gaisler/leon3/libmmu.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/libmmu.vhd                          ;
; ../../lib/gaisler/leon3/libiu.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/libiu.vhd                           ;
; ../../lib/gaisler/leon3/libcache.vhd                                                                      ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/libcache.vhd                        ;
; ../../lib/gaisler/leon3/libproc3.vhd                                                                      ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/libproc3.vhd                        ;
; ../../lib/gaisler/leon3/cachemem.vhd                                                                      ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/cachemem.vhd                        ;
; ../../lib/gaisler/leon3/mmu_icache.vhd                                                                    ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu_icache.vhd                      ;
; ../../lib/gaisler/leon3/mmu_dcache.vhd                                                                    ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu_dcache.vhd                      ;
; ../../lib/gaisler/leon3/mmu_acache.vhd                                                                    ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu_acache.vhd                      ;
; ../../lib/gaisler/leon3/mmutlbcam.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmutlbcam.vhd                       ;
; ../../lib/gaisler/leon3/mmutlb.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmutlb.vhd                          ;
; ../../lib/gaisler/leon3/mmutw.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmutw.vhd                           ;
; ../../lib/gaisler/leon3/mmu.vhd                                                                           ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu.vhd                             ;
; ../../lib/gaisler/leon3/mmu_cache.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu_cache.vhd                       ;
; ../../lib/gaisler/leon3/iu3.vhd                                                                           ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/iu3.vhd                             ;
; ../../lib/gaisler/leon3/tbufmem.vhd                                                                       ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/tbufmem.vhd                         ;
; ../../lib/gaisler/leon3/dsu3x.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/dsu3x.vhd                           ;
; ../../lib/gaisler/leon3/dsu3.vhd                                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/dsu3.vhd                            ;
; ../../lib/gaisler/leon3/proc3.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/proc3.vhd                           ;
; ../../lib/gaisler/leon3/leon3s.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/leon3s.vhd                          ;
; ../../lib/gaisler/leon3/irqmp.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/irqmp.vhd                           ;
; ../../lib/gaisler/misc/misc.vhd                                                                           ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/misc.vhd                             ;
; ../../lib/gaisler/misc/rstgen.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/rstgen.vhd                           ;
; ../../lib/gaisler/misc/gptimer.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/gptimer.vhd                          ;
; ../../lib/gaisler/misc/grgpio.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/grgpio.vhd                           ;
; ../../lib/gaisler/misc/apbps2.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/apbps2.vhd                           ;
; ../../lib/gaisler/misc/svgactrl.vhd                                                                       ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/svgactrl.vhd                         ;
; ../../lib/gaisler/net/net.vhd                                                                             ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/net/net.vhd                               ;
; ../../lib/gaisler/uart/uart.vhd                                                                           ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/uart/uart.vhd                             ;
; ../../lib/gaisler/uart/apbuart.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/uart/apbuart.vhd                          ;
; ../../lib/gaisler/jtag/jtag.vhd                                                                           ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtag.vhd                             ;
; ../../lib/gaisler/jtag/libjtagcom.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/libjtagcom.vhd                       ;
; ../../lib/gaisler/jtag/jtagcom.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd                          ;
; ../../lib/gaisler/jtag/ahbjtag.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/ahbjtag.vhd                          ;
; ../../lib/gaisler/ddr/ddrphy_wrap.vhd                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddrphy_wrap.vhd                       ;
; ../../lib/gaisler/ddr/ddrsp16a.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddrsp16a.vhd                          ;
; ../../lib/gaisler/ddr/ddrspa.vhd                                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddrspa.vhd                            ;
; ../../lib/gaisler/i2c/i2c.vhd                                                                             ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/i2c/i2c.vhd                               ;
; ../../lib/gaisler/i2c/i2cmst.vhd                                                                          ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/i2c/i2cmst.vhd                            ;
; ../../lib/gaisler/spi/spi.vhd                                                                             ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spi.vhd                               ;
; ../../lib/gaisler/spi/spictrlx.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spictrlx.vhd                          ;
; ../../lib/gaisler/spi/spictrl.vhd                                                                         ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spictrl.vhd                           ;
; ../../lib/esa/memoryctrl/memoryctrl.vhd                                                                   ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/esa/memoryctrl/memoryctrl.vhd                     ;
; ../../lib/esa/memoryctrl/mctrl.vhd                                                                        ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/esa/memoryctrl/mctrl.vhd                          ;
; config.vhd                                                                                                ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/config.vhd            ;
; ahbrom.vhd                                                                                                ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/ahbrom.vhd            ;
; serializer.vhd                                                                                            ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/serializer.vhd        ;
; altera_eek_clkgen.vhd                                                                                     ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/altera_eek_clkgen.vhd ;
; leon3mp.vhd                                                                                               ; yes             ; User VHDL File               ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd           ;
; altpll.tdf                                                                                                ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/altpll.tdf                                            ;
; aglobal111.inc                                                                                            ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/aglobal111.inc                                        ;
; stratix_pll.inc                                                                                           ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/stratix_pll.inc                                       ;
; stratixii_pll.inc                                                                                         ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;
; cycloneii_pll.inc                                                                                         ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;
; db/altpll_9m31.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf    ;
; altsyncram.tdf                                                                                            ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;
; stratix_ram_block.inc                                                                                     ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;
; lpm_decode.inc                                                                                            ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;
; a_rdenreg.inc                                                                                             ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;
; altrom.inc                                                                                                ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/altrom.inc                                            ;
; altram.inc                                                                                                ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/altram.inc                                            ;
; altdpram.inc                                                                                              ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/altdpram.inc                                          ;
; db/altsyncram_q6r.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_q6r.tdf ;
; db/altsyncram_87r.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_87r.tdf ;
; db/altsyncram_g7r.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_g7r.tdf ;
; db/altsyncram_q9r.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_q9r.tdf ;
; db/altsyncram_a7r.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_a7r.tdf ;
; db/altsyncram_67r.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_67r.tdf ;
; sld_virtual_jtag.v                                                                                        ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                    ;
; sld_virtual_jtag_basic.v                                                                                  ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                              ;
; db/apll_altpll.v                                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v      ;
; altddio_in.tdf                                                                                            ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/altddio_in.tdf                                        ;
; stratix_ddio.inc                                                                                          ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/stratix_ddio.inc                                      ;
; cyclone_ddio.inc                                                                                          ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/cyclone_ddio.inc                                      ;
; db/ddio_in_vff.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf    ;
; db/altsyncram_47r.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_47r.tdf ;
; db/altsyncram_b7r.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_b7r.tdf ;
; db/altsyncram_c7r.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_c7r.tdf ;
; db/altpll_r971.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf    ;
; sld_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction       ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                                           ;
; sld_rom_sr.vhd                                                                                            ; yes             ; Encrypted Megafunction       ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;
; lpm_mult.tdf                                                                                              ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;
; lpm_add_sub.inc                                                                                           ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;
; multcore.inc                                                                                              ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/multcore.inc                                          ;
; bypassff.inc                                                                                              ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/bypassff.inc                                          ;
; altshift.inc                                                                                              ; yes             ; Megafunction                 ; /opt/altera/11.1sp1/quartus/libraries/megafunctions/altshift.inc                                          ;
; db/mult_v4t.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/mult_v4t.tdf       ;
; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_e7r.tdf ; yes             ; Auto-Generated Megafunction  ; /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altsyncram_e7r.tdf ;
+-----------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 18,404 ;
;                                             ;        ;
; Total combinational functions               ; 15177  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 10652  ;
;     -- 3 input functions                    ; 3249   ;
;     -- <=2 input functions                  ; 1276   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 14427  ;
;     -- arithmetic mode                      ; 750    ;
;                                             ;        ;
; Total registers                             ; 6876   ;
;     -- Dedicated logic registers            ; 6788   ;
;     -- I/O registers                        ; 176    ;
;                                             ;        ;
; I/O pins                                    ; 204    ;
; Total memory bits                           ; 233696 ;
; Embedded Multiplier 9-bit elements          ; 2      ;
; Total PLLs                                  ; 3      ;
;     -- PLLs                                 ; 3      ;
;                                             ;        ;
; Maximum fan-out node                        ; clkm   ;
; Maximum fan-out                             ; 7129   ;
; Total fan-out                               ; 85713  ;
; Average fan-out                             ; 3.68   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |leon3mp                                                                  ; 15177 (4)         ; 6788 (0)     ; 233696      ; 2            ; 0       ; 1         ; 204  ; 0            ; |leon3mp                                                                                                                                                                                                          ;              ;
;    |ahbctrl:ahb0|                                                         ; 427 (427)         ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ahbctrl:ahb0                                                                                                                                                                                             ;              ;
;    |ahbjtag:\ahbjtaggen0:ahbjtag0|                                        ; 104 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0                                                                                                                                                                            ;              ;
;       |ahbmst:ahbmst0|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|ahbmst:ahbmst0                                                                                                                                                             ;              ;
;       |jtagcom:jtagcom0|                                                  ; 100 (100)         ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0                                                                                                                                                           ;              ;
;       |tap:tap0|                                                          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0                                                                                                                                                                   ;              ;
;          |altera_tap:\alt:u0|                                             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0                                                                                                                                                ;              ;
;             |sld_virtual_jtag:u0|                                         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0                                                                                                                            ;              ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                         ;              ;
;    |altera_eek_clkgen:\lcd:lcdclkgen|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|altera_eek_clkgen:\lcd:lcdclkgen                                                                                                                                                                         ;              ;
;       |altpll:altpll0|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0                                                                                                                                                          ;              ;
;          |altpll_r971:auto_generated|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0|altpll_r971:auto_generated                                                                                                                               ;              ;
;    |apbctrl:apb0|                                                         ; 553 (553)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|apbctrl:apb0                                                                                                                                                                                             ;              ;
;    |apbps2:\ps2:ps20|                                                     ; 718 (718)         ; 379 (379)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|apbps2:\ps2:ps20                                                                                                                                                                                         ;              ;
;    |apbuart:\ua1:uart1|                                                   ; 455 (455)         ; 247 (247)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|apbuart:\ua1:uart1                                                                                                                                                                                       ;              ;
;    |clkgen:clkgen0|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|clkgen:clkgen0                                                                                                                                                                                           ;              ;
;       |clkgen_cycloneiii:\cyc3:v|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v                                                                                                                                                                 ;              ;
;          |cyclone3_pll:sdclk_pll|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll                                                                                                                                          ;              ;
;             |altpll:\sden:altpll0|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0                                                                                                                     ;              ;
;                |altpll_9m31:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0|altpll_9m31:auto_generated                                                                                          ;              ;
;    |ddrspa:\ddrsp0:ddrc0|                                                 ; 543 (0)           ; 362 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0                                                                                                                                                                                     ;              ;
;       |ddrphy_wrap:ddr_phy0|                                              ; 58 (0)            ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0                                                                                                                                                                ;              ;
;          |ddrphy:ddr_phy0|                                                ; 58 (0)            ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0                                                                                                                                                ;              ;
;             |cycloneiii_ddr_phy:\cyc3:ddr_phy0|                           ; 58 (37)           ; 90 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0                                                                                                              ;              ;
;                |aclkout:\ddrclocks:0:ddrclk_pad|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|aclkout:\ddrclocks:0:ddrclk_pad                                                                              ;              ;
;                |actrlout:\bagen:0:ddr_ba_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\bagen:0:ddr_ba_pad                                                                                 ;              ;
;                |actrlout:\bagen:1:ddr_ba_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\bagen:1:ddr_ba_pad                                                                                 ;              ;
;                |actrlout:\dagen:0:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:0:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\dagen:10:ddr_ad_pad|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:10:ddr_ad_pad                                                                                ;              ;
;                |actrlout:\dagen:11:ddr_ad_pad|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:11:ddr_ad_pad                                                                                ;              ;
;                |actrlout:\dagen:12:ddr_ad_pad|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:12:ddr_ad_pad                                                                                ;              ;
;                |actrlout:\dagen:1:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:1:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\dagen:2:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:2:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\dagen:3:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:3:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\dagen:4:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:4:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\dagen:5:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:5:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\dagen:6:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:6:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\dagen:7:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:7:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\dagen:8:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:8:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\dagen:9:ddr_ad_pad|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:9:ddr_ad_pad                                                                                 ;              ;
;                |actrlout:\ddrbanks:0:ddr_cke_pad|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_cke_pad                                                                             ;              ;
;                |actrlout:\ddrbanks:0:ddr_csn_pad|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_csn_pad                                                                             ;              ;
;                |actrlout:ddr_casn_pad|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_casn_pad                                                                                        ;              ;
;                |actrlout:ddr_rasn_pad|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_rasn_pad                                                                                        ;              ;
;                |actrlout:ddr_wen_pad|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_wen_pad                                                                                         ;              ;
;                |admout:\dmgen:0:ddr_dm_pad|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|admout:\dmgen:0:ddr_dm_pad                                                                                   ;              ;
;                |admout:\dmgen:1:ddr_dm_pad|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|admout:\dmgen:1:ddr_dm_pad                                                                                   ;              ;
;                |adqin:\ddgen:0:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqin:\ddgen:10:dq_in_pad|                                ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad                                                                                    ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component                                                    ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                         ;              ;
;                |adqin:\ddgen:11:dq_in_pad|                                ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad                                                                                    ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component                                                    ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                         ;              ;
;                |adqin:\ddgen:12:dq_in_pad|                                ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad                                                                                    ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component                                                    ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                         ;              ;
;                |adqin:\ddgen:13:dq_in_pad|                                ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad                                                                                    ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component                                                    ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                         ;              ;
;                |adqin:\ddgen:14:dq_in_pad|                                ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad                                                                                    ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component                                                    ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                         ;              ;
;                |adqin:\ddgen:15:dq_in_pad|                                ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad                                                                                    ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component                                                    ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                         ;              ;
;                |adqin:\ddgen:1:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqin:\ddgen:2:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqin:\ddgen:3:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqin:\ddgen:4:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqin:\ddgen:5:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqin:\ddgen:6:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqin:\ddgen:7:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqin:\ddgen:8:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqin:\ddgen:9:dq_in_pad|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad                                                                                     ;              ;
;                   |altddio_in:altddio_in_component|                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component                                                     ;              ;
;                      |ddio_in_vff:auto_generated|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated                          ;              ;
;                |adqout:\ddgen:0:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:0:dq_out_pad                                                                                   ;              ;
;                |adqout:\ddgen:10:dq_out_pad|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:10:dq_out_pad                                                                                  ;              ;
;                |adqout:\ddgen:11:dq_out_pad|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:11:dq_out_pad                                                                                  ;              ;
;                |adqout:\ddgen:12:dq_out_pad|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:12:dq_out_pad                                                                                  ;              ;
;                |adqout:\ddgen:13:dq_out_pad|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:13:dq_out_pad                                                                                  ;              ;
;                |adqout:\ddgen:14:dq_out_pad|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:14:dq_out_pad                                                                                  ;              ;
;                |adqout:\ddgen:15:dq_out_pad|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:15:dq_out_pad                                                                                  ;              ;
;                |adqout:\ddgen:1:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:1:dq_out_pad                                                                                   ;              ;
;                |adqout:\ddgen:2:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:2:dq_out_pad                                                                                   ;              ;
;                |adqout:\ddgen:3:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:3:dq_out_pad                                                                                   ;              ;
;                |adqout:\ddgen:4:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:4:dq_out_pad                                                                                   ;              ;
;                |adqout:\ddgen:5:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:5:dq_out_pad                                                                                   ;              ;
;                |adqout:\ddgen:6:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:6:dq_out_pad                                                                                   ;              ;
;                |adqout:\ddgen:7:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:7:dq_out_pad                                                                                   ;              ;
;                |adqout:\ddgen:8:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:8:dq_out_pad                                                                                   ;              ;
;                |adqout:\ddgen:9:dq_out_pad|                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:9:dq_out_pad                                                                                   ;              ;
;                |adqsout:\dqsgen:0:dqs_out_pad|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqsout:\dqsgen:0:dqs_out_pad                                                                                ;              ;
;                |adqsout:\dqsgen:1:dqs_out_pad|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqsout:\dqsgen:1:dqs_out_pad                                                                                ;              ;
;                |apll:pll0|                                                ; 5 (1)             ; 4 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0                                                                                                    ;              ;
;                   |altpll:altpll_component|                               ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component                                                                            ;              ;
;                      |apll_altpll:auto_generated|                         ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated                                                 ;              ;
;                         |apll_altpll_dyn_phase_le12:altpll_dyn_phase_le5| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le12:altpll_dyn_phase_le5 ;              ;
;                         |apll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le1:altpll_dyn_phase_le4  ;              ;
;                         |apll_altpll_dyn_phase_le:altpll_dyn_phase_le2|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le:altpll_dyn_phase_le2   ;              ;
;       |ddrsp16a:\ddr16:ddrc|                                              ; 485 (485)         ; 272 (272)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc                                                                                                                                                                ;              ;
;          |syncram_2p:read_buff|                                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff                                                                                                                                           ;              ;
;             |altera_syncram_dp:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0                                                                                                                 ;              ;
;                |altsyncram:u0|                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                                   ;              ;
;                   |altsyncram_47r:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated                                                                     ;              ;
;          |syncram_2p:write_buff|                                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff                                                                                                                                          ;              ;
;             |altera_syncram_dp:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0                                                                                                                ;              ;
;                |altsyncram:u0|                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                                  ;              ;
;                   |altsyncram_47r:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated                                                                    ;              ;
;    |dsu3:\l3:dsugen:dsu0|                                                 ; 949 (0)           ; 324 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0                                                                                                                                                                                     ;              ;
;       |dsu3x:x0|                                                          ; 949 (949)         ; 324 (324)    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0                                                                                                                                                                            ;              ;
;          |tbufmem:\tb0:mem0|                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0                                                                                                                                                          ;              ;
;             |syncram64:\mem0:0:ram0|                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0                                                                                                                                   ;              ;
;                |syncram:\nos64:x0|                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0                                                                                                                 ;              ;
;                   |altera_syncram:\alt:x0|                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0                                                                                          ;              ;
;                      |altera_syncram_dp:u0|                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                     ;              ;
;                         |altsyncram:u0|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                       ;              ;
;                            |altsyncram_67r:auto_generated|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated                         ;              ;
;                |syncram:\nos64:x1|                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1                                                                                                                 ;              ;
;                   |altera_syncram:\alt:x0|                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0                                                                                          ;              ;
;                      |altera_syncram_dp:u0|                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                     ;              ;
;                         |altsyncram:u0|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                       ;              ;
;                            |altsyncram_67r:auto_generated|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated                         ;              ;
;             |syncram64:\mem0:1:ram0|                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0                                                                                                                                   ;              ;
;                |syncram:\nos64:x0|                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0                                                                                                                 ;              ;
;                   |altera_syncram:\alt:x0|                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0                                                                                          ;              ;
;                      |altera_syncram_dp:u0|                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                     ;              ;
;                         |altsyncram:u0|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                       ;              ;
;                            |altsyncram_67r:auto_generated|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated                         ;              ;
;                |syncram:\nos64:x1|                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1                                                                                                                 ;              ;
;                   |altera_syncram:\alt:x0|                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0                                                                                          ;              ;
;                      |altera_syncram_dp:u0|                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                     ;              ;
;                         |altsyncram:u0|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                       ;              ;
;                            |altsyncram_67r:auto_generated|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated                         ;              ;
;    |gptimer:\gpt:timer0|                                                  ; 576 (576)         ; 162 (162)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|gptimer:\gpt:timer0                                                                                                                                                                                      ;              ;
;    |grgpio:\gpio0:grgpio0|                                                ; 3 (3)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|grgpio:\gpio0:grgpio0                                                                                                                                                                                    ;              ;
;    |i2cmst:\i2cm:i2c0|                                                    ; 222 (44)          ; 137 (37)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|i2cmst:\i2cm:i2c0                                                                                                                                                                                        ;              ;
;       |i2c_master_byte_ctrl:byte_ctrl|                                    ; 178 (57)          ; 100 (26)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl                                                                                                                                                         ;              ;
;          |i2c_master_bit_ctrl:bit_ctrl|                                   ; 121 (121)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl                                                                                                                            ;              ;
;    |irqmp:\irqctrl:irqctrl0|                                              ; 246 (246)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|irqmp:\irqctrl:irqctrl0                                                                                                                                                                                  ;              ;
;    |leon3s:\l3:cpu:0:u0|                                                  ; 8016 (0)          ; 3187 (1)     ; 190688      ; 2            ; 0       ; 1         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0                                                                                                                                                                                      ;              ;
;       |cachemem:cmem0|                                                    ; 35 (35)           ; 0 (0)        ; 157440      ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0                                                                                                                                                                       ;              ;
;          |syncram:\dme:dd0:0:ddata0|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0                                                                                                                                             ;              ;
;             |altera_syncram:\alt:x0|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0                                                                                                                      ;              ;
;                |altera_syncram_dp:u0|                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                 ;              ;
;                   |altsyncram:u0|                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                   ;              ;
;                      |altsyncram_q9r:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated                                                     ;              ;
;          |syncram:\dme:dd0:1:ddata0|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0                                                                                                                                             ;              ;
;             |altera_syncram:\alt:x0|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0                                                                                                                      ;              ;
;                |altera_syncram_dp:u0|                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                 ;              ;
;                   |altsyncram:u0|                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                   ;              ;
;                      |altsyncram_q9r:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated                                                     ;              ;
;          |syncram:\ime:im0:0:idata0|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0                                                                                                                                             ;              ;
;             |altera_syncram:\alt:x0|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0                                                                                                                      ;              ;
;                |altera_syncram_dp:u0|                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                 ;              ;
;                   |altsyncram:u0|                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                   ;              ;
;                      |altsyncram_q9r:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated                                                     ;              ;
;          |syncram:\ime:im0:0:itags0|                                      ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0                                                                                                                                             ;              ;
;             |altera_syncram:\alt:x0|                                      ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0                                                                                                                      ;              ;
;                |altera_syncram_dp:u0|                                     ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                 ;              ;
;                   |altsyncram:u0|                                         ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                   ;              ;
;                      |altsyncram_g7r:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated                                                     ;              ;
;          |syncram:\ime:im0:1:idata0|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0                                                                                                                                             ;              ;
;             |altera_syncram:\alt:x0|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0                                                                                                                      ;              ;
;                |altera_syncram_dp:u0|                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                 ;              ;
;                   |altsyncram:u0|                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                   ;              ;
;                      |altsyncram_q9r:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated                                                     ;              ;
;          |syncram:\ime:im0:1:itags0|                                      ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0                                                                                                                                             ;              ;
;             |altera_syncram:\alt:x0|                                      ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0                                                                                                                      ;              ;
;                |altera_syncram_dp:u0|                                     ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                 ;              ;
;                   |altsyncram:u0|                                         ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                   ;              ;
;                      |altsyncram_g7r:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated                                                     ;              ;
;          |syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|                        ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0                                                                                                                               ;              ;
;             |altera_syncram_dp:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0                                                                                                     ;              ;
;                |altsyncram:u0|                                            ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                       ;              ;
;                   |altsyncram_a7r:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated                                                         ;              ;
;          |syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|                        ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0                                                                                                                               ;              ;
;             |altera_syncram_dp:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0                                                                                                     ;              ;
;                |altsyncram:u0|                                            ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                       ;              ;
;                   |altsyncram_a7r:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated                                                         ;              ;
;       |proc3:p0|                                                          ; 7943 (1)          ; 3127 (0)     ; 480         ; 2            ; 0       ; 1         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0                                                                                                                                                                             ;              ;
;          |div32:\mgen:div0|                                               ; 349 (349)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0                                                                                                                                                            ;              ;
;          |iu3:iu0|                                                        ; 4101 (4101)       ; 1166 (1166)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0                                                                                                                                                                     ;              ;
;          |mmu_cache:c0mmu|                                                ; 3223 (0)          ; 1744 (0)     ; 480         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu                                                                                                                                                             ;              ;
;             |mmu:\mmugen:m0|                                              ; 1489 (85)         ; 1309 (42)    ; 480         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0                                                                                                                                              ;              ;
;                |mmutlb:\tlbsplit0:dtlb0|                                  ; 648 (379)         ; 602 (98)     ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0                                                                                                                      ;              ;
;                   |mmutlbcam:\tlbcam0:0:tag0|                             ; 34 (34)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:0:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:1:tag0|                             ; 34 (34)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:1:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:2:tag0|                             ; 34 (34)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:2:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:3:tag0|                             ; 34 (34)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:3:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:4:tag0|                             ; 33 (33)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:4:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:5:tag0|                             ; 34 (34)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:5:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:6:tag0|                             ; 32 (32)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:6:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:7:tag0|                             ; 34 (34)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0                                                                                            ;              ;
;                   |syncram:dataram|                                       ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram                                                                                                      ;              ;
;                      |altera_syncram:\alt:x0|                             ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0                                                                               ;              ;
;                         |altera_syncram_dp:u0|                            ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                          ;              ;
;                            |altsyncram:u0|                                ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                            ;              ;
;                               |altsyncram_q6r:auto_generated|             ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated              ;              ;
;                |mmutlb:\tlbsplit0:itlb0|                                  ; 490 (260)         ; 595 (91)     ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0                                                                                                                      ;              ;
;                   |mmutlbcam:\tlbcam0:0:tag0|                             ; 28 (28)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:0:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:1:tag0|                             ; 30 (30)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:1:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:2:tag0|                             ; 27 (27)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:2:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:3:tag0|                             ; 27 (27)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:3:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:4:tag0|                             ; 28 (28)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:4:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:5:tag0|                             ; 30 (30)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:5:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:6:tag0|                             ; 30 (30)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:6:tag0                                                                                            ;              ;
;                   |mmutlbcam:\tlbcam0:7:tag0|                             ; 30 (30)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0                                                                                            ;              ;
;                   |syncram:dataram|                                       ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram                                                                                                      ;              ;
;                      |altera_syncram:\alt:x0|                             ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0                                                                               ;              ;
;                         |altera_syncram_dp:u0|                            ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                          ;              ;
;                            |altsyncram:u0|                                ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                            ;              ;
;                               |altsyncram_q6r:auto_generated|             ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated              ;              ;
;                |mmutw:tw0|                                                ; 266 (266)         ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0                                                                                                                                    ;              ;
;             |mmu_acache:a0|                                               ; 67 (67)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_acache:a0                                                                                                                                               ;              ;
;             |mmu_dcache:dcache0|                                          ; 1318 (1318)       ; 330 (330)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0                                                                                                                                          ;              ;
;             |mmu_icache:icache0|                                          ; 349 (349)         ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0                                                                                                                                          ;              ;
;          |mul32:\mgen:mul0|                                               ; 269 (269)         ; 136 (103)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0                                                                                                                                                            ;              ;
;             |techmult:\xm1616:m1616|                                      ; 0 (0)             ; 33 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616                                                                                                                                     ;              ;
;                |gen_mult_pipe:\pipe2:arch0:dwm|                           ; 0 (0)             ; 33 (33)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm                                                                                                      ;              ;
;                   |lpm_mult:Mult0|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm|lpm_mult:Mult0                                                                                       ;              ;
;                      |mult_v4t:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm|lpm_mult:Mult0|mult_v4t:auto_generated                                                               ;              ;
;       |regfile_3p:rf0|                                                    ; 38 (0)            ; 59 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|regfile_3p:rf0                                                                                                                                                                       ;              ;
;          |syncram_2p:\s1:dp:x0|                                           ; 38 (38)           ; 9 (9)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0                                                                                                                                                  ;              ;
;             |altera_syncram_dp:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0                                                                                                                        ;              ;
;                |altsyncram:u0|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                                          ;              ;
;                   |altsyncram_87r:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated                                                                            ;              ;
;          |syncram_2p:\s1:dp:x1|                                           ; 0 (0)             ; 50 (50)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1                                                                                                                                                  ;              ;
;             |altera_syncram_dp:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0                                                                                                                        ;              ;
;                |altsyncram:u0|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                                          ;              ;
;                   |altsyncram_87r:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated                                                                            ;              ;
;       |tbufmem:\tbmem_gen:tbmem0|                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0                                                                                                                                                            ;              ;
;          |syncram64:\mem0:0:ram0|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0                                                                                                                                     ;              ;
;             |syncram:\nos64:x0|                                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0                                                                                                                   ;              ;
;                |altera_syncram:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0                                                                                            ;              ;
;                   |altera_syncram_dp:u0|                                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                       ;              ;
;                      |altsyncram:u0|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                         ;              ;
;                         |altsyncram_67r:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated                           ;              ;
;             |syncram:\nos64:x1|                                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1                                                                                                                   ;              ;
;                |altera_syncram:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0                                                                                            ;              ;
;                   |altera_syncram_dp:u0|                                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                       ;              ;
;                      |altsyncram:u0|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                         ;              ;
;                         |altsyncram_67r:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated                           ;              ;
;          |syncram64:\mem0:1:ram0|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0                                                                                                                                     ;              ;
;             |syncram:\nos64:x0|                                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0                                                                                                                   ;              ;
;                |altera_syncram:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0                                                                                            ;              ;
;                   |altera_syncram_dp:u0|                                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                       ;              ;
;                      |altsyncram:u0|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                         ;              ;
;                         |altsyncram_67r:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated                           ;              ;
;             |syncram:\nos64:x1|                                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1                                                                                                                   ;              ;
;                |altera_syncram:\alt:x0|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0                                                                                            ;              ;
;                   |altera_syncram_dp:u0|                                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                       ;              ;
;                      |altsyncram:u0|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                         ;              ;
;                         |altsyncram_67r:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated                           ;              ;
;    |mctrl:\mg2:sr1|                                                       ; 361 (361)         ; 220 (220)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|mctrl:\mg2:sr1                                                                                                                                                                                           ;              ;
;    |rstgen:rst0|                                                          ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|rstgen:rst0                                                                                                                                                                                              ;              ;
;    |serializer:\lcd:lcdser0|                                              ; 19 (19)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|serializer:\lcd:lcdser0                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                     ; 99 (61)           ; 74 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|sld_hub:auto_hub                                                                                                                                                                                         ;              ;
;       |sld_rom_sr:hub_info_reg|                                           ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                 ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                         ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                               ;              ;
;    |spictrl:\spic:spi1|                                                   ; 548 (0)           ; 492 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|spictrl:\spic:spi1                                                                                                                                                                                       ;              ;
;       |spictrlx:\ctrl_rtl:rtlc|                                           ; 548 (548)         ; 492 (492)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc                                                                                                                                                               ;              ;
;    |spictrl:\touch3wire:touch3spi1|                                       ; 522 (0)           ; 488 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|spictrl:\touch3wire:touch3spi1                                                                                                                                                                           ;              ;
;       |spictrlx:\ctrl_rtl:rtlc|                                           ; 522 (522)         ; 488 (488)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc                                                                                                                                                   ;              ;
;    |svgactrl:\lcd:lcd0|                                                   ; 811 (801)         ; 418 (416)    ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0                                                                                                                                                                                       ;              ;
;       |ahbmst:ahb_master|                                                 ; 10 (10)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0|ahbmst:ahb_master                                                                                                                                                                     ;              ;
;       |syncram_2p:clutram|                                                ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0|syncram_2p:clutram                                                                                                                                                                    ;              ;
;          |altera_syncram_dp:\alt:x0|                                      ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0                                                                                                                                          ;              ;
;             |altsyncram:u0|                                               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                                                            ;              ;
;                |altsyncram_c7r:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_c7r:auto_generated                                                                                              ;              ;
;       |syncram_2p:ram0|                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0|syncram_2p:ram0                                                                                                                                                                       ;              ;
;          |altera_syncram_dp:\alt:x0|                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0                                                                                                                                             ;              ;
;             |altsyncram:u0|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                                                               ;              ;
;                |altsyncram_b7r:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |leon3mp|svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_b7r:auto_generated                                                                                                 ;              ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated|ALTSYNCRAM                                                        ; AUTO ; True Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated|ALTSYNCRAM                                                       ; AUTO ; True Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated|ALTSYNCRAM                                        ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated|ALTSYNCRAM                                        ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated|ALTSYNCRAM                                        ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated|ALTSYNCRAM                                        ; AUTO ; True Dual Port ; 128          ; 37           ; 128          ; 37           ; 4736  ; None ;
; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated|ALTSYNCRAM                                        ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated|ALTSYNCRAM                                        ; AUTO ; True Dual Port ; 128          ; 37           ; 128          ; 37           ; 4736  ; None ;
; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated|ALTSYNCRAM                                            ; AUTO ; True Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448  ; None ;
; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated|ALTSYNCRAM                                            ; AUTO ; True Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448  ; None ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 8            ; 30           ; 8            ; 30           ; 240   ; None ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 8            ; 30           ; 8            ; 30           ; 240   ; None ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated|ALTSYNCRAM                                                               ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated|ALTSYNCRAM                                                               ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated|ALTSYNCRAM              ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated|ALTSYNCRAM              ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated|ALTSYNCRAM              ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated|ALTSYNCRAM              ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_c7r:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; True Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None ;
; svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_b7r:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |leon3mp|serializer:\lcd:lcdser0|r.state  ;
+--------------+--------------+--------------+--------------+
; Name         ; r.state.vec2 ; r.state.vec1 ; r.state.vec0 ;
+--------------+--------------+--------------+--------------+
; r.state.vec0 ; 0            ; 0            ; 0            ;
; r.state.vec1 ; 0            ; 1            ; 1            ;
; r.state.vec2 ; 1            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |leon3mp|svgactrl:\lcd:lcd0|r.state                         ;
+---------------------+---------------+---------------------+-----------------+
; Name                ; r.state.reset ; r.state.not_running ; r.state.running ;
+---------------------+---------------+---------------------+-----------------+
; r.state.running     ; 0             ; 0                   ; 0               ;
; r.state.not_running ; 0             ; 1                   ; 1               ;
; r.state.reset       ; 1             ; 0                   ; 1               ;
+---------------------+---------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state                                                                                                                                 ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; Name                           ; \statemachine:c_state.st_stop ; \statemachine:c_state.st_ack ; \statemachine:c_state.st_write ; \statemachine:c_state.st_read ; \statemachine:c_state.st_start ; \statemachine:c_state.st_idle ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; \statemachine:c_state.st_idle  ; 0                             ; 0                            ; 0                              ; 0                             ; 0                              ; 0                             ;
; \statemachine:c_state.st_start ; 0                             ; 0                            ; 0                              ; 0                             ; 1                              ; 1                             ;
; \statemachine:c_state.st_read  ; 0                             ; 0                            ; 0                              ; 1                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_write ; 0                             ; 0                            ; 1                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_ack   ; 0                             ; 1                            ; 0                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_stop  ; 1                             ; 0                            ; 0                              ; 0                             ; 0                              ; 1                             ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state                                                                                                                                                                                                                                           ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; Name            ; s_state.wr_d ; s_state.wr_c ; s_state.wr_b ; s_state.wr_a ; s_state.rd_d ; s_state.rd_c ; s_state.rd_b ; s_state.rd_a ; s_state.stop_d ; s_state.stop_c ; s_state.stop_b ; s_state.stop_a ; s_state.start_g ; s_state.start_f ; s_state.start_e ; s_state.start_d ; s_state.start_c ; s_state.start_b ; s_state.start_a ; s_state.idle ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; s_state.idle    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0            ;
; s_state.start_a ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1            ;
; s_state.start_b ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1            ;
; s_state.start_c ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1            ;
; s_state.start_d ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1            ;
; s_state.start_e ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.start_f ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.start_g ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.stop_a  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.stop_b  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.stop_c  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.stop_d  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.rd_a    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.rd_b    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.rd_c    ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.rd_d    ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.wr_a    ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.wr_b    ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.wr_c    ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; s_state.wr_d    ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                                                                                                                                                                           ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; Name            ; c_state.wr_d ; c_state.wr_c ; c_state.wr_b ; c_state.wr_a ; c_state.rd_d ; c_state.rd_c ; c_state.rd_b ; c_state.rd_a ; c_state.stop_d ; c_state.stop_c ; c_state.stop_b ; c_state.stop_a ; c_state.start_g ; c_state.start_f ; c_state.start_e ; c_state.start_d ; c_state.start_c ; c_state.start_b ; c_state.start_a ; c_state.idle ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; c_state.idle    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0            ;
; c_state.start_a ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1            ;
; c_state.start_b ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1            ;
; c_state.start_c ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1            ;
; c_state.start_d ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1            ;
; c_state.start_e ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.start_f ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.start_g ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_a  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_b  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_c  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_d  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_a    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_b    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_c    ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_d    ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_a    ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_b    ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_c    ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_d    ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|apbps2:\ps2:ps20|r.txstate                                                                                                   ;
+-----------------------+---------------+----------------+------------------+----------------+-----------------+-----------------------+----------------+
; Name                  ; r.txstate.ack ; r.txstate.stop ; r.txstate.parity ; r.txstate.data ; r.txstate.start ; r.txstate.waitrequest ; r.txstate.idle ;
+-----------------------+---------------+----------------+------------------+----------------+-----------------+-----------------------+----------------+
; r.txstate.idle        ; 0             ; 0              ; 0                ; 0              ; 0               ; 0                     ; 0              ;
; r.txstate.waitrequest ; 0             ; 0              ; 0                ; 0              ; 0               ; 1                     ; 1              ;
; r.txstate.start       ; 0             ; 0              ; 0                ; 0              ; 1               ; 0                     ; 1              ;
; r.txstate.data        ; 0             ; 0              ; 0                ; 1              ; 0               ; 0                     ; 1              ;
; r.txstate.parity      ; 0             ; 0              ; 1                ; 0              ; 0               ; 0                     ; 1              ;
; r.txstate.stop        ; 0             ; 1              ; 0                ; 0              ; 0               ; 0                     ; 1              ;
; r.txstate.ack         ; 1             ; 0              ; 0                ; 0              ; 0               ; 0                     ; 1              ;
+-----------------------+---------------+----------------+------------------+----------------+-----------------+-----------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|apbps2:\ps2:ps20|r.rxstate                                                      ;
+------------------+----------------+------------------+----------------+-----------------+----------------+
; Name             ; r.rxstate.stop ; r.rxstate.parity ; r.rxstate.data ; r.rxstate.start ; r.rxstate.idle ;
+------------------+----------------+------------------+----------------+-----------------+----------------+
; r.rxstate.idle   ; 0              ; 0                ; 0              ; 0               ; 0              ;
; r.rxstate.start  ; 0              ; 0                ; 0              ; 1               ; 1              ;
; r.rxstate.data   ; 0              ; 0                ; 1              ; 0               ; 1              ;
; r.rxstate.parity ; 0              ; 1                ; 0              ; 0               ; 1              ;
; r.rxstate.stop   ; 1              ; 0                ; 0              ; 0               ; 1              ;
+------------------+----------------+------------------+----------------+-----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|apbuart:\ua1:uart1|r.rxstate                                                             ;
+--------------------+-------------------+-------------------+----------------+--------------------+----------------+
; Name               ; r.rxstate.stopbit ; r.rxstate.cparity ; r.rxstate.data ; r.rxstate.startbit ; r.rxstate.idle ;
+--------------------+-------------------+-------------------+----------------+--------------------+----------------+
; r.rxstate.idle     ; 0                 ; 0                 ; 0              ; 0                  ; 0              ;
; r.rxstate.startbit ; 0                 ; 0                 ; 0              ; 1                  ; 1              ;
; r.rxstate.data     ; 0                 ; 0                 ; 1              ; 0                  ; 1              ;
; r.rxstate.cparity  ; 0                 ; 1                 ; 0              ; 0                  ; 1              ;
; r.rxstate.stopbit  ; 1                 ; 0                 ; 0              ; 0                  ; 1              ;
+--------------------+-------------------+-------------------+----------------+--------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|apbuart:\ua1:uart1|r.txstate                                       ;
+-------------------+-------------------+-------------------+----------------+----------------+
; Name              ; r.txstate.stopbit ; r.txstate.cparity ; r.txstate.data ; r.txstate.idle ;
+-------------------+-------------------+-------------------+----------------+----------------+
; r.txstate.idle    ; 0                 ; 0                 ; 0              ; 0              ;
; r.txstate.data    ; 0                 ; 0                 ; 1              ; 1              ;
; r.txstate.cparity ; 0                 ; 1                 ; 0              ; 1              ;
; r.txstate.stopbit ; 1                 ; 0                 ; 0              ; 1              ;
+-------------------+-------------------+-------------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.istate                                                         ;
+-----------------+-----------------+----------------+----------------+---------------+---------------+--------------+----------------+
; Name            ; r.istate.finish ; r.istate.lmode ; r.istate.emode ; r.istate.ref2 ; r.istate.ref1 ; r.istate.pre ; r.istate.iidle ;
+-----------------+-----------------+----------------+----------------+---------------+---------------+--------------+----------------+
; r.istate.iidle  ; 0               ; 0              ; 0              ; 0             ; 0             ; 0            ; 0              ;
; r.istate.pre    ; 0               ; 0              ; 0              ; 0             ; 0             ; 1            ; 1              ;
; r.istate.ref1   ; 0               ; 0              ; 0              ; 0             ; 1             ; 0            ; 1              ;
; r.istate.ref2   ; 0               ; 0              ; 0              ; 1             ; 0             ; 0            ; 1              ;
; r.istate.emode  ; 0               ; 0              ; 1              ; 0             ; 0             ; 0            ; 1              ;
; r.istate.lmode  ; 0               ; 1              ; 0              ; 0             ; 0             ; 0            ; 1              ;
; r.istate.finish ; 1               ; 0              ; 0              ; 0             ; 0             ; 0            ; 1              ;
+-----------------+-----------------+----------------+----------------+---------------+---------------+--------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cmstate               ;
+-------------------+-------------------+---------------+------------------+-----------------+
; Name              ; r.cmstate.leadout ; r.cmstate.ext ; r.cmstate.active ; r.cmstate.midle ;
+-------------------+-------------------+---------------+------------------+-----------------+
; r.cmstate.midle   ; 0                 ; 0             ; 0                ; 0               ;
; r.cmstate.active  ; 0                 ; 0             ; 1                ; 1               ;
; r.cmstate.ext     ; 0                 ; 1             ; 0                ; 1               ;
; r.cmstate.leadout ; 1                 ; 0             ; 0                ; 1               ;
+-------------------+-------------------+---------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------+----------------+----------------+----------------+---------------+--------------+---------------+----------------+------------------+------------------+-----------------+---------------+---------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+---------------+----------------+---------------+---------------+----------------+----------------+----------------+
; Name             ; r.sdstate.srr3 ; r.sdstate.srr2 ; r.sdstate.srr1 ; r.sdstate.dpd ; r.sdstate.pd ; r.sdstate.cks ; r.sdstate.sref ; r.sdstate.ioreg2 ; r.sdstate.ioreg1 ; r.sdstate.sidle ; r.sdstate.wr5 ; r.sdstate.wr4 ; r.sdstate.wr4a ; r.sdstate.wr3 ; r.sdstate.wr2 ; r.sdstate.wr1 ; r.sdstate.rd8 ; r.sdstate.rd7 ; r.sdstate.rd6 ; r.sdstate.rd5 ; r.sdstate.rd4 ; r.sdstate.rd3a ; r.sdstate.rd3 ; r.sdstate.rd2a ; r.sdstate.rd2 ; r.sdstate.rd1 ; r.sdstate.act3 ; r.sdstate.act2 ; r.sdstate.act1 ;
+------------------+----------------+----------------+----------------+---------------+--------------+---------------+----------------+------------------+------------------+-----------------+---------------+---------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+---------------+----------------+---------------+---------------+----------------+----------------+----------------+
; r.sdstate.act1   ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 0              ;
; r.sdstate.act2   ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 1              ; 1              ;
; r.sdstate.act3   ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 1              ; 0              ; 1              ;
; r.sdstate.rd1    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 1             ; 0              ; 0              ; 1              ;
; r.sdstate.rd2    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 1             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd2a   ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 1              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd3    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 1             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd3a   ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd4    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd5    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd6    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd7    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.rd8    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr1    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr2    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr3    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr4a   ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr4    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 1             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.wr5    ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 1             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.sidle  ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 1               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.ioreg1 ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 1                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.ioreg2 ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 1                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.sref   ; 0              ; 0              ; 0              ; 0             ; 0            ; 0             ; 1              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.cks    ; 0              ; 0              ; 0              ; 0             ; 0            ; 1             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.pd     ; 0              ; 0              ; 0              ; 0             ; 1            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.dpd    ; 0              ; 0              ; 0              ; 1             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.srr1   ; 0              ; 0              ; 1              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.srr2   ; 0              ; 1              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
; r.sdstate.srr3   ; 1              ; 0              ; 0              ; 0             ; 0            ; 0             ; 0              ; 0                ; 0                ; 0               ; 0             ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ; 0             ; 0              ; 0             ; 0             ; 0              ; 0              ; 1              ;
+------------------+----------------+----------------+----------------+---------------+--------------+---------------+----------------+------------------+------------------+-----------------+---------------+---------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+---------------+----------------+---------------+---------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate           ;
+------------------+------------------+--------------+-----------------+----------------+
; Name             ; r.mstate.leadout ; r.mstate.ext ; r.mstate.active ; r.mstate.midle ;
+------------------+------------------+--------------+-----------------+----------------+
; r.mstate.midle   ; 0                ; 0            ; 0               ; 0              ;
; r.mstate.active  ; 0                ; 0            ; 1               ; 1              ;
; r.mstate.ext     ; 0                ; 1            ; 0               ; 1              ;
; r.mstate.leadout ; 1                ; 0            ; 0               ; 1              ;
+------------------+------------------+--------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ra.state                                              ;
+-----------------+-----------------+-----------------+-----------------+----------------+----------------+----------------+
; Name            ; ra.state.whold2 ; ra.state.whold1 ; ra.state.dwrite ; ra.state.dread ; ra.state.rhold ; ra.state.midle ;
+-----------------+-----------------+-----------------+-----------------+----------------+----------------+----------------+
; ra.state.midle  ; 0               ; 0               ; 0               ; 0              ; 0              ; 0              ;
; ra.state.rhold  ; 0               ; 0               ; 0               ; 0              ; 1              ; 1              ;
; ra.state.dread  ; 0               ; 0               ; 0               ; 1              ; 0              ; 1              ;
; ra.state.dwrite ; 0               ; 0               ; 1               ; 0              ; 0              ; 1              ;
; ra.state.whold1 ; 0               ; 1               ; 0               ; 0              ; 0              ; 1              ;
; ra.state.whold2 ; 1               ; 0               ; 0               ; 0              ; 0              ; 1              ;
+-----------------+-----------------+-----------------+-----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|mctrl:\mg2:sr1|r.bstate                                                                                                                 ;
+-------------------+-------------------+------------------+------------------+-----------------+-----------------+----------------+---------------+---------------+
; Name              ; r.bstate.bwrite16 ; r.bstate.bread16 ; r.bstate.bwrite8 ; r.bstate.bread8 ; r.bstate.bwrite ; r.bstate.bread ; r.bstate.berr ; r.bstate.idle ;
+-------------------+-------------------+------------------+------------------+-----------------+-----------------+----------------+---------------+---------------+
; r.bstate.idle     ; 0                 ; 0                ; 0                ; 0               ; 0               ; 0              ; 0             ; 0             ;
; r.bstate.berr     ; 0                 ; 0                ; 0                ; 0               ; 0               ; 0              ; 1             ; 1             ;
; r.bstate.bread    ; 0                 ; 0                ; 0                ; 0               ; 0               ; 1              ; 0             ; 1             ;
; r.bstate.bwrite   ; 0                 ; 0                ; 0                ; 0               ; 1               ; 0              ; 0             ; 1             ;
; r.bstate.bread8   ; 0                 ; 0                ; 0                ; 1               ; 0               ; 0              ; 0             ; 1             ;
; r.bstate.bwrite8  ; 0                 ; 0                ; 1                ; 0               ; 0               ; 0              ; 0             ; 1             ;
; r.bstate.bread16  ; 0                 ; 1                ; 0                ; 0               ; 0               ; 0              ; 0             ; 1             ;
; r.bstate.bwrite16 ; 1                 ; 0                ; 0                ; 0               ; 0               ; 0              ; 0             ; 1             ;
+-------------------+-------------------+------------------+------------------+-----------------+-----------------+----------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.state ;
+------------------+------------------+-------------+-----------------------------+
; Name             ; r.state.nxt_shft ; r.state.ahb ; r.state.shft                ;
+------------------+------------------+-------------+-----------------------------+
; r.state.shft     ; 0                ; 0           ; 0                           ;
; r.state.ahb      ; 0                ; 1           ; 1                           ;
; r.state.nxt_shft ; 1                ; 0           ; 1                           ;
+------------------+------------------+-------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.state             ;
+---------------+-------------+-------------+-------------+-------------+-------------+---------------+--------------+
; Name          ; r.state.lv4 ; r.state.lv3 ; r.state.lv2 ; r.state.lv1 ; r.state.pte ; r.state.waitm ; r.state.idle ;
+---------------+-------------+-------------+-------------+-------------+-------------+---------------+--------------+
; r.state.idle  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ; 0            ;
; r.state.waitm ; 0           ; 0           ; 0           ; 0           ; 0           ; 1             ; 1            ;
; r.state.pte   ; 0           ; 0           ; 0           ; 0           ; 1           ; 0             ; 1            ;
; r.state.lv1   ; 0           ; 0           ; 0           ; 1           ; 0           ; 0             ; 1            ;
; r.state.lv2   ; 0           ; 0           ; 1           ; 0           ; 0           ; 0             ; 1            ;
; r.state.lv3   ; 0           ; 1           ; 0           ; 0           ; 0           ; 0             ; 1            ;
; r.state.lv4   ; 1           ; 0           ; 0           ; 0           ; 0           ; 0             ; 1            ;
+---------------+-------------+-------------+-------------+-------------+-------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate                                                                         ;
+-----------------------+-----------------------+--------------------+--------------------+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                  ; r.s2_tlbstate.dofault ; r.s2_tlbstate.diag ; r.s2_tlbstate.sync ; r.s2_tlbstate.flush ; r.s2_tlbstate.pack ; r.s2_tlbstate.walk ; r.s2_tlbstate.match ; r.s2_tlbstate.idle ;
+-----------------------+-----------------------+--------------------+--------------------+---------------------+--------------------+--------------------+---------------------+--------------------+
; r.s2_tlbstate.idle    ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ;
; r.s2_tlbstate.match   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 1                   ; 1                  ;
; r.s2_tlbstate.walk    ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 1                  ; 0                   ; 1                  ;
; r.s2_tlbstate.pack    ; 0                     ; 0                  ; 0                  ; 0                   ; 1                  ; 0                  ; 0                   ; 1                  ;
; r.s2_tlbstate.flush   ; 0                     ; 0                  ; 0                  ; 1                   ; 0                  ; 0                  ; 0                   ; 1                  ;
; r.s2_tlbstate.sync    ; 0                     ; 0                  ; 1                  ; 0                   ; 0                  ; 0                  ; 0                   ; 1                  ;
; r.s2_tlbstate.diag    ; 0                     ; 1                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 1                  ;
; r.s2_tlbstate.dofault ; 1                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 1                  ;
+-----------------------+-----------------------+--------------------+--------------------+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate                                                                         ;
+-----------------------+-----------------------+--------------------+--------------------+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                  ; r.s2_tlbstate.dofault ; r.s2_tlbstate.diag ; r.s2_tlbstate.sync ; r.s2_tlbstate.flush ; r.s2_tlbstate.pack ; r.s2_tlbstate.walk ; r.s2_tlbstate.match ; r.s2_tlbstate.idle ;
+-----------------------+-----------------------+--------------------+--------------------+---------------------+--------------------+--------------------+---------------------+--------------------+
; r.s2_tlbstate.idle    ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ;
; r.s2_tlbstate.match   ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 1                   ; 1                  ;
; r.s2_tlbstate.walk    ; 0                     ; 0                  ; 0                  ; 0                   ; 0                  ; 1                  ; 0                   ; 1                  ;
; r.s2_tlbstate.pack    ; 0                     ; 0                  ; 0                  ; 0                   ; 1                  ; 0                  ; 0                   ; 1                  ;
; r.s2_tlbstate.flush   ; 0                     ; 0                  ; 0                  ; 1                   ; 0                  ; 0                  ; 0                   ; 1                  ;
; r.s2_tlbstate.sync    ; 0                     ; 0                  ; 1                  ; 0                   ; 0                  ; 0                  ; 0                   ; 1                  ;
; r.s2_tlbstate.diag    ; 0                     ; 1                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 1                  ;
; r.s2_tlbstate.dofault ; 1                     ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 1                  ;
+-----------------------+-----------------------+--------------------+--------------------+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.dstate                                                                                        ;
+--------------------+-------------------+-------------------+--------------------+-----------------+-----------------+-----------------+-----------------+----------------+---------------+
; Name               ; r.dstate.loadpend ; r.dstate.dblwrite ; r.dstate.asi_idtag ; r.dstate.wflush ; r.dstate.wtrans ; r.dstate.wwrite ; r.dstate.rtrans ; r.dstate.wread ; r.dstate.idle ;
+--------------------+-------------------+-------------------+--------------------+-----------------+-----------------+-----------------+-----------------+----------------+---------------+
; r.dstate.idle      ; 0                 ; 0                 ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0              ; 0             ;
; r.dstate.wread     ; 0                 ; 0                 ; 0                  ; 0               ; 0               ; 0               ; 0               ; 1              ; 1             ;
; r.dstate.rtrans    ; 0                 ; 0                 ; 0                  ; 0               ; 0               ; 0               ; 1               ; 0              ; 1             ;
; r.dstate.wwrite    ; 0                 ; 0                 ; 0                  ; 0               ; 0               ; 1               ; 0               ; 0              ; 1             ;
; r.dstate.wtrans    ; 0                 ; 0                 ; 0                  ; 0               ; 1               ; 0               ; 0               ; 0              ; 1             ;
; r.dstate.wflush    ; 0                 ; 0                 ; 0                  ; 1               ; 0               ; 0               ; 0               ; 0              ; 1             ;
; r.dstate.asi_idtag ; 0                 ; 0                 ; 1                  ; 0               ; 0               ; 0               ; 0               ; 0              ; 1             ;
; r.dstate.dblwrite  ; 0                 ; 1                 ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0              ; 1             ;
; r.dstate.loadpend  ; 1                 ; 0                 ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0              ; 1             ;
+--------------------+-------------------+-------------------+--------------------+-----------------+-----------------+-----------------+-----------------+----------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.istate ;
+--------------------+---------------+--------------------+----------------+------------------------+
; Name               ; r.istate.stop ; r.istate.streaming ; r.istate.trans ; r.istate.idle          ;
+--------------------+---------------+--------------------+----------------+------------------------+
; r.istate.idle      ; 0             ; 0                  ; 0              ; 0                      ;
; r.istate.trans     ; 0             ; 0                  ; 1              ; 1                      ;
; r.istate.streaming ; 0             ; 1                  ; 0              ; 1                      ;
; r.istate.stop      ; 1             ; 0                  ; 0              ; 1                      ;
+--------------------+---------------+--------------------+----------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.rstate               ;
+-----------------+-----------------+-----------------+-----------------+----------------+
; Name            ; r.x.rstate.dsu2 ; r.x.rstate.dsu1 ; r.x.rstate.trap ; r.x.rstate.run ;
+-----------------+-----------------+-----------------+-----------------+----------------+
; r.x.rstate.run  ; 0               ; 0               ; 0               ; 0              ;
; r.x.rstate.trap ; 0               ; 0               ; 1               ; 1              ;
; r.x.rstate.dsu1 ; 0               ; 1               ; 0               ; 1              ;
; r.x.rstate.dsu2 ; 1               ; 0               ; 0               ; 1              ;
+-----------------+-----------------+-----------------+-----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mctrl:\mg2:sr1|rbdrive[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[2]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[3]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[4]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[5]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[6]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[7]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[8]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[9]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[10]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[11]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[12]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[13]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[14]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[15]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[16]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[17]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[18]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[19]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[20]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[21]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[22]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[23]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[24]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[25]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[26]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[27]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[28]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[29]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[30]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mctrl:\mg2:sr1|rbdrive[31]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|phasecounter_reg[0]                                                                         ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|phasecounter_reg[1]                                                                         ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|phasecounter_reg[2]                                                                         ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:0:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:1:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:2:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:3:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:4:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:5:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:6:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:7:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:8:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:9:dq_out_pad|dq_oe_reg                                                                  ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:10:dq_out_pad|dq_oe_reg                                                                 ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:11:dq_out_pad|dq_oe_reg                                                                 ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:12:dq_out_pad|dq_oe_reg                                                                 ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:13:dq_out_pad|dq_oe_reg                                                                 ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:14:dq_out_pad|dq_oe_reg                                                                 ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:15:dq_out_pad|dq_oe_reg                                                                 ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|dqsn[0]                                                                                               ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|dqsoenr[0]                                                                                            ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|dqsn[1]                                                                                               ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|dqsoenr[1]                                                                                            ; yes                                                              ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                             ; Reason for Removal                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.amen                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.asel                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.od                                                          ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.aseldel[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.tac                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.event.at                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.mask.at                                                          ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[0].sck                                                      ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[0].spisel                                                   ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.amen                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.asel                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.aseldel[0,1]                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.tac                                                                     ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.event.at                                                                     ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.mask.at                                                                      ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[0].spisel                                                               ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; apbuart:\ua1:uart1|r.extclk                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; apbuart:\ua1:uart1|r.ctsn[0,1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ra.hresp[0,1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.mobileen[1]                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; mctrl:\mg2:sr1|r.brdyn                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; mctrl:\mg2:sr1|r.bexcn                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; mctrl:\mg2:sr1|r.hresp[1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.trst[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.dsuen[0]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmaster[2,3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_isid                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_read                             ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.pflush                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.mul                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.w.s.ec                                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.w.s.ef                                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.ctrl.tt[0..5]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ahbctrl:ahb0|r.ldefmst                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[1].sck                                                      ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[1].spisel                                                   ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[1].spisel                                                               ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; mctrl:\mg2:sr1|r.echeck                                                                                                   ; Lost fanout                                                                                                                                ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.dsuen[1,2]                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.en[0]                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.address[15]                                                                   ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.pflushr                                                 ; Lost fanout                                                                                                                                ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.spio.mosi                                                                    ; Merged with spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.spio.miso                                                                         ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.bdrive                                                                        ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive                                                                            ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.tcsr[2]                                                                   ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[5]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pmode[1]                                                                  ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[5]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.mobileen[0]                                                               ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[5]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[3,4]                                                                 ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[5]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.tcsr[3]                                                                   ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[5]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.ds[3..5]                                                                  ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[5]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pmode[0]                                                                  ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[5]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.txsr[0,1]                                                                 ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[5]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.txsr[2]                                                                   ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.txsr[3]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.txp                                                                       ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.txsr[3]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.tcke                                                                      ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.txsr[3]                                                                        ;
; ahbctrl:ahb0|r.cfga11                                                                                                     ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[11]                                                                                     ;
; ahbctrl:ahb0|r.haddr[10]                                                                                                  ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[10]                                                                                     ;
; ahbctrl:ahb0|r.haddr[9]                                                                                                   ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[9]                                                                                      ;
; ahbctrl:ahb0|r.haddr[8]                                                                                                   ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[8]                                                                                      ;
; ahbctrl:ahb0|r.haddr[7]                                                                                                   ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[7]                                                                                      ;
; ahbctrl:ahb0|r.haddr[6]                                                                                                   ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[6]                                                                                      ;
; ahbctrl:ahb0|r.haddr[5]                                                                                                   ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[5]                                                                                      ;
; ahbctrl:ahb0|r.haddr[4]                                                                                                   ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[4]                                                                                      ;
; ahbctrl:ahb0|r.haddr[3]                                                                                                   ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[3]                                                                                      ;
; ahbctrl:ahb0|r.haddr[2]                                                                                                   ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.haddr[2]                                                                                      ;
; ahbctrl:ahb0|r.hmasterd[1]                                                                                                ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmaster[1]                                                                                    ;
; ahbctrl:ahb0|r.hmasterd[0]                                                                                                ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmaster[0]                                                                                    ;
; ahbctrl:ahb0|r.hmasterlockd                                                                                               ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock                                                                                     ;
; ahbctrl:ahb0|r.htrans[1]                                                                                                  ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.ahbactive                                                                                     ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[9]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[9]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[8]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[8]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[7]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[7]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[6]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[6]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[5]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[5]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[4]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[4]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[3]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[3]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[2]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[2]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[1]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[1]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[0]          ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[0]               ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.write              ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.write                   ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[10]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[10]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[11]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[11]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[12]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[12]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[13]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[13]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[14]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[14]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[15]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[15]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[16]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[16]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[17]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[17]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[18]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[18]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[19]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[19]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[20]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[20]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[21]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[21]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[22]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[22]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[23]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[23]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[24]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[24]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[25]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[25]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[26]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[26]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[27]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[27]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[28]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[28]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[29]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[29]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[30]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[30]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[31]         ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.datain[31]              ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[0]           ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[0]                ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[1]           ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[1]                ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[2]           ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[2]                ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[3]           ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[3]                ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[4]           ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[4]                ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[5]           ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[5]                ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[6]           ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[6]                ;
; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[7]           ; Merged with leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|\wrfst_gen:no_contention_check:wfrstblocknoc:r.waddr[7]                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.mmctrl2.fs.ebe[0..6]                                        ; Merged with leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.mmctrl2.fs.ebe[7]                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.wb.addr[0]                                        ; Merged with leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.wb.addr[1]                                             ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.ctrl.inst[19]                                                                    ; Merged with leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|mm.msigned                                                                       ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|mm.xsigned                                                                  ; Merged with leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.inst[19]                                                                         ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.ctrl.inst[12]                                                                    ; Merged with leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.imm[22]                                                                               ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.ctrl.inst[0]                                                                     ; Merged with leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.rfa2[0]                                                                               ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.ctrl.inst[1]                                                                     ; Merged with leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.rfa2[1]                                                                               ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.ctrl.inst[2]                                                                     ; Merged with leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.rfa2[2]                                                                               ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.ctrl.inst[3]                                                                     ; Merged with leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.rfa2[3]                                                                               ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[0,1]                                                                 ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[2]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.tcsr[0]                                                                   ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.tcsr[1]                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.ds[0,1]                                                                   ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.ds[2]                                                                          ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:sSCL[4] ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:discl_oen[4] ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:sSCL[3] ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:discl_oen[3] ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:sSCL[2] ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:discl_oen[2] ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:sSCL[1] ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:discl_oen[1] ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:sSCL[0] ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:staticfilt:sfblock:discl_oen[0] ;
; apbps2:\ps2:ps20|r.ps2clkoe                                                                                               ; Merged with apbps2:\ps2:ps20|r.ps2clk                                                                                                      ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[2]                                                                   ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.ds[2]                                                                          ;
; mctrl:\mg2:sr1|r.bdrive[3]                                                                                                ; Merged with mctrl:\mg2:sr1|r.bdrive[2]                                                                                                     ;
; mctrl:\mg2:sr1|r.bdrive[1]                                                                                                ; Merged with mctrl:\mg2:sr1|r.bdrive[0]                                                                                                     ;
; mctrl:\mg2:sr1|r.hburst[2]                                                                                                ; Merged with mctrl:\mg2:sr1|r.hburst[1]                                                                                                     ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hburst[2]                                                                                ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hburst[1]                                                                                     ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hsize[2]                                                                                 ; Merged with dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hburst[1]                                                                                     ;
; ahbctrl:ahb0|r.hrdatam[1..4,6..11,19..23,25..31]                                                                          ; Merged with ahbctrl:ahb0|r.hrdatam[0]                                                                                                      ;
; ahbctrl:ahb0|r.hrdatam[18]                                                                                                ; Merged with ahbctrl:ahb0|r.hrdatam[17]                                                                                                     ;
; ahbctrl:ahb0|r.hrdatam[5,15,16]                                                                                           ; Merged with ahbctrl:ahb0|r.hrdatam[14]                                                                                                     ;
; ahbctrl:ahb0|r.hrdatam[13]                                                                                                ; Merged with ahbctrl:ahb0|r.hrdatam[12]                                                                                                     ;
; ahbctrl:ahb0|r.hrdatas[2,3,19,21..23,25,27]                                                                               ; Merged with ahbctrl:ahb0|r.hrdatas[18]                                                                                                     ;
; ahbctrl:ahb0|r.hrdatas[6..9,11]                                                                                           ; Merged with ahbctrl:ahb0|r.hrdatas[10]                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.event.mme                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.event.mme                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pasr[5]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.pmode[2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.txsr[3]                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.mmctrl2.fs.ebe[7]                                           ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rp.pwd                                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ahbctrl:ahb0|r.hslave[2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.tcsr[1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.ds[2]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                     ;
; mctrl:\mg2:sr1|r.hburst[1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hburst[1]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ahbctrl:ahb0|r.hrdatam[0]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ahbctrl:ahb0|r.hrdatas[18]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_acache:a0|r.retry                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; svgactrl:\lcd:lcd0|ahbmst:ahb_master|r.retry                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ahbjtag:\ahbjtaggen0:ahbjtag0|ahbmst:ahbmst0|r.retry                                                                      ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_acache:a0|r.retry2                                                       ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ahbctrl:ahb0|r.htrans[0]                                                                                                  ; Lost fanout                                                                                                                                ;
; apbuart:\ua1:uart1|r.tshift[10]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:6:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:5:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:4:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:3:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:2:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:1:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:0:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.wb.addr[1]                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.uf                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:6:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:5:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:4:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:3:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:2:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:1:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:0:tag0|r.btag.R    ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.event.un                                                                     ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.event.un                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.uf                                                                           ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_needsync                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.splt_is1.op.trans_op                                        ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.wb.data[5]                                        ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.rd8                                                                   ; Lost fanout                                                                                                                                ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.cks                                                                   ; Lost fanout                                                                                                                                ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.srr1                                                                  ; Lost fanout                                                                                                                                ;
; mctrl:\mg2:sr1|r.bstate.bread8                                                                                            ; Lost fanout                                                                                                                                ;
; mctrl:\mg2:sr1|r.bstate.bwrite8                                                                                           ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.state.pte                                         ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate.match                   ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate.flush                   ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate.diag                    ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate.dofault                 ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate.match                   ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate.flush                   ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate.diag                    ; Lost fanout                                                                                                                                ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate.dofault                 ; Lost fanout                                                                                                                                ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cmstate.ext                                                                   ; Lost fanout                                                                                                                                ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cmstate.leadout                                                               ; Lost fanout                                                                                                                                ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate.midle                                                                  ; Lost fanout                                                                                                                                ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate.active                                                                 ; Lost fanout                                                                                                                                ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate.ext                                                                    ; Lost fanout                                                                                                                                ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate.leadout                                                                ; Lost fanout                                                                                                                                ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.pd                                                                    ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.dpd                                                                        ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.sref                                                                  ; Merged with ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.dpd                                                                        ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_b                                ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_c                                ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.start_a                             ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.start_b                             ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.start_c                             ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.start_d                             ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.start_e                             ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.start_f                             ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.stop_a                              ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.stop_b                              ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.stop_c                              ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.wr_a                                ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.wr_b                                ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.wr_c                                ; Merged with i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.dpd                                                                   ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.srr2                                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state.rd_a                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.tcke                                                                          ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.txp                                                                           ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.srr3                                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.walk_fault.fault_access             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.walk_fault.fault_access             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; svgactrl:\lcd:lcd0|r.sync_c[2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; svgactrl:\lcd:lcd0|sync_c.s2[2]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                     ;
; svgactrl:\lcd:lcd0|sync_c.s3[2]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sref_tmpcom[0..2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.trfc[3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                     ;
; Total Number of Removed Registers = 292                                                                                   ;                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                            ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.dsuen[0]                                                                               ; Stuck at VCC              ; dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.dsuen[1], dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.dsuen[2],               ;
;                                                                                                                        ; due to stuck port data_in ; dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.en[0]                                                             ;
; ahbctrl:ahb0|r.hslave[2]                                                                                               ; Stuck at GND              ; mctrl:\mg2:sr1|r.hburst[1], dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hburst[1]                            ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; svgactrl:\lcd:lcd0|r.sync_c[2]                                                                                         ; Stuck at GND              ; svgactrl:\lcd:lcd0|sync_c.s2[2], svgactrl:\lcd:lcd0|sync_c.s3[2]                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[0].sck                                                   ; Stuck at GND              ; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[1].sck                              ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[0].spisel                                                ; Stuck at VCC              ; spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[1].spisel                           ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[0].spisel                                                            ; Stuck at VCC              ; spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.spii[1].spisel                                       ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; apbuart:\ua1:uart1|r.ctsn[0]                                                                                           ; Stuck at GND              ; apbuart:\ua1:uart1|r.ctsn[1]                                                                      ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ra.hresp[0]                                                                  ; Stuck at GND              ; ahbctrl:ahb0|r.htrans[0]                                                                          ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.mobileen[1]                                                            ; Stuck at GND              ; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.trfc[3]                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_read                          ; Stuck at VCC              ; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.splt_is1.op.trans_op                ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.pflush                                               ; Stuck at GND              ; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.pflushr                         ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0|r.btag.R ; Stuck at VCC              ; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_needsync ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.dpd                                                                ; Stuck at GND              ; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.tcke                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6788  ;
; Number of registers using Synchronous Clear  ; 112   ;
; Number of registers using Synchronous Load   ; 111   ;
; Number of registers using Asynchronous Clear ; 101   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5350  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; mctrl:\mg2:sr1|r.romsn[0]                            ; 2       ;
; mctrl:\mg2:sr1|r.oen                                 ; 4       ;
; mctrl:\mg2:sr1|r.ramsn[0]                            ; 2       ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdcsn[0] ; 7       ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdcsn[1] ; 5       ;
; grgpio:\gpio0:grgpio0|r.dir[0]                       ; 1       ;
; mctrl:\mg2:sr1|rbdrive[0]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[1]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[2]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[3]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[4]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[5]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[6]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[7]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[8]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[9]                            ; 1       ;
; mctrl:\mg2:sr1|rbdrive[10]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[11]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[12]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[13]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[14]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[15]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[16]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[17]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[18]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[19]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[20]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[21]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[22]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[23]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[24]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[25]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[26]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[27]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[28]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[29]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[30]                           ; 1       ;
; mctrl:\mg2:sr1|rbdrive[31]                           ; 1       ;
; grgpio:\gpio0:grgpio0|r.dir[1]                       ; 1       ;
; grgpio:\gpio0:grgpio0|r.dir[4]                       ; 1       ;
; grgpio:\gpio0:grgpio0|r.dir[2]                       ; 1       ;
; grgpio:\gpio0:grgpio0|r.dir[3]                       ; 1       ;
; mctrl:\mg2:sr1|r.bdrive[0]                           ; 21      ;
; mctrl:\mg2:sr1|r.bdrive[2]                           ; 1       ;
; sld_hub:auto_hub|tdo                                 ; 1       ;
; Total number of inverted registers = 45              ;         ;
+------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Gate-level Retiming                                                                  ;
+-------------------------------------------------------+------------+-----------------+
; Register Name                                         ; Clock Name ; Created/Deleted ;
+-------------------------------------------------------+------------+-----------------+
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.trfc[0]~2 ; clkml      ; Created         ;
; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.trfc[2]~3 ; clkml      ; Created         ;
+-------------------------------------------------------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.valid[3]                                         ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |leon3mp|ahbctrl:ahb0|r.hslave[1]                                                                                           ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_acache:a0|r.bg                                                    ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|dsur.tt[7]                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.w.s.s                                                                       ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.dci.asi[1]                                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.icc[1]                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.alusel[0]                                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.invop2                                                                    ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.vaddress[2]                                      ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.tdfi[1]                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.event.nf                                                  ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|r.func[0]                                                                                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|r.datain_clut[10]                                                                               ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|r.sync_w[1]                                                                                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.splt_is2.op.flush_op                                 ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.faddr[0]                                         ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.walk_transdata.data[22]      ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.walk_transdata.data[20]      ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|rm.acc[8]                                                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.splt_ds1.tlbactive                                   ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |leon3mp|irqmp:\irqctrl:irqctrl0|r.iforce[0][9]                                                                             ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[1][13]                                                               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.thold[7][7]                                                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.thold[6][5]                                                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.thold[5][2]                                                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.thold[4][5]                                                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.thold[3][4]                                                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.thold[2][4]                                                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.thold[1][3]                                                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.thold[0][1]                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.event.nf                                                              ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.splt_is1.op.flush_op                                 ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.wunf                                                                      ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.tdfi[1]                                                               ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.rfreecnt[0]                                                           ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.rfreecnt[2]                                               ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; |leon3mp|irqmp:\irqctrl:irqctrl0|r.ilevel[2]                                                                                ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.op1[20]                                                                   ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.shcnt[2]                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|r.address[1]                                                                                    ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; |leon3mp|mctrl:\mg2:sr1|r.writedata8[10]                                                                                    ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; |leon3mp|apbctrl:apb0|r.pwdata[2]                                                                                           ;                            ;
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.d.inst[1][10]                                                               ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|\rdel:rcnt:cnt[3]      ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.walk_transdata.data[24]      ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.walk_transdata.data[31]      ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.walk_transdata.data[17]      ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.walk_transdata.data[16]      ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.d.inst[0][11]                                                               ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|sda_chk                              ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|apbuart:\ua1:uart1|r.tshift[1]                                                                                     ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.paddress[29]                                     ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.cnt[1]                                                                             ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.slvsel[1]                                                 ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|r.clk_sel[1]                                                                                    ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|r.int_reg[1][12]                                                                                ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|r.int_reg[2][12]                                                                                ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|r.int_reg[3][11]                                                                                ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|r.int_reg[5][19]                                                                                ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|r.int_reg[4][12]                                                                                ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|dcnt[0]                                                           ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|sr[0]                                                             ;                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cfg.refresh[7]                                                         ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.refresh[3]                                                             ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|r.hrdatas[16]                                                                                         ;                            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.pm[0]                                                ;                            ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.mode.cg[1]                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.cctrl.dsnoop                                     ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.tbreg1.mask[4]                                                                    ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.tbreg2.mask[5]                                                                    ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.tbreg1.addr[28]                                                                   ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.tbreg2.addr[30]                                                                   ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|rm.acc[27]                                                           ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.faddr[3]                                         ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][30]                                                               ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.d.cwp[2]                                                                    ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|t.vcounter[6]                                                                                   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|t.hcounter[12]                                                                                  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|gptimer:\gpt:timer0|r.tsel[1]                                                                                      ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.rsel1[1]                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.dci.size[1]                                                               ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |leon3mp|mctrl:\mg2:sr1|r.mcfg1.brdyen                                                                                      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|r.txr[3]                                                                                         ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|apbuart:\ua1:uart1|r.extclken                                                                                      ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |leon3mp|i2cmst:\i2cm:i2c0|r.prer[5]                                                                                        ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |leon3mp|apbuart:\ua1:uart1|r.rraddr[1]                                                                                     ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |leon3mp|apbuart:\ua1:uart1|r.twaddr[0]                                                                                     ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.mmctrl1.pso                                      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.mmctrl1.ctx[6]                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|mctrl:\mg2:sr1|r.mcfg2.ramrws[1]                                                                                   ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |leon3mp|grgpio:\gpio0:grgpio0|r.dout[3]                                                                                    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |leon3mp|grgpio:\gpio0:grgpio0|r.dir[4]                                                                                     ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|r.ctrl.en                                                                                        ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|gptimer:\gpt:timer0|r.reload[4]                                                                                    ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.wb.data[25]                                ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|rm.ready                                                             ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.valid[0][3]                                      ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |leon3mp|apbps2:\ps2:ps20|r.timer[16]                                                                                       ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |leon3mp|apbps2:\ps2:ps20|r.rwaddr[2]                                                                                       ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0|r.x[9]                                                               ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.rbitcnt[3]                                                ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.tbitcnt[3]                                                ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|cnt[10]                              ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|apbuart:\ua1:uart1|r.rxclk[0]                                                                                      ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|apbuart:\ua1:uart1|r.txclk[1]                                                                                      ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|r.address[21]                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|r.level[1]                                                                                      ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.cctrl.dcs[1]                                     ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][9]                                                                ;                            ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.m.y[22]                                                                     ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.cctrl.ics[0]                                     ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |leon3mp|apbuart:\ua1:uart1|r.scaler[5]                                                                                     ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.a.rsel2[1]                                                                  ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.nrep[2]                      ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.nrep[0]                      ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|t.read_pointer[0]                                                                               ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|r.write_pointer[6]                                                                              ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.rbitcnt[2]                                                            ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.tbitcnt[3]                                                            ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; |leon3mp|irqmp:\irqctrl:irqctrl0|r.imask[0][6]                                                                              ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_entry[1]                  ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|t.data_out[17]                                                                                  ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|r.cmd.rd                                                                                         ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.mask.mme                                                  ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.mask.ov                                                               ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.te[0]                                                                              ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.bz[0]                                                                              ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.dmsk[0]                                                                            ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.tbreg1.read                                                                       ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.tbreg2.read                                                                       ;                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.timer[9]                                                                           ;                            ;
; 7:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.txd[1]                                                    ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.divcnt[7]                                                 ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|r.status[1]                                                                                     ;                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.irqcnt[0]                                                                                     ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.aindex[1]                                                                         ;                            ;
; 7:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.txd[29]                                                               ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.divcnt[6]                                                             ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|dsur.asi[0]                                                                   ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sref_tmpcom[0]                                                         ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |leon3mp|gptimer:\gpt:timer0|r.scaler[7]                                                                                    ;                            ;
; 7:1                ; 27 bits   ; 108 LEs       ; 27 LEs               ; 81 LEs                 ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[34]                                                          ;                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ra.acc.haddr[20]                                                         ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.walk_fault.fault_trans       ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.walk_fault.fault_inv         ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|t.data_out[15]                                                                                  ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |leon3mp|apbuart:\ua1:uart1|r.traddr[1]                                                                                     ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|dsur.tbufcnt[1]                                                               ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ctrl.tt[5]                                                                ;                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0|r.x[44]                                                              ;                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.td[29]                                                                ;                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.td[2]                                                     ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.delaycnt[2]                                                                       ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.waddress[7]                                      ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.waddress[4]                                      ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.wb.read                                          ;                            ;
; 12:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0|r.cnt[4]                                                             ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ctrl.tt[2]                                                                ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|rm.state[0]                                                          ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.wb.addr[8]                                 ;                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rshift[0]                                                                                     ;                            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.data[28]                                                          ;                            ;
; 5:1                ; 21 bits   ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.mmctrl2.fa[11]                                       ;                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.waddress[20]                                     ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.ctrl.tt[0]                                                                ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.npc[1]                                                                    ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.waddress[31]                                     ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rcnt[1]                                                                                       ;                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.waddress[16]                                     ;                            ;
; 20:1               ; 8 bits    ; 104 LEs       ; 96 LEs               ; 8 LEs                  ; |leon3mp|apbps2:\ps2:ps20|r.tshift[4]                                                                                       ;                            ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; |leon3mp|apbps2:\ps2:ps20|r.rshift[1]                                                                                       ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.trfc[2]                                                                ;                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |leon3mp|mctrl:\mg2:sr1|r.writedata[18]                                                                                     ;                            ;
; 8:1                ; 22 bits   ; 110 LEs       ; 44 LEs               ; 66 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.wb.addr[11]                                ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.wb.data1[1]                                      ;                            ;
; 18:1               ; 8 bits    ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.wb.data[30]                                ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.mmctrl2.fs.ft[2]                                     ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; |leon3mp|mctrl:\mg2:sr1|r.address[2]                                                                                        ;                            ;
; 13:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|t.sync[1]                                                                                       ;                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0|r.state[2]                                                           ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.address[11]                                                            ;                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.w.s.tt[3]                                                                   ;                            ;
; 9:1                ; 30 bits   ; 180 LEs       ; 60 LEs               ; 120 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|ir.addr[22]                                                                   ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.mmctrl2.fs.l[1]                                      ;                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.wb.data2[22]                                     ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |leon3mp|apbuart:\ua1:uart1|r.rwaddr[2]                                                                                     ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.divcnt[4]                                                 ;                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.divcnt[1]                                                 ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.xaddress[4]                                      ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rhold[7][7]                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rhold[6][1]                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rhold[5][1]                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rhold[4][7]                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rhold[3][7]                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rhold[2][0]                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rhold[1][0]                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|apbuart:\ua1:uart1|r.rhold[0][4]                                                                                   ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.divcnt[9]                                                             ;                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.divcnt[1]                                                             ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.w.s.pil[3]                                                                  ;                            ;
; 11:1               ; 20 bits   ; 140 LEs       ; 20 LEs               ; 120 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.w.s.tba[19]                                                                 ;                            ;
; 70:1               ; 5 bits    ; 230 LEs       ; 10 LEs               ; 220 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.op2[4]                                                                    ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|core_cmd[3]                                                       ;                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.xaddress[25]                                     ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.w.s.icc[3]                                                                  ;                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.dqm[3]                                                                 ;                            ;
; 25:1               ; 32 bits   ; 512 LEs       ; 0 LEs                ; 512 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.vaddr[14]                                        ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|r.cgcnt[2]                                                  ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|r.cgcnt[4]                                                              ;                            ;
; 13:1               ; 32 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.w.s.y[6]                                                                    ;                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[9]                                                           ;                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|mctrl:\mg2:sr1|r.writedata[29]                                                                                     ;                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.wb.addr[9]                                       ;                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.wb.addr[6]                                       ;                            ;
; 15:1               ; 30 bits   ; 300 LEs       ; 30 LEs               ; 270 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|wpr[0].addr[14]                                                               ;                            ;
; 15:1               ; 30 bits   ; 300 LEs       ; 30 LEs               ; 270 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|wpr[0].mask[23]                                                               ;                            ;
; 15:1               ; 30 bits   ; 300 LEs       ; 30 LEs               ; 270 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|wpr[1].addr[15]                                                               ;                            ;
; 15:1               ; 30 bits   ; 300 LEs       ; 30 LEs               ; 270 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|wpr[1].mask[5]                                                                ;                            ;
; 16:1               ; 6 bits    ; 60 LEs        ; 6 LEs                ; 54 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[2]                                                               ;                            ;
; 16:1               ; 20 bits   ; 200 LEs       ; 100 LEs              ; 100 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.f.pc[20]                                                                    ;                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|wpr[0].store                                                                  ;                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|wpr[1].load                                                                   ;                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; |leon3mp|mctrl:\mg2:sr1|r.wrn[3]                                                                                            ;                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |leon3mp|mctrl:\mg2:sr1|r.wrn[0]                                                                                            ;                            ;
; 21:1               ; 6 bits    ; 84 LEs        ; 48 LEs               ; 36 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.wb.addr[23]                                      ;                            ;
; 21:1               ; 8 bits    ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.wb.addr[30]                                      ;                            ;
; 21:1               ; 6 bits    ; 84 LEs        ; 48 LEs               ; 36 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|r.wb.addr[16]                                      ;                            ;
; 17:1               ; 27 bits   ; 297 LEs       ; 270 LEs              ; 27 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.e.op2[5]                                                                    ;                            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.wb.addr[2]                                 ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; |leon3mp|mctrl:\mg2:sr1|r.ws[3]                                                                                             ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; |leon3mp|mctrl:\mg2:sr1|r.ws[0]                                                                                             ;                            ;
; 26:1               ; 2 bits    ; 34 LEs        ; 24 LEs               ; 10 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][2]                                                                ;                            ;
; 26:1               ; 2 bits    ; 34 LEs        ; 24 LEs               ; 10 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][0]                                                                ;                            ;
; 79:1               ; 2 bits    ; 104 LEs       ; 42 LEs               ; 62 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.slv.hrdata[30]                                                                     ;                            ;
; 79:1               ; 7 bits    ; 364 LEs       ; 154 LEs              ; 210 LEs                ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.slv.hrdata[13]                                                                     ;                            ;
; 79:1               ; 3 bits    ; 156 LEs       ; 66 LEs               ; 90 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.slv.hrdata[17]                                                                     ;                            ;
; 79:1               ; 3 bits    ; 156 LEs       ; 66 LEs               ; 90 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|r.slv.hrdata[20]                                                                     ;                            ;
; 56:1               ; 2 bits    ; 74 LEs        ; 28 LEs               ; 46 LEs                 ; |leon3mp|apbctrl:apb0|r.prdata[18]                                                                                          ;                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.tt[4]                                                                ;                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.ctrl.tt[3]                                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|core_cmd                                                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|Mux38                                                                                                 ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|v                                                                        ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|mctrl:\mg2:sr1|\ctrl:busw[0]                                                                                       ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|base                                         ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|\dctrl:edata[14]                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux0                                               ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|\comb:xc_vectt[3]                                                             ;                            ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op2[28]                                                                  ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|mb[5]                                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|icc                                                                           ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1873                                                                       ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rin.a.rs1[4]                                                                  ;                            ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:readdata[18]                                                   ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:readdata[19]                                                   ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|svgactrl:\lcd:lcd0|datain_fifo[18]                                                                                 ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|Mux234                                                                                          ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|\comb:fe_pc[22]                                                               ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|tlbo.transdata.data[20]        ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|shiftin                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|shiftin                                                                       ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|shiftin                                                                       ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|shiftin                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|\dctrl:snoopset                                    ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.tag[1][9]                                   ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.tag[1][19]                                  ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |leon3mp|gptimer:\gpt:timer0|Mux21                                                                                          ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|Mux13                                                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|Mux13                                                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbi.data[46]                                                                         ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|tbi.addr[4]                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[0]                                   ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|y_check                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|\comb:v.a.ldchkra                                                             ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|apbuart:\ua1:uart1|v                                                                                               ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|apbuart:\ua1:uart1|v                                                                                               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|tlbo.transdata.data[29]        ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1532                                                                       ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|mctrl:\mg2:sr1|\ctrl:writedata[14]                                                                                 ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|index                                        ;                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|tlbcami[0].tagin.I1[4]         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rfi.raddr1[7]                                                                 ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.dwrite[1]                                   ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|tlbo.transdata.data[17]        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |leon3mp|serializer:\lcd:lcdser0|Selector5                                                                                  ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state                              ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|s_state                              ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                              ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; |leon3mp|ahbctrl:ahb0|Mux475                                                                                                ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|msti.hrdata[2]                                                                                        ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|msti.hrdata[10]                                                                                       ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0|Mux1 ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|Mux57                          ;                            ;
; 8:1                ; 26 bits   ; 130 LEs       ; 130 LEs              ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|Mux42                          ;                            ;
; 8:1                ; 26 bits   ; 130 LEs       ; 130 LEs              ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|Mux19                          ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|cpi.d.inst[0]                                                                 ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |leon3mp|apbuart:\ua1:uart1|Mux10                                                                                           ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|write_pointer_fifo[4]                                                                           ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:3:tag0|Mux1 ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|tbi.write[0]                                                                  ;                            ;
; 4:1                ; 127 bits  ; 254 LEs       ; 127 LEs              ; 127 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|tbi.data[38]                                                                  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|shiftin                                                                       ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|shiftin                                                                       ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|shiftin                                                                       ;                            ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|Mux97                                                                ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|Mux31                                                                ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.tag[0][3]                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|newtag                                             ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|cachemem:cmem0|itdatain[1][23]                                                                 ;                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1876                                                                       ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|v                                                           ;                            ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux555                                                                        ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|v                                                                       ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|apbuart:\ua1:uart1|v                                                                                               ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|tlbcami[1].write_op            ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|tlbcami[5].write_op            ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rin.a.rfa1[6]                                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.twrite[0]                                   ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|v                                                                        ;                            ;
; 7:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|Mux20                                                                                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|\p0:fault.fault_inv                                    ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|Mux470                                                                                                ;                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|msti.hrdata[27]                                                                                       ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|shiftin                                                                       ;                            ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|Mux73                                                                ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.twrite[0]                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.saddress[0]                                 ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.tag[1][12]                                  ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1937                                                                       ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|read_pointer_fifo[6]                                                                            ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|msti.hrdata[0]                                                                                        ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|msti.hrdata[13]                                                                                       ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |leon3mp|mctrl:\mg2:sr1|\ctrl:writedata[7]                                                                                  ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                              ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.tag[1][9]                                   ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector12                                                               ;                            ;
; 17:1               ; 31 bits   ; 341 LEs       ; 62 LEs               ; 279 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1490                                                                       ;                            ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |leon3mp|irqmp:\irqctrl:irqctrl0|v                                                                                          ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |leon3mp|apbuart:\ua1:uart1|v                                                                                               ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|dci.edata[0]                                                                  ;                            ;
; 7:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|dci.edata[19]                                                                 ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Selector244                                        ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|xc_trap_address                                                               ;                            ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |leon3mp|irqmp:\irqctrl:irqctrl0|v                                                                                          ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.data[0][22]                                 ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.data[0][6]                                  ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.data[1][15]                                 ;                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|msti.hrdata[26]                                                                                       ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |leon3mp|ahbctrl:ahb0|msti.hrdata[16]                                                                                       ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.data[1][27]                                 ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.mstate.active                                                ;                            ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; |leon3mp|ahbctrl:ahb0|Mux24                                                                                                 ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Selector279                                                                   ;                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Selector273                                                                   ;                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0|Mux100                                                               ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|read_pointer_clut[5]                                                                            ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|v                                                           ;                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1656                                                                       ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Selector246                                        ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Selector252                                        ;                            ;
; 6:1                ; 20 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Selector230                                        ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|v                                                                       ;                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; |leon3mp|svgactrl:\lcd:lcd0|sync_c.s1[1]                                                                                    ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; |leon3mp|ahbctrl:ahb0|Mux29                                                                                                 ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |leon3mp|ahbctrl:ahb0|Mux30                                                                                                 ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|npc                                                                           ;                            ;
; 16:1               ; 33 bits   ; 330 LEs       ; 66 LEs               ; 264 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0|\divadd:b[2]                                                         ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Selector186                                        ;                            ;
; 17:1               ; 16 bits   ; 176 LEs       ; 48 LEs               ; 128 LEs                ; |leon3mp|spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc|Mux54                                                                   ;                            ;
; 17:1               ; 16 bits   ; 176 LEs       ; 48 LEs               ; 128 LEs                ; |leon3mp|spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc|Mux44                                                       ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.address[1]                                  ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; |leon3mp|mctrl:\mg2:sr1|\ctrl:writedata[16]                                                                                 ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.address[4]                                  ;                            ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|\dctrl:rdatasel.mmusnoop_dtag                      ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.address[9]                                  ;                            ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Selector280                                                                   ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Selector281                                                                   ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |leon3mp|ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|\comb:v.state.shft                                                  ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |leon3mp|apbps2:\ps2:ps20|\ps2_op:v.rxstate.parity                                                                          ;                            ;
; 10:1               ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|\p0:v.s2_tlbstate.match        ;                            ;
; 10:1               ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|\p0:v.s2_tlbstate.dofault      ;                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Selector44                                                                    ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r                                                                             ;                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ahb_ctrl:v.state.dread                                                  ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|\p0:v.s2_tlbstate.pack         ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|\p0:v.s2_tlbstate.sync         ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|Selector9                                    ;                            ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; |leon3mp|apbps2:\ps2:ps20|\ps2_op:v.txstate.idle                                                                            ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|\p0:v.state.pte                              ;                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; |leon3mp|apbps2:\ps2:ps20|\ps2_op:v.txstate.ack                                                                             ;                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.istate.ref1                                                  ;                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|npc                                                                           ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|align_data                                                                    ;                            ;
; 21:1               ; 11 bits   ; 154 LEs       ; 121 LEs              ; 33 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|align_data                                                                    ;                            ;
; 21:1               ; 5 bits    ; 70 LEs        ; 55 LEs               ; 15 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|align_data                                                                    ;                            ;
; 43:1               ; 3 bits    ; 84 LEs        ; 6 LEs                ; 78 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Selector6                                                                     ;                            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; |leon3mp|mctrl:\mg2:sr1|\ctrl:v.bstate.bread8                                                                               ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; |leon3mp|mctrl:\mg2:sr1|\ctrl:v.bstate.bwrite16                                                                             ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; |leon3mp|mctrl:\mg2:sr1|\ctrl:v.bstate.bread                                                                                ;                            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|align_data                                                                    ;                            ;
; 26:1               ; 2 bits    ; 34 LEs        ; 26 LEs               ; 8 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rin.m.result[27]                                                              ;                            ;
; 26:1               ; 7 bits    ; 119 LEs       ; 91 LEs               ; 28 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rin.m.result[15]                                                              ;                            ;
; 23:1               ; 3 bits    ; 45 LEs        ; 12 LEs               ; 33 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.sdstate.wr2                                                  ;                            ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.sdstate.ioreg1                                               ;                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.sdstate.rd1                                                  ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 4 LEs                ; 60 LEs                 ; |leon3mp|ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.sdstate.sref                                                 ;                            ;
; 88:1               ; 5 bits    ; 290 LEs       ; 85 LEs               ; 205 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rin.m.result[29]                                                              ;                            ;
; 88:1               ; 4 bits    ; 232 LEs       ; 56 LEs               ; 176 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rin.m.result[20]                                                              ;                            ;
; 88:1               ; 4 bits    ; 232 LEs       ; 56 LEs               ; 176 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rin.m.result[8]                                                               ;                            ;
; 88:1               ; 3 bits    ; 174 LEs       ; 48 LEs               ; 126 LEs                ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|rin.m.result[5]                                                               ;                            ;
; 37:1               ; 3 bits    ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|\dctrl:v.dstate.dblwrite                           ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; |leon3mp|leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add1                                                                          ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------+
; Source assignments for Top-level Entity: |leon3mp      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clkm     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clkm     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clkml    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clkml    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lcdclk   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lcdclk   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; lcdclk3x ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; lcdclk3x ;
+------------------------------+-------+------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Source assignments for mctrl:\mg2:sr1          ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[31] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[30] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[29] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[28] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[27] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[26] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[25] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[24] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[23] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[22] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[21] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[20] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[19] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[18] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[17] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[16] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[15] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[14] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[13] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[12] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[11] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[10] ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; rbdrive[0]  ;
+-------------------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dqsn[1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; dqsoenr[0]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; dqsn[0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; dqsoenr[1]                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; phasecounter_reg[0]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; phasecounter_reg[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; phasecounter_reg[2]                                                                       ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                          ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_0                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_1                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_2                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_0                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_1                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_2                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_0                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_1                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_2                                                                                                          ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le:altpll_dyn_phase_le2 ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                        ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                         ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le1:altpll_dyn_phase_le4 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                         ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                          ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le12:altpll_dyn_phase_le5 ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                          ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                           ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:0:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:1:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:2:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:3:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:4:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:5:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:6:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:7:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:8:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:9:dq_out_pad ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                      ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                            ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                            ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                    ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                         ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:10:dq_out_pad ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                   ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                      ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                            ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                            ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                    ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                         ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:11:dq_out_pad ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                   ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                      ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                            ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                            ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                    ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                         ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:12:dq_out_pad ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                   ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                      ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                            ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                            ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                    ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                         ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:13:dq_out_pad ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                   ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                      ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                            ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                            ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                    ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                         ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:14:dq_out_pad ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                   ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                      ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                            ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                            ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                    ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                         ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:15:dq_out_pad ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; dq_oe_reg                                                                                                   ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[31]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[30]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[29]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[28]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[27]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[26]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[25]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[24]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[23]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[22]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[21]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[20]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[19]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[18]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[17]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[16]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[15]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[14]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[13]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[12]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[11]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[10]        ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[9]         ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[8]         ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; rbdrive[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[31]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[31]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[30]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[30]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[29]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[29]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[28]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[28]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[27]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[27]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[26]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[26]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[25]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[25]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[24]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[24]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[23]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[23]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[22]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[22]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[21]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[21]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[20]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[20]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[19]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[19]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[18]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[18]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[17]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[17]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[16]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[16]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rwdata[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rwdata[0]          ;
+------------------------------+-------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_b7r:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_c7r:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for altera_eek_clkgen:\lcd:lcdclkgen ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clkout[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clkout[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clkout[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clkout[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clkout[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clkout[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clkout[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clkout[0] ;
+------------------------------+-------+------+-----------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |leon3mp ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; fabtech        ; 27    ; Signed Integer                                 ;
; memtech        ; 27    ; Signed Integer                                 ;
; padtech        ; 27    ; Signed Integer                                 ;
; clktech        ; 27    ; Signed Integer                                 ;
; ncpu           ; 1     ; Signed Integer                                 ;
; disas          ; 0     ; Signed Integer                                 ;
; dbguart        ; 0     ; Signed Integer                                 ;
; pclow          ; 2     ; Signed Integer                                 ;
; freq           ; 50000 ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkpad:clk_pad ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tech           ; 27    ; Signed Integer                     ;
; level          ; 0     ; Signed Integer                     ;
; voltage        ; 3     ; Signed Integer                     ;
; arch           ; 0     ; Signed Integer                     ;
; hf             ; 0     ; Signed Integer                     ;
; filter         ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tech           ; 27    ; Signed Integer                     ;
; clk_mul        ; 5     ; Signed Integer                     ;
; clk_div        ; 5     ; Signed Integer                     ;
; sdramen        ; 1     ; Signed Integer                     ;
; noclkfb        ; 1     ; Signed Integer                     ;
; pcien          ; 0     ; Signed Integer                     ;
; pcidll         ; 0     ; Signed Integer                     ;
; pcisysclk      ; 0     ; Signed Integer                     ;
; freq           ; 50000 ; Signed Integer                     ;
; clk2xen        ; 0     ; Signed Integer                     ;
; clksel         ; 0     ; Signed Integer                     ;
; clk_odiv       ; 1     ; Signed Integer                     ;
; clkb_odiv      ; 0     ; Signed Integer                     ;
; clkc_odiv      ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; clk_mul        ; 5     ; Signed Integer                                               ;
; clk_div        ; 5     ; Signed Integer                                               ;
; sdramen        ; 1     ; Signed Integer                                               ;
; sdinvclk       ; 1     ; Signed Integer                                               ;
; pcien          ; 0     ; Signed Integer                                               ;
; pcidll         ; 0     ; Signed Integer                                               ;
; pcisysclk      ; 0     ; Signed Integer                                               ;
; freq           ; 50000 ; Signed Integer                                               ;
; clk2xen        ; 0     ; Signed Integer                                               ;
; tech           ; 0     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; clk_mul        ; 5     ; Signed Integer                                                                      ;
; clk_div        ; 5     ; Signed Integer                                                                      ;
; clk_freq       ; 50000 ; Signed Integer                                                                      ;
; clk2xen        ; 0     ; Signed Integer                                                                      ;
; sdramen        ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0 ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                          ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------+
; OPERATION_MODE                ; ZERO_DELAY_BUFFER ; Untyped                                                                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                       ;
; COMPENSATE_CLOCK              ; CLK1              ; Untyped                                                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                       ;
; CLK2_MULTIPLY_BY              ; 10                ; Signed Integer                                                                ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer                                                                ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer                                                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                       ;
; CLK2_DIVIDE_BY                ; 5                 ; Signed Integer                                                                ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer                                                                ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                                                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                                                       ;
; M                             ; 0                 ; Untyped                                                                       ;
; N                             ; 1                 ; Untyped                                                                       ;
; M2                            ; 1                 ; Untyped                                                                       ;
; N2                            ; 1                 ; Untyped                                                                       ;
; SS                            ; 1                 ; Untyped                                                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                                                       ;
; C0_LOW                        ; 0                 ; Untyped                                                                       ;
; C1_LOW                        ; 0                 ; Untyped                                                                       ;
; C2_LOW                        ; 0                 ; Untyped                                                                       ;
; C3_LOW                        ; 0                 ; Untyped                                                                       ;
; C4_LOW                        ; 0                 ; Untyped                                                                       ;
; C5_LOW                        ; 0                 ; Untyped                                                                       ;
; C6_LOW                        ; 0                 ; Untyped                                                                       ;
; C7_LOW                        ; 0                 ; Untyped                                                                       ;
; C8_LOW                        ; 0                 ; Untyped                                                                       ;
; C9_LOW                        ; 0                 ; Untyped                                                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                       ;
; C0_PH                         ; 0                 ; Untyped                                                                       ;
; C1_PH                         ; 0                 ; Untyped                                                                       ;
; C2_PH                         ; 0                 ; Untyped                                                                       ;
; C3_PH                         ; 0                 ; Untyped                                                                       ;
; C4_PH                         ; 0                 ; Untyped                                                                       ;
; C5_PH                         ; 0                 ; Untyped                                                                       ;
; C6_PH                         ; 0                 ; Untyped                                                                       ;
; C7_PH                         ; 0                 ; Untyped                                                                       ;
; C8_PH                         ; 0                 ; Untyped                                                                       ;
; C9_PH                         ; 0                 ; Untyped                                                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                                                       ;
; L0_LOW                        ; 1                 ; Untyped                                                                       ;
; L1_LOW                        ; 1                 ; Untyped                                                                       ;
; G0_LOW                        ; 1                 ; Untyped                                                                       ;
; G1_LOW                        ; 1                 ; Untyped                                                                       ;
; G2_LOW                        ; 1                 ; Untyped                                                                       ;
; G3_LOW                        ; 1                 ; Untyped                                                                       ;
; E0_LOW                        ; 1                 ; Untyped                                                                       ;
; E1_LOW                        ; 1                 ; Untyped                                                                       ;
; E2_LOW                        ; 1                 ; Untyped                                                                       ;
; E3_LOW                        ; 1                 ; Untyped                                                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                       ;
; L0_PH                         ; 0                 ; Untyped                                                                       ;
; L1_PH                         ; 0                 ; Untyped                                                                       ;
; G0_PH                         ; 0                 ; Untyped                                                                       ;
; G1_PH                         ; 0                 ; Untyped                                                                       ;
; G2_PH                         ; 0                 ; Untyped                                                                       ;
; G3_PH                         ; 0                 ; Untyped                                                                       ;
; E0_PH                         ; 0                 ; Untyped                                                                       ;
; E1_PH                         ; 0                 ; Untyped                                                                       ;
; E2_PH                         ; 0                 ; Untyped                                                                       ;
; E3_PH                         ; 0                 ; Untyped                                                                       ;
; M_PH                          ; 0                 ; Untyped                                                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                                                       ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                       ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                       ;
; CBXI_PARAMETER                ; altpll_9m31       ; Untyped                                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                       ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:ssrclk_pad ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; tech           ; 27    ; Signed Integer                        ;
; level          ; 0     ; Signed Integer                        ;
; slew           ; 1     ; Signed Integer                        ;
; voltage        ; 3     ; Signed Integer                        ;
; strength       ; 24    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: rstgen:rst0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; acthigh        ; 0     ; Signed Integer                  ;
; syncrst        ; 0     ; Signed Integer                  ;
; scanen         ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahbctrl:ahb0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; defmast        ; 0     ; Signed Integer                   ;
; split          ; 0     ; Signed Integer                   ;
; rrobin         ; 1     ; Signed Integer                   ;
; timeout        ; 0     ; Signed Integer                   ;
; ioaddr         ; 4095  ; Signed Integer                   ;
; iomask         ; 4095  ; Signed Integer                   ;
; cfgaddr        ; 4080  ; Signed Integer                   ;
; cfgmask        ; 4080  ; Signed Integer                   ;
; nahbm          ; 3     ; Signed Integer                   ;
; nahbs          ; 8     ; Signed Integer                   ;
; ioen           ; 1     ; Signed Integer                   ;
; disirq         ; 0     ; Signed Integer                   ;
; fixbrst        ; 0     ; Signed Integer                   ;
; debug          ; 2     ; Signed Integer                   ;
; fpnpen         ; 0     ; Signed Integer                   ;
; icheck         ; 1     ; Signed Integer                   ;
; devid          ; 0     ; Signed Integer                   ;
; enbusmon       ; 0     ; Signed Integer                   ;
; assertwarn     ; 0     ; Signed Integer                   ;
; asserterr      ; 0     ; Signed Integer                   ;
; hmstdisable    ; 0     ; Signed Integer                   ;
; hslvdisable    ; 0     ; Signed Integer                   ;
; arbdisable     ; 0     ; Signed Integer                   ;
; mprio          ; 0     ; Signed Integer                   ;
; mcheck         ; 1     ; Signed Integer                   ;
; ccheck         ; 1     ; Signed Integer                   ;
; acdm           ; 0     ; Signed Integer                   ;
; index          ; 0     ; Signed Integer                   ;
; ahbtrace       ; 0     ; Signed Integer                   ;
; hwdebug        ; 0     ; Signed Integer                   ;
; fourgslv       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; hindex         ; 0     ; Signed Integer                          ;
; fabtech        ; 27    ; Signed Integer                          ;
; memtech        ; 27    ; Signed Integer                          ;
; nwindows       ; 8     ; Signed Integer                          ;
; dsu            ; 1     ; Signed Integer                          ;
; fpu            ; 0     ; Signed Integer                          ;
; v8             ; 2     ; Signed Integer                          ;
; cp             ; 0     ; Signed Integer                          ;
; mac            ; 0     ; Signed Integer                          ;
; pclow          ; 2     ; Signed Integer                          ;
; notag          ; 0     ; Signed Integer                          ;
; nwp            ; 2     ; Signed Integer                          ;
; icen           ; 1     ; Signed Integer                          ;
; irepl          ; 1     ; Signed Integer                          ;
; isets          ; 2     ; Signed Integer                          ;
; ilinesize      ; 8     ; Signed Integer                          ;
; isetsize       ; 4     ; Signed Integer                          ;
; isetlock       ; 0     ; Signed Integer                          ;
; dcen           ; 1     ; Signed Integer                          ;
; drepl          ; 1     ; Signed Integer                          ;
; dsets          ; 2     ; Signed Integer                          ;
; dlinesize      ; 4     ; Signed Integer                          ;
; dsetsize       ; 4     ; Signed Integer                          ;
; dsetlock       ; 0     ; Signed Integer                          ;
; dsnoop         ; 1     ; Signed Integer                          ;
; ilram          ; 0     ; Signed Integer                          ;
; ilramsize      ; 1     ; Signed Integer                          ;
; ilramstart     ; 142   ; Signed Integer                          ;
; dlram          ; 0     ; Signed Integer                          ;
; dlramsize      ; 1     ; Signed Integer                          ;
; dlramstart     ; 143   ; Signed Integer                          ;
; mmuen          ; 1     ; Signed Integer                          ;
; itlbnum        ; 8     ; Signed Integer                          ;
; dtlbnum        ; 8     ; Signed Integer                          ;
; tlb_type       ; 2     ; Signed Integer                          ;
; tlb_rep        ; 1     ; Signed Integer                          ;
; lddel          ; 1     ; Signed Integer                          ;
; disas          ; 0     ; Signed Integer                          ;
; tbuf           ; 2     ; Signed Integer                          ;
; pwd            ; 0     ; Signed Integer                          ;
; svt            ; 0     ; Signed Integer                          ;
; rstaddr        ; 0     ; Signed Integer                          ;
; smp            ; 0     ; Signed Integer                          ;
; cached         ; 0     ; Signed Integer                          ;
; scantest       ; 0     ; Signed Integer                          ;
; mmupgsz        ; 0     ; Signed Integer                          ;
; bp             ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; hindex         ; 0     ; Signed Integer                                   ;
; fabtech        ; 27    ; Signed Integer                                   ;
; memtech        ; 27    ; Signed Integer                                   ;
; nwindows       ; 8     ; Signed Integer                                   ;
; dsu            ; 1     ; Signed Integer                                   ;
; fpu            ; 0     ; Signed Integer                                   ;
; v8             ; 2     ; Signed Integer                                   ;
; cp             ; 0     ; Signed Integer                                   ;
; mac            ; 0     ; Signed Integer                                   ;
; pclow          ; 2     ; Signed Integer                                   ;
; notag          ; 0     ; Signed Integer                                   ;
; nwp            ; 2     ; Signed Integer                                   ;
; icen           ; 1     ; Signed Integer                                   ;
; irepl          ; 1     ; Signed Integer                                   ;
; isets          ; 2     ; Signed Integer                                   ;
; ilinesize      ; 8     ; Signed Integer                                   ;
; isetsize       ; 4     ; Signed Integer                                   ;
; isetlock       ; 0     ; Signed Integer                                   ;
; dcen           ; 1     ; Signed Integer                                   ;
; drepl          ; 1     ; Signed Integer                                   ;
; dsets          ; 2     ; Signed Integer                                   ;
; dlinesize      ; 4     ; Signed Integer                                   ;
; dsetsize       ; 4     ; Signed Integer                                   ;
; dsetlock       ; 0     ; Signed Integer                                   ;
; dsnoop         ; 1     ; Signed Integer                                   ;
; ilram          ; 0     ; Signed Integer                                   ;
; ilramsize      ; 1     ; Signed Integer                                   ;
; ilramstart     ; 142   ; Signed Integer                                   ;
; dlram          ; 0     ; Signed Integer                                   ;
; dlramsize      ; 1     ; Signed Integer                                   ;
; dlramstart     ; 143   ; Signed Integer                                   ;
; mmuen          ; 1     ; Signed Integer                                   ;
; itlbnum        ; 8     ; Signed Integer                                   ;
; dtlbnum        ; 8     ; Signed Integer                                   ;
; tlb_type       ; 2     ; Signed Integer                                   ;
; tlb_rep        ; 1     ; Signed Integer                                   ;
; lddel          ; 1     ; Signed Integer                                   ;
; disas          ; 0     ; Signed Integer                                   ;
; tbuf           ; 2     ; Signed Integer                                   ;
; pwd            ; 0     ; Signed Integer                                   ;
; svt            ; 0     ; Signed Integer                                   ;
; rstaddr        ; 0     ; Signed Integer                                   ;
; smp            ; 0     ; Signed Integer                                   ;
; cached         ; 0     ; Signed Integer                                   ;
; clk2x          ; 0     ; Signed Integer                                   ;
; scantest       ; 0     ; Signed Integer                                   ;
; mmupgsz        ; 0     ; Signed Integer                                   ;
; bp             ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; nwin           ; 8     ; Signed Integer                                           ;
; isets          ; 2     ; Signed Integer                                           ;
; dsets          ; 2     ; Signed Integer                                           ;
; fpu            ; 0     ; Signed Integer                                           ;
; v8             ; 2     ; Signed Integer                                           ;
; cp             ; 0     ; Signed Integer                                           ;
; mac            ; 0     ; Signed Integer                                           ;
; dsu            ; 1     ; Signed Integer                                           ;
; nwp            ; 2     ; Signed Integer                                           ;
; pclow          ; 2     ; Signed Integer                                           ;
; notag          ; 0     ; Signed Integer                                           ;
; index          ; 0     ; Signed Integer                                           ;
; lddel          ; 1     ; Signed Integer                                           ;
; irfwt          ; 1     ; Signed Integer                                           ;
; disas          ; 0     ; Signed Integer                                           ;
; tbuf           ; 2     ; Signed Integer                                           ;
; pwd            ; 0     ; Signed Integer                                           ;
; svt            ; 0     ; Signed Integer                                           ;
; rstaddr        ; 0     ; Signed Integer                                           ;
; smp            ; 0     ; Signed Integer                                           ;
; fabtech        ; 27    ; Signed Integer                                           ;
; clk2x          ; 0     ; Signed Integer                                           ;
; bp             ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; multype        ; 0     ; Signed Integer                                                    ;
; pipe           ; 1     ; Signed Integer                                                    ;
; mac            ; 0     ; Signed Integer                                                    ;
; arch           ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                           ;
; arch           ; 0     ; Signed Integer                                                                           ;
; a_width        ; 17    ; Signed Integer                                                                           ;
; b_width        ; 17    ; Signed Integer                                                                           ;
; num_stages     ; 2     ; Signed Integer                                                                           ;
; stall_mode     ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; a_width        ; 17    ; Signed Integer                                                                                                          ;
; b_width        ; 17    ; Signed Integer                                                                                                          ;
; num_stages     ; 2     ; Signed Integer                                                                                                          ;
; stall_mode     ; 1     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; hindex         ; 0     ; Signed Integer                                                   ;
; memtech        ; 27    ; Signed Integer                                                   ;
; dsu            ; 1     ; Signed Integer                                                   ;
; icen           ; 1     ; Signed Integer                                                   ;
; irepl          ; 1     ; Signed Integer                                                   ;
; isets          ; 2     ; Signed Integer                                                   ;
; ilinesize      ; 8     ; Signed Integer                                                   ;
; isetsize       ; 4     ; Signed Integer                                                   ;
; isetlock       ; 0     ; Signed Integer                                                   ;
; dcen           ; 1     ; Signed Integer                                                   ;
; drepl          ; 1     ; Signed Integer                                                   ;
; dsets          ; 2     ; Signed Integer                                                   ;
; dlinesize      ; 4     ; Signed Integer                                                   ;
; dsetsize       ; 4     ; Signed Integer                                                   ;
; dsetlock       ; 0     ; Signed Integer                                                   ;
; dsnoop         ; 1     ; Signed Integer                                                   ;
; ilram          ; 0     ; Signed Integer                                                   ;
; ilramsize      ; 1     ; Signed Integer                                                   ;
; ilramstart     ; 142   ; Signed Integer                                                   ;
; dlram          ; 0     ; Signed Integer                                                   ;
; dlramsize      ; 1     ; Signed Integer                                                   ;
; dlramstart     ; 143   ; Signed Integer                                                   ;
; itlbnum        ; 8     ; Signed Integer                                                   ;
; dtlbnum        ; 8     ; Signed Integer                                                   ;
; tlb_type       ; 2     ; Signed Integer                                                   ;
; tlb_rep        ; 1     ; Signed Integer                                                   ;
; cached         ; 0     ; Signed Integer                                                   ;
; clk2x          ; 0     ; Signed Integer                                                   ;
; scantest       ; 0     ; Signed Integer                                                   ;
; mmupgsz        ; 0     ; Signed Integer                                                   ;
; smp            ; 0     ; Signed Integer                                                   ;
; mmuen          ; 1     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; icen           ; 1     ; Signed Integer                                                                      ;
; irepl          ; 1     ; Signed Integer                                                                      ;
; isets          ; 2     ; Signed Integer                                                                      ;
; ilinesize      ; 8     ; Signed Integer                                                                      ;
; isetsize       ; 4     ; Signed Integer                                                                      ;
; isetlock       ; 0     ; Signed Integer                                                                      ;
; lram           ; 0     ; Signed Integer                                                                      ;
; lramsize       ; 1     ; Signed Integer                                                                      ;
; lramstart      ; 142   ; Signed Integer                                                                      ;
; mmuen          ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; dsu            ; 1     ; Signed Integer                                                                      ;
; dcen           ; 1     ; Signed Integer                                                                      ;
; drepl          ; 1     ; Signed Integer                                                                      ;
; dsets          ; 2     ; Signed Integer                                                                      ;
; dlinesize      ; 4     ; Signed Integer                                                                      ;
; dsetsize       ; 4     ; Signed Integer                                                                      ;
; dsetlock       ; 0     ; Signed Integer                                                                      ;
; dsnoop         ; 1     ; Signed Integer                                                                      ;
; dlram          ; 0     ; Signed Integer                                                                      ;
; dlramsize      ; 1     ; Signed Integer                                                                      ;
; dlramstart     ; 143   ; Signed Integer                                                                      ;
; ilram          ; 0     ; Signed Integer                                                                      ;
; ilramstart     ; 142   ; Signed Integer                                                                      ;
; itlbnum        ; 8     ; Signed Integer                                                                      ;
; dtlbnum        ; 8     ; Signed Integer                                                                      ;
; tlb_type       ; 2     ; Signed Integer                                                                      ;
; memtech        ; 27    ; Signed Integer                                                                      ;
; cached         ; 0     ; Signed Integer                                                                      ;
; mmupgsz        ; 0     ; Signed Integer                                                                      ;
; smp            ; 0     ; Signed Integer                                                                      ;
; mmuen          ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_acache:a0 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; hindex         ; 0     ; Signed Integer                                                                 ;
; ilinesize      ; 8     ; Signed Integer                                                                 ;
; cached         ; 0     ; Signed Integer                                                                 ;
; clk2x          ; 0     ; Signed Integer                                                                 ;
; scantest       ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                  ;
; itlbnum        ; 8     ; Signed Integer                                                                  ;
; dtlbnum        ; 8     ; Signed Integer                                                                  ;
; tlb_type       ; 2     ; Signed Integer                                                                  ;
; tlb_rep        ; 1     ; Signed Integer                                                                  ;
; mmupgsz        ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                          ;
; entries        ; 8     ; Signed Integer                                                                                          ;
; tlb_type       ; 0     ; Signed Integer                                                                                          ;
; tlb_rep        ; 1     ; Signed Integer                                                                                          ;
; mmupgsz        ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 0     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:6:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 0     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:5:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 0     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:4:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 0     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:3:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 0     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:2:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 0     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:1:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 0     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:0:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 0     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                                          ;
; abits          ; 3     ; Signed Integer                                                                                                          ;
; dbits          ; 30    ; Signed Integer                                                                                                          ;
; testen         ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 3     ; Signed Integer                                                                                                                                 ;
; dbits          ; 30    ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 3     ; Signed Integer                                                                                                                                                      ;
; dbits          ; 30    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                        ;
; WIDTH_A                            ; 30                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_B                            ; 30                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_q6r       ; Untyped                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                          ;
; entries        ; 8     ; Signed Integer                                                                                          ;
; tlb_type       ; 2     ; Signed Integer                                                                                          ;
; tlb_rep        ; 1     ; Signed Integer                                                                                          ;
; mmupgsz        ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 2     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:6:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 2     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:5:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 2     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:4:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 2     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:3:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 2     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:2:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 2     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:1:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 2     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:0:tag0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; tlb_type       ; 2     ; Signed Integer                                                                                                                    ;
; mmupgsz        ; 0     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                                          ;
; abits          ; 3     ; Signed Integer                                                                                                          ;
; dbits          ; 30    ; Signed Integer                                                                                                          ;
; testen         ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 3     ; Signed Integer                                                                                                                                 ;
; dbits          ; 30    ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 3     ; Signed Integer                                                                                                                                                      ;
; dbits          ; 30    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                        ;
; WIDTH_A                            ; 30                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_B                            ; 30                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_q6r       ; Untyped                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; mmupgsz        ; 0     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                         ;
; abits          ; 8     ; Signed Integer                                         ;
; dbits          ; 32    ; Signed Integer                                         ;
; wrfst          ; 1     ; Signed Integer                                         ;
; numregs        ; 136   ; Signed Integer                                         ;
; testen         ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                              ;
; abits          ; 8     ; Signed Integer                                                              ;
; dbits          ; 32    ; Signed Integer                                                              ;
; sepclk         ; 0     ; Signed Integer                                                              ;
; wrfst          ; 1     ; Signed Integer                                                              ;
; testen         ; 0     ; Signed Integer                                                              ;
; words          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; abits          ; 8     ; Signed Integer                                                                                        ;
; dbits          ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_87r       ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                              ;
; abits          ; 8     ; Signed Integer                                                              ;
; dbits          ; 32    ; Signed Integer                                                              ;
; sepclk         ; 0     ; Signed Integer                                                              ;
; wrfst          ; 1     ; Signed Integer                                                              ;
; testen         ; 0     ; Signed Integer                                                              ;
; words          ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; abits          ; 8     ; Signed Integer                                                                                        ;
; dbits          ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_87r       ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                         ;
; icen           ; 1     ; Signed Integer                                         ;
; irepl          ; 1     ; Signed Integer                                         ;
; isets          ; 2     ; Signed Integer                                         ;
; ilinesize      ; 8     ; Signed Integer                                         ;
; isetsize       ; 4     ; Signed Integer                                         ;
; isetlock       ; 0     ; Signed Integer                                         ;
; dcen           ; 1     ; Signed Integer                                         ;
; drepl          ; 1     ; Signed Integer                                         ;
; dsets          ; 2     ; Signed Integer                                         ;
; dlinesize      ; 4     ; Signed Integer                                         ;
; dsetsize       ; 4     ; Signed Integer                                         ;
; dsetlock       ; 0     ; Signed Integer                                         ;
; dsnoop         ; 1     ; Signed Integer                                         ;
; ilram          ; 0     ; Signed Integer                                         ;
; ilramsize      ; 1     ; Signed Integer                                         ;
; dlram          ; 0     ; Signed Integer                                         ;
; dlramsize      ; 1     ; Signed Integer                                         ;
; mmuen          ; 1     ; Signed Integer                                         ;
; testen         ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                   ;
; abits          ; 7     ; Signed Integer                                                                   ;
; dbits          ; 37    ; Signed Integer                                                                   ;
; testen         ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                          ;
; dbits          ; 37    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                               ;
; dbits          ; 37    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                 ;
; WIDTH_A                            ; 37                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 37                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g7r       ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                   ;
; abits          ; 10    ; Signed Integer                                                                   ;
; dbits          ; 32    ; Signed Integer                                                                   ;
; testen         ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; abits          ; 10    ; Signed Integer                                                                                          ;
; dbits          ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 10    ; Signed Integer                                                                                                               ;
; dbits          ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q9r       ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                   ;
; abits          ; 7     ; Signed Integer                                                                   ;
; dbits          ; 37    ; Signed Integer                                                                   ;
; testen         ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                          ;
; dbits          ; 37    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                               ;
; dbits          ; 37    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                 ;
; WIDTH_A                            ; 37                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 37                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g7r       ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                   ;
; abits          ; 10    ; Signed Integer                                                                   ;
; dbits          ; 32    ; Signed Integer                                                                   ;
; testen         ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; abits          ; 10    ; Signed Integer                                                                                          ;
; dbits          ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 10    ; Signed Integer                                                                                                               ;
; dbits          ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q9r       ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                 ;
; abits          ; 8     ; Signed Integer                                                                                 ;
; dbits          ; 33    ; Signed Integer                                                                                 ;
; testen         ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; abits          ; 8     ; Signed Integer                                                                                                           ;
; dbits          ; 33    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                             ;
; WIDTH_A                            ; 33                   ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 33                   ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a7r       ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                 ;
; abits          ; 8     ; Signed Integer                                                                                 ;
; dbits          ; 33    ; Signed Integer                                                                                 ;
; testen         ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; abits          ; 8     ; Signed Integer                                                                                                           ;
; dbits          ; 33    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                             ;
; WIDTH_A                            ; 33                   ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 33                   ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a7r       ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                   ;
; abits          ; 10    ; Signed Integer                                                                   ;
; dbits          ; 32    ; Signed Integer                                                                   ;
; testen         ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; abits          ; 10    ; Signed Integer                                                                                          ;
; dbits          ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 10    ; Signed Integer                                                                                                               ;
; dbits          ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q9r       ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                   ;
; abits          ; 10    ; Signed Integer                                                                   ;
; dbits          ; 32    ; Signed Integer                                                                   ;
; testen         ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; abits          ; 10    ; Signed Integer                                                                                          ;
; dbits          ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 10    ; Signed Integer                                                                                                               ;
; dbits          ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q9r       ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; tbuf           ; 2     ; Signed Integer                                                    ;
; testen         ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                           ;
; abits          ; 7     ; Signed Integer                                                                           ;
; testen         ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                             ;
; abits          ; 7     ; Signed Integer                                                                                             ;
; dbits          ; 32    ; Signed Integer                                                                                             ;
; testen         ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                    ;
; dbits          ; 32    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                                         ;
; dbits          ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_67r       ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                             ;
; abits          ; 7     ; Signed Integer                                                                                             ;
; dbits          ; 32    ; Signed Integer                                                                                             ;
; testen         ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                    ;
; dbits          ; 32    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                                         ;
; dbits          ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_67r       ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                           ;
; abits          ; 7     ; Signed Integer                                                                           ;
; testen         ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                             ;
; abits          ; 7     ; Signed Integer                                                                                             ;
; dbits          ; 32    ; Signed Integer                                                                                             ;
; testen         ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                    ;
; dbits          ; 32    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                                         ;
; dbits          ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_67r       ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                             ;
; abits          ; 7     ; Signed Integer                                                                                             ;
; dbits          ; 32    ; Signed Integer                                                                                             ;
; testen         ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                    ;
; dbits          ; 32    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                                         ;
; dbits          ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_67r       ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\l3:errorn_pad ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; tech           ; 27    ; Signed Integer                            ;
; level          ; 0     ; Signed Integer                            ;
; slew           ; 0     ; Signed Integer                            ;
; voltage        ; 3     ; Signed Integer                            ;
; strength       ; 12    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; hindex         ; 2     ; Signed Integer                           ;
; haddr          ; 2304  ; Signed Integer                           ;
; hmask          ; 3840  ; Signed Integer                           ;
; ncpu           ; 1     ; Signed Integer                           ;
; tbits          ; 30    ; Signed Integer                           ;
; tech           ; 27    ; Signed Integer                           ;
; irq            ; 0     ; Signed Integer                           ;
; kbytes         ; 2     ; Signed Integer                           ;
; testen         ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; hindex         ; 2     ; Signed Integer                                    ;
; haddr          ; 2304  ; Signed Integer                                    ;
; hmask          ; 3840  ; Signed Integer                                    ;
; ncpu           ; 1     ; Signed Integer                                    ;
; tbits          ; 30    ; Signed Integer                                    ;
; tech           ; 27    ; Signed Integer                                    ;
; irq            ; 0     ; Signed Integer                                    ;
; kbytes         ; 2     ; Signed Integer                                    ;
; clk2x          ; 0     ; Signed Integer                                    ;
; testen         ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                      ;
; tbuf           ; 2     ; Signed Integer                                                      ;
; testen         ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                             ;
; abits          ; 7     ; Signed Integer                                                                             ;
; testen         ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                               ;
; abits          ; 7     ; Signed Integer                                                                                               ;
; dbits          ; 32    ; Signed Integer                                                                                               ;
; testen         ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                      ;
; dbits          ; 32    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                                           ;
; dbits          ; 32    ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                      ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_67r       ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                               ;
; abits          ; 7     ; Signed Integer                                                                                               ;
; dbits          ; 32    ; Signed Integer                                                                                               ;
; testen         ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                      ;
; dbits          ; 32    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                                           ;
; dbits          ; 32    ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                      ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_67r       ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                             ;
; abits          ; 7     ; Signed Integer                                                                             ;
; testen         ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                               ;
; abits          ; 7     ; Signed Integer                                                                                               ;
; dbits          ; 32    ; Signed Integer                                                                                               ;
; testen         ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                      ;
; dbits          ; 32    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                                           ;
; dbits          ; 32    ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                      ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_67r       ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                                               ;
; abits          ; 7     ; Signed Integer                                                                                               ;
; dbits          ; 32    ; Signed Integer                                                                                               ;
; testen         ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                      ;
; dbits          ; 32    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; abits          ; 7     ; Signed Integer                                                                                                                                           ;
; dbits          ; 32    ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                      ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_67r       ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inpad:\l3:dsugen:dsubre_pad ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; tech           ; 27    ; Signed Integer                                  ;
; level          ; 0     ; Signed Integer                                  ;
; voltage        ; 3     ; Signed Integer                                  ;
; filter         ; 0     ; Signed Integer                                  ;
; strength       ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\l3:dsugen:dsuact_pad ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 27    ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 27    ; Signed Integer                                    ;
; hindex         ; 1     ; Signed Integer                                    ;
; nsync          ; 1     ; Signed Integer                                    ;
; idcode         ; 9     ; Signed Integer                                    ;
; manf           ; 804   ; Signed Integer                                    ;
; part           ; 0     ; Signed Integer                                    ;
; ver            ; 0     ; Signed Integer                                    ;
; ainst          ; 2     ; Signed Integer                                    ;
; dinst          ; 3     ; Signed Integer                                    ;
; scantest       ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0|ahbmst:ahbmst0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; hindex         ; 1     ; Signed Integer                                                   ;
; hirq           ; 0     ; Signed Integer                                                   ;
; venid          ; 1     ; Signed Integer                                                   ;
; devid          ; 28    ; Signed Integer                                                   ;
; version        ; 1     ; Signed Integer                                                   ;
; chprot         ; 3     ; Signed Integer                                                   ;
; incaddr        ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; irlen          ; 6     ; Signed Integer                                             ;
; idcode         ; 9     ; Signed Integer                                             ;
; manf           ; 804   ; Signed Integer                                             ;
; part           ; 0     ; Signed Integer                                             ;
; ver            ; 0     ; Signed Integer                                             ;
; trsten         ; 1     ; Signed Integer                                             ;
; scantest       ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0 ;
+-------------------------+------------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                          ;
+-------------------------+------------------+-------------------------------------------------------------------------------+
; sld_auto_instance_index ; NO               ; String                                                                        ;
; sld_instance_index      ; 0                ; Signed Integer                                                                ;
; sld_ir_width            ; 8                ; Signed Integer                                                                ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                ;
; sld_sim_action          ; UNUSED           ; String                                                                        ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                ;
; lpm_type                ; sld_virtual_jtag ; String                                                                        ;
; lpm_hint                ; UNUSED           ; String                                                                        ;
+-------------------------+------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; isel           ; 0     ; Signed Integer                                                     ;
; nsync          ; 1     ; Signed Integer                                                     ;
; ainst          ; 2     ; Signed Integer                                                     ;
; dinst          ; 3     ; Signed Integer                                                     ;
; reread         ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mctrl:\mg2:sr1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; hindex         ; 0     ; Signed Integer                     ;
; pindex         ; 0     ; Signed Integer                     ;
; romaddr        ; 0     ; Signed Integer                     ;
; rommask        ; 3584  ; Signed Integer                     ;
; ioaddr         ; 512   ; Signed Integer                     ;
; iomask         ; 3584  ; Signed Integer                     ;
; ramaddr        ; 2560  ; Signed Integer                     ;
; rammask        ; 3840  ; Signed Integer                     ;
; paddr          ; 0     ; Signed Integer                     ;
; pmask          ; 4095  ; Signed Integer                     ;
; wprot          ; 0     ; Signed Integer                     ;
; invclk         ; 0     ; Signed Integer                     ;
; fast           ; 0     ; Signed Integer                     ;
; romasel        ; 28    ; Signed Integer                     ;
; sdrasel        ; 29    ; Signed Integer                     ;
; srbanks        ; 1     ; Signed Integer                     ;
; ram8           ; 0     ; Signed Integer                     ;
; ram16          ; 1     ; Signed Integer                     ;
; sden           ; 0     ; Signed Integer                     ;
; sepbus         ; 0     ; Signed Integer                     ;
; sdbits         ; 32    ; Signed Integer                     ;
; sdlsb          ; 2     ; Signed Integer                     ;
; oepol          ; 0     ; Signed Integer                     ;
; syncrst        ; 0     ; Signed Integer                     ;
; pageburst      ; 0     ; Signed Integer                     ;
; scantest       ; 0     ; Signed Integer                     ;
; mobile         ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tech           ; 27    ; Signed Integer                               ;
; level          ; 0     ; Signed Integer                               ;
; slew           ; 0     ; Signed Integer                               ;
; voltage        ; 3     ; Signed Integer                               ;
; strength       ; 12    ; Signed Integer                               ;
; width          ; 25    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:24:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:23:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:22:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:21:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:20:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:19:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:18:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:17:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:16:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:15:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:14:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:13:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:12:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:11:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:10:x0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                               ;
; level          ; 0     ; Signed Integer                                               ;
; slew           ; 0     ; Signed Integer                                               ;
; voltage        ; 3     ; Signed Integer                                               ;
; strength       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:9:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:8:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:7:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:6:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:5:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:4:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:3:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:2:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:1:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:addr_pad|outpad:\v:0:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\mgpads:roms_pad ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tech           ; 27    ; Signed Integer                              ;
; level          ; 0     ; Signed Integer                              ;
; slew           ; 0     ; Signed Integer                              ;
; voltage        ; 3     ; Signed Integer                              ;
; strength       ; 12    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\mgpads:oen_pad ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tech           ; 27    ; Signed Integer                             ;
; level          ; 0     ; Signed Integer                             ;
; slew           ; 0     ; Signed Integer                             ;
; voltage        ; 3     ; Signed Integer                             ;
; strength       ; 12    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\mgpads:wri_pad ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tech           ; 27    ; Signed Integer                             ;
; level          ; 0     ; Signed Integer                             ;
; slew           ; 0     ; Signed Integer                             ;
; voltage        ; 3     ; Signed Integer                             ;
; strength       ; 12    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\mgpads:ssram_adscn_pad ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; tech           ; 27    ; Signed Integer                                     ;
; level          ; 0     ; Signed Integer                                     ;
; slew           ; 0     ; Signed Integer                                     ;
; voltage        ; 3     ; Signed Integer                                     ;
; strength       ; 12    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\mgpads:ssrams_pad ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; tech           ; 27    ; Signed Integer                                ;
; level          ; 0     ; Signed Integer                                ;
; slew           ; 0     ; Signed Integer                                ;
; voltage        ; 3     ; Signed Integer                                ;
; strength       ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\mgpads:ssram_oen_pad ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 27    ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; tech           ; 27    ; Signed Integer                                     ;
; level          ; 0     ; Signed Integer                                     ;
; slew           ; 0     ; Signed Integer                                     ;
; voltage        ; 3     ; Signed Integer                                     ;
; strength       ; 12    ; Signed Integer                                     ;
; width          ; 4     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad|outpad:\v:3:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad|outpad:\v:2:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad|outpad:\v:1:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\mgpads:ssram_rwen_pad|outpad:\v:0:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\mgpads:ssram_wri_pad ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; tech           ; 27    ; Signed Integer                                   ;
; level          ; 0     ; Signed Integer                                   ;
; slew           ; 0     ; Signed Integer                                   ;
; voltage        ; 3     ; Signed Integer                                   ;
; strength       ; 12    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tech           ; 27    ; Signed Integer                               ;
; level          ; 0     ; Signed Integer                               ;
; slew           ; 0     ; Signed Integer                               ;
; voltage        ; 3     ; Signed Integer                               ;
; strength       ; 12    ; Signed Integer                               ;
; width          ; 32    ; Signed Integer                               ;
; oepol          ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:31:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:30:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:29:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:28:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:27:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:26:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:25:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:24:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:23:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:22:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:21:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:20:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:19:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:18:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:17:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:16:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:15:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:14:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:13:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:12:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:11:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:10:x0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                              ;
; level          ; 0     ; Signed Integer                                              ;
; slew           ; 0     ; Signed Integer                                              ;
; voltage        ; 3     ; Signed Integer                                              ;
; strength       ; 12    ; Signed Integer                                              ;
; oepol          ; 0     ; Signed Integer                                              ;
; filter         ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:9:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:8:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:7:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:6:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:5:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:4:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:3:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:2:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:1:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopadvv:\mgpads:data_pad|iopad:\v:0:x0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                             ;
; level          ; 0     ; Signed Integer                                             ;
; slew           ; 0     ; Signed Integer                                             ;
; voltage        ; 3     ; Signed Integer                                             ;
; strength       ; 12    ; Signed Integer                                             ;
; oepol          ; 0     ; Signed Integer                                             ;
; filter         ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; fabtech        ; 27    ; Signed Integer                           ;
; memtech        ; 27    ; Signed Integer                           ;
; rskew          ; 2500  ; Signed Integer                           ;
; hindex         ; 3     ; Signed Integer                           ;
; haddr          ; 1024  ; Signed Integer                           ;
; hmask          ; 3840  ; Signed Integer                           ;
; ioaddr         ; 1     ; Signed Integer                           ;
; iomask         ; 4095  ; Signed Integer                           ;
; mhz            ; 50    ; Signed Integer                           ;
; clkmul         ; 20    ; Signed Integer                           ;
; clkdiv         ; 10    ; Signed Integer                           ;
; col            ; 9     ; Signed Integer                           ;
; mbyte          ; 8     ; Signed Integer                           ;
; rstdel         ; 200   ; Signed Integer                           ;
; pwron          ; 1     ; Signed Integer                           ;
; oepol          ; 0     ; Signed Integer                           ;
; ddrbits        ; 16    ; Signed Integer                           ;
; ahbfreq        ; 50    ; Signed Integer                           ;
; mobile         ; 0     ; Signed Integer                           ;
; confapi        ; 0     ; Signed Integer                           ;
; conf0          ; 0     ; Signed Integer                           ;
; conf1          ; 0     ; Signed Integer                           ;
; regoutput      ; 1     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                ;
; mhz            ; 50    ; Signed Integer                                                ;
; rstdelay       ; 200   ; Signed Integer                                                ;
; dbits          ; 16    ; Signed Integer                                                ;
; clk_mul        ; 20    ; Signed Integer                                                ;
; clk_div        ; 10    ; Signed Integer                                                ;
; rskew          ; 2500  ; Signed Integer                                                ;
; mobile         ; 0     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                ;
; mhz            ; 50    ; Signed Integer                                                                ;
; rstdelay       ; 200   ; Signed Integer                                                                ;
; dbits          ; 16    ; Signed Integer                                                                ;
; clk_mul        ; 20    ; Signed Integer                                                                ;
; clk_div        ; 10    ; Signed Integer                                                                ;
; rskew          ; 2500  ; Signed Integer                                                                ;
; mobile         ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; mhz            ; 50    ; Signed Integer                                                                                                  ;
; rstdelay       ; 200   ; Signed Integer                                                                                                  ;
; dbits          ; 16    ; Signed Integer                                                                                                  ;
; clk_mul        ; 20    ; Signed Integer                                                                                                  ;
; clk_div        ; 10    ; Signed Integer                                                                                                  ;
; rskew          ; 2500  ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; freq           ; 50    ; Signed Integer                                                                                                            ;
; mult           ; 20    ; Signed Integer                                                                                                            ;
; div            ; 10    ; Signed Integer                                                                                                            ;
; rskew          ; 2500  ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component ;
+-------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                  ; Type                                                                                                              ;
+-------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                                                                                                           ;
; PLL_TYPE                      ; Fast                   ; Untyped                                                                                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=apll ; Untyped                                                                                                           ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                                                                                                           ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                                                                                                           ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                                                                                                           ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                                                                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer                                                                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                                                                                                           ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                                                                                                           ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                                                                                                           ;
; LOCK_HIGH                     ; 1                      ; Untyped                                                                                                           ;
; LOCK_LOW                      ; 1                      ; Untyped                                                                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                                                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                                                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                                                                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                                                                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                                                                                                           ;
; SKIP_VCO                      ; OFF                    ; Untyped                                                                                                           ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                                                                                                           ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                                                                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                                                                                                           ;
; BANDWIDTH                     ; 0                      ; Untyped                                                                                                           ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                                                                                                           ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                                                                                                           ;
; DOWN_SPREAD                   ; 0                      ; Untyped                                                                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                                                                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                     ; Untyped                                                                                                           ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                                                                                                           ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                                                                                                           ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                                                                                                           ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                                                                                                           ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                                                                                                           ;
; CLK4_MULTIPLY_BY              ; 20                     ; Signed Integer                                                                                                    ;
; CLK3_MULTIPLY_BY              ; 20                     ; Signed Integer                                                                                                    ;
; CLK2_MULTIPLY_BY              ; 20                     ; Signed Integer                                                                                                    ;
; CLK1_MULTIPLY_BY              ; 20                     ; Signed Integer                                                                                                    ;
; CLK0_MULTIPLY_BY              ; 20                     ; Signed Integer                                                                                                    ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                                                                                                           ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                                                                                                           ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                                                                                                           ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                                                                                                           ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                                                                                                           ;
; CLK4_DIVIDE_BY                ; 10                     ; Signed Integer                                                                                                    ;
; CLK3_DIVIDE_BY                ; 10                     ; Signed Integer                                                                                                    ;
; CLK2_DIVIDE_BY                ; 10                     ; Signed Integer                                                                                                    ;
; CLK1_DIVIDE_BY                ; 10                     ; Signed Integer                                                                                                    ;
; CLK0_DIVIDE_BY                ; 10                     ; Signed Integer                                                                                                    ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                                                                                                           ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                                                                                                           ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                                                                                                           ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                                                                                                           ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                                                                                                           ;
; CLK4_PHASE_SHIFT              ; 2500                   ; Untyped                                                                                                           ;
; CLK3_PHASE_SHIFT              ; 7500                   ; Untyped                                                                                                           ;
; CLK2_PHASE_SHIFT              ; 5000                   ; Untyped                                                                                                           ;
; CLK1_PHASE_SHIFT              ; 2500                   ; Untyped                                                                                                           ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                                                                                                           ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                                                                                                           ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                                                                                                           ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                                                                                                           ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                                                                                                           ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                                                                                                           ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                                                                                                           ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                                                                                                           ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                                                                                                           ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                                                                                                           ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                                                                                                           ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                                                                                                           ;
; CLK4_DUTY_CYCLE               ; 50                     ; Signed Integer                                                                                                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Signed Integer                                                                                                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer                                                                                                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer                                                                                                    ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                                                                                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                                                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                                                                                           ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                                                                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                                                                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                                                                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                                                                                                           ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                                                                                                           ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                                                                                                           ;
; DPA_DIVIDER                   ; 0                      ; Untyped                                                                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                                                                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                                                                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                                                                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                                                                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                                                                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                                                                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                                                                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                                                                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                                                                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                                                                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                                                                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                                                                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                                                                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                                                                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                                                                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                                                                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                                                                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                                                                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                                                                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                                                                                                           ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                                                                                                           ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                                                                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                                                                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                                                                                                           ;
; VCO_MIN                       ; 0                      ; Untyped                                                                                                           ;
; VCO_MAX                       ; 0                      ; Untyped                                                                                                           ;
; VCO_CENTER                    ; 0                      ; Untyped                                                                                                           ;
; PFD_MIN                       ; 0                      ; Untyped                                                                                                           ;
; PFD_MAX                       ; 0                      ; Untyped                                                                                                           ;
; M_INITIAL                     ; 0                      ; Untyped                                                                                                           ;
; M                             ; 0                      ; Untyped                                                                                                           ;
; N                             ; 1                      ; Untyped                                                                                                           ;
; M2                            ; 1                      ; Untyped                                                                                                           ;
; N2                            ; 1                      ; Untyped                                                                                                           ;
; SS                            ; 1                      ; Untyped                                                                                                           ;
; C0_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C1_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C2_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C3_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C4_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C5_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C6_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C7_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C8_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C9_HIGH                       ; 0                      ; Untyped                                                                                                           ;
; C0_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C1_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C2_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C3_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C4_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C5_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C6_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C7_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C8_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C9_LOW                        ; 0                      ; Untyped                                                                                                           ;
; C0_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C1_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C2_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C3_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C4_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C5_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C6_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C7_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C8_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C9_INITIAL                    ; 0                      ; Untyped                                                                                                           ;
; C0_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C1_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C2_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C3_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C4_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C5_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C6_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C7_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C8_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C9_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; C0_PH                         ; 0                      ; Untyped                                                                                                           ;
; C1_PH                         ; 0                      ; Untyped                                                                                                           ;
; C2_PH                         ; 0                      ; Untyped                                                                                                           ;
; C3_PH                         ; 0                      ; Untyped                                                                                                           ;
; C4_PH                         ; 0                      ; Untyped                                                                                                           ;
; C5_PH                         ; 0                      ; Untyped                                                                                                           ;
; C6_PH                         ; 0                      ; Untyped                                                                                                           ;
; C7_PH                         ; 0                      ; Untyped                                                                                                           ;
; C8_PH                         ; 0                      ; Untyped                                                                                                           ;
; C9_PH                         ; 0                      ; Untyped                                                                                                           ;
; L0_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; L1_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; G0_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; G1_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; G2_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; G3_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; E0_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; E1_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; E2_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; E3_HIGH                       ; 1                      ; Untyped                                                                                                           ;
; L0_LOW                        ; 1                      ; Untyped                                                                                                           ;
; L1_LOW                        ; 1                      ; Untyped                                                                                                           ;
; G0_LOW                        ; 1                      ; Untyped                                                                                                           ;
; G1_LOW                        ; 1                      ; Untyped                                                                                                           ;
; G2_LOW                        ; 1                      ; Untyped                                                                                                           ;
; G3_LOW                        ; 1                      ; Untyped                                                                                                           ;
; E0_LOW                        ; 1                      ; Untyped                                                                                                           ;
; E1_LOW                        ; 1                      ; Untyped                                                                                                           ;
; E2_LOW                        ; 1                      ; Untyped                                                                                                           ;
; E3_LOW                        ; 1                      ; Untyped                                                                                                           ;
; L0_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; L1_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; G0_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; G1_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; G2_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; G3_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; E0_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; E1_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; E2_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; E3_INITIAL                    ; 1                      ; Untyped                                                                                                           ;
; L0_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; L1_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; G0_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; G1_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; G2_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; G3_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; E0_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; E1_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; E2_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; E3_MODE                       ; BYPASS                 ; Untyped                                                                                                           ;
; L0_PH                         ; 0                      ; Untyped                                                                                                           ;
; L1_PH                         ; 0                      ; Untyped                                                                                                           ;
; G0_PH                         ; 0                      ; Untyped                                                                                                           ;
; G1_PH                         ; 0                      ; Untyped                                                                                                           ;
; G2_PH                         ; 0                      ; Untyped                                                                                                           ;
; G3_PH                         ; 0                      ; Untyped                                                                                                           ;
; E0_PH                         ; 0                      ; Untyped                                                                                                           ;
; E1_PH                         ; 0                      ; Untyped                                                                                                           ;
; E2_PH                         ; 0                      ; Untyped                                                                                                           ;
; E3_PH                         ; 0                      ; Untyped                                                                                                           ;
; M_PH                          ; 0                      ; Untyped                                                                                                           ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                                                                                                           ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                                                                                                           ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                                                                                                           ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                                                                                                           ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                                                                                                           ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                                                                                                           ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                                                                                                           ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                                                                                                           ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                                                                                                           ;
; CLK0_COUNTER                  ; G0                     ; Untyped                                                                                                           ;
; CLK1_COUNTER                  ; G0                     ; Untyped                                                                                                           ;
; CLK2_COUNTER                  ; G0                     ; Untyped                                                                                                           ;
; CLK3_COUNTER                  ; G0                     ; Untyped                                                                                                           ;
; CLK4_COUNTER                  ; G0                     ; Untyped                                                                                                           ;
; CLK5_COUNTER                  ; G0                     ; Untyped                                                                                                           ;
; CLK6_COUNTER                  ; E0                     ; Untyped                                                                                                           ;
; CLK7_COUNTER                  ; E1                     ; Untyped                                                                                                           ;
; CLK8_COUNTER                  ; E2                     ; Untyped                                                                                                           ;
; CLK9_COUNTER                  ; E3                     ; Untyped                                                                                                           ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                                                                                                           ;
; M_TIME_DELAY                  ; 0                      ; Untyped                                                                                                           ;
; N_TIME_DELAY                  ; 0                      ; Untyped                                                                                                           ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                                                                                                           ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                                                                                                           ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                                                                                                           ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                                                                                                           ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                                                                                                           ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                                                                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                                                                                                           ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                                                                                                           ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                                                                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                                                                                                           ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                                                                                                           ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                                                                                                           ;
; VCO_POST_SCALE                ; 0                      ; Untyped                                                                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                                                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                                                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                                                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III            ; Untyped                                                                                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_CLK3                     ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_CLK4                     ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_SCANCLK                  ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_PHASEDONE                ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_PHASESTEP                ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_PHASEUPDOWN              ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                                                                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED              ; Untyped                                                                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                                                                                                           ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                                                                                                           ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                                                                                                           ;
; CBXI_PARAMETER                ; apll_altpll            ; Untyped                                                                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                                                                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                                                                                                           ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer                                                                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 3                      ; Signed Integer                                                                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                 ; Cyclone III            ; Untyped                                                                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                                                                                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                                                                                                    ;
+-------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_csn_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_cke_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; low   ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:1:ddr_csn_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:1:ddr_cke_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; low   ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_rasn_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_casn_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_wen_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\bagen:0:ddr_ba_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\bagen:1:ddr_ba_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:0:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:1:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:2:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:3:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:4:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:5:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:6:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:7:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:8:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:9:ddr_ad_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:10:ddr_ad_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:11:ddr_ad_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:12:ddr_ad_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:13:ddr_ad_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; power_up       ; high  ; String                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                             ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                    ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                    ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                              ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                     ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                     ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                              ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                     ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                     ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                              ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                     ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                     ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                              ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                     ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                     ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                              ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                     ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                     ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                              ;
; POWER_UP_HIGH          ; off         ; Untyped                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                     ;
; INVERT_INPUT_CLOCKS    ; off         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_in_vff ; Untyped                                                                                                                                                     ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; memtech        ; 27    ; Signed Integer                                                ;
; hindex         ; 3     ; Signed Integer                                                ;
; haddr          ; 1024  ; Signed Integer                                                ;
; hmask          ; 3840  ; Signed Integer                                                ;
; ioaddr         ; 1     ; Signed Integer                                                ;
; iomask         ; 4095  ; Signed Integer                                                ;
; mhz            ; 100   ; Signed Integer                                                ;
; col            ; 9     ; Signed Integer                                                ;
; mbyte          ; 8     ; Signed Integer                                                ;
; fast           ; 0     ; Signed Integer                                                ;
; pwron          ; 1     ; Signed Integer                                                ;
; oepol          ; 0     ; Signed Integer                                                ;
; mobile         ; 0     ; Signed Integer                                                ;
; confapi        ; 0     ; Signed Integer                                                ;
; conf0          ; 0     ; Signed Integer                                                ;
; conf1          ; 0     ; Signed Integer                                                ;
; regoutput      ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                     ;
; abits          ; 6     ; Signed Integer                                                                     ;
; dbits          ; 32    ; Signed Integer                                                                     ;
; sepclk         ; 1     ; Signed Integer                                                                     ;
; wrfst          ; 0     ; Signed Integer                                                                     ;
; testen         ; 0     ; Signed Integer                                                                     ;
; words          ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; abits          ; 6     ; Signed Integer                                                                                               ;
; dbits          ; 32    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_47r       ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                                      ;
; abits          ; 6     ; Signed Integer                                                                      ;
; dbits          ; 32    ; Signed Integer                                                                      ;
; sepclk         ; 1     ; Signed Integer                                                                      ;
; wrfst          ; 0     ; Signed Integer                                                                      ;
; testen         ; 0     ; Signed Integer                                                                      ;
; words          ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; abits          ; 6     ; Signed Integer                                                                                                ;
; dbits          ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_47r       ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: apbctrl:apb0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; hindex         ; 1     ; Signed Integer                   ;
; haddr          ; 2048  ; Signed Integer                   ;
; hmask          ; 4095  ; Signed Integer                   ;
; nslaves        ; 16    ; Signed Integer                   ;
; debug          ; 2     ; Signed Integer                   ;
; icheck         ; 1     ; Signed Integer                   ;
; enbusmon       ; 0     ; Signed Integer                   ;
; asserterr      ; 0     ; Signed Integer                   ;
; assertwarn     ; 0     ; Signed Integer                   ;
; pslvdisable    ; 0     ; Signed Integer                   ;
; mcheck         ; 1     ; Signed Integer                   ;
; ccheck         ; 1     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: apbuart:\ua1:uart1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; pindex         ; 1     ; Signed Integer                         ;
; paddr          ; 1     ; Signed Integer                         ;
; pmask          ; 4095  ; Signed Integer                         ;
; console        ; 0     ; Signed Integer                         ;
; pirq           ; 2     ; Signed Integer                         ;
; parity         ; 1     ; Signed Integer                         ;
; flow           ; 1     ; Signed Integer                         ;
; fifosize       ; 8     ; Signed Integer                         ;
; abits          ; 8     ; Signed Integer                         ;
; sbits          ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irqmp:\irqctrl:irqctrl0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; pindex         ; 2     ; Signed Integer                              ;
; paddr          ; 2     ; Signed Integer                              ;
; pmask          ; 4095  ; Signed Integer                              ;
; ncpu           ; 1     ; Signed Integer                              ;
; eirq           ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gptimer:\gpt:timer0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; pindex         ; 3     ; Signed Integer                          ;
; paddr          ; 3     ; Signed Integer                          ;
; pmask          ; 4095  ; Signed Integer                          ;
; pirq           ; 8     ; Signed Integer                          ;
; sepirq         ; 1     ; Signed Integer                          ;
; sbits          ; 8     ; Signed Integer                          ;
; ntimers        ; 2     ; Signed Integer                          ;
; nbits          ; 32    ; Signed Integer                          ;
; wdog           ; 0     ; Signed Integer                          ;
; ewdogen        ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: grgpio:\gpio0:grgpio0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; pindex         ; 5     ; Signed Integer                            ;
; paddr          ; 5     ; Signed Integer                            ;
; pmask          ; 4095  ; Signed Integer                            ;
; imask          ; 0     ; Signed Integer                            ;
; nbits          ; 5     ; Signed Integer                            ;
; oepol          ; 0     ; Signed Integer                            ;
; syncrst        ; 0     ; Signed Integer                            ;
; bypass         ; 0     ; Signed Integer                            ;
; scantest       ; 0     ; Signed Integer                            ;
; bpdir          ; 0     ; Signed Integer                            ;
; pirq           ; 0     ; Signed Integer                            ;
; irqgen         ; 0     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: apbps2:\ps2:ps20 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; pindex         ; 6     ; Signed Integer                       ;
; paddr          ; 6     ; Signed Integer                       ;
; pmask          ; 4095  ; Signed Integer                       ;
; pirq           ; 6     ; Signed Integer                       ;
; fkhz           ; 50000 ; Signed Integer                       ;
; fixed          ; 0     ; Signed Integer                       ;
; oepol          ; 0     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopad:ps2clk_pad ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; tech           ; 27    ; Signed Integer                       ;
; level          ; 0     ; Signed Integer                       ;
; slew           ; 0     ; Signed Integer                       ;
; voltage        ; 3     ; Signed Integer                       ;
; strength       ; 12    ; Signed Integer                       ;
; oepol          ; 0     ; Signed Integer                       ;
; filter         ; 0     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopad:ps2data_pad ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; tech           ; 27    ; Signed Integer                        ;
; level          ; 0     ; Signed Integer                        ;
; slew           ; 0     ; Signed Integer                        ;
; voltage        ; 3     ; Signed Integer                        ;
; strength       ; 12    ; Signed Integer                        ;
; oepol          ; 0     ; Signed Integer                        ;
; filter         ; 0     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2cmst:\i2cm:i2c0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; pindex         ; 8     ; Signed Integer                        ;
; paddr          ; 8     ; Signed Integer                        ;
; pmask          ; 4095  ; Signed Integer                        ;
; pirq           ; 11    ; Signed Integer                        ;
; oepol          ; 0     ; Signed Integer                        ;
; filter         ; 4     ; Signed Integer                        ;
; dynfilt        ; 0     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; filter         ; 4     ; Signed Integer                                                       ;
; dynfilt        ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; filter         ; 4     ; Signed Integer                                                                                    ;
; dynfilt        ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\i2cm:i2c_scl_pad ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tech           ; 27    ; Signed Integer                               ;
; level          ; 0     ; Signed Integer                               ;
; slew           ; 0     ; Signed Integer                               ;
; voltage        ; 3     ; Signed Integer                               ;
; strength       ; 12    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopad:\i2cm:i2c_sda_pad ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tech           ; 27    ; Signed Integer                              ;
; level          ; 0     ; Signed Integer                              ;
; slew           ; 0     ; Signed Integer                              ;
; voltage        ; 3     ; Signed Integer                              ;
; strength       ; 12    ; Signed Integer                              ;
; oepol          ; 0     ; Signed Integer                              ;
; filter         ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spictrl:\spic:spi1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; pindex         ; 9     ; Signed Integer                         ;
; paddr          ; 9     ; Signed Integer                         ;
; pmask          ; 4095  ; Signed Integer                         ;
; pirq           ; 9     ; Signed Integer                         ;
; fdepth         ; 2     ; Signed Integer                         ;
; slvselen       ; 1     ; Signed Integer                         ;
; slvselsz       ; 1     ; Signed Integer                         ;
; oepol          ; 0     ; Signed Integer                         ;
; odmode         ; 1     ; Signed Integer                         ;
; automode       ; 0     ; Signed Integer                         ;
; acntbits       ; 32    ; Signed Integer                         ;
; aslvsel        ; 0     ; Signed Integer                         ;
; twen           ; 1     ; Signed Integer                         ;
; maxwlen        ; 0     ; Signed Integer                         ;
; netlist        ; 0     ; Signed Integer                         ;
; syncram        ; 0     ; Signed Integer                         ;
; memtech        ; 0     ; Signed Integer                         ;
; ft             ; 0     ; Signed Integer                         ;
; scantest       ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; rev            ; 5     ; Signed Integer                                                 ;
; fdepth         ; 2     ; Signed Integer                                                 ;
; slvselen       ; 1     ; Signed Integer                                                 ;
; slvselsz       ; 1     ; Signed Integer                                                 ;
; oepol          ; 0     ; Signed Integer                                                 ;
; odmode         ; 1     ; Signed Integer                                                 ;
; automode       ; 0     ; Signed Integer                                                 ;
; acntbits       ; 32    ; Signed Integer                                                 ;
; aslvsel        ; 0     ; Signed Integer                                                 ;
; twen           ; 1     ; Signed Integer                                                 ;
; maxwlen        ; 0     ; Signed Integer                                                 ;
; syncram        ; 0     ; Signed Integer                                                 ;
; memtech        ; 0     ; Signed Integer                                                 ;
; ft             ; 0     ; Signed Integer                                                 ;
; scantest       ; 0     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopad:\spic:miso_pad ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; tech           ; 27    ; Signed Integer                           ;
; level          ; 0     ; Signed Integer                           ;
; slew           ; 0     ; Signed Integer                           ;
; voltage        ; 3     ; Signed Integer                           ;
; strength       ; 12    ; Signed Integer                           ;
; oepol          ; 0     ; Signed Integer                           ;
; filter         ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopad:\spic:mosi_pad ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; tech           ; 27    ; Signed Integer                           ;
; level          ; 0     ; Signed Integer                           ;
; slew           ; 0     ; Signed Integer                           ;
; voltage        ; 3     ; Signed Integer                           ;
; strength       ; 12    ; Signed Integer                           ;
; oepol          ; 0     ; Signed Integer                           ;
; filter         ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopad:\spic:sck_pad ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; tech           ; 27    ; Signed Integer                          ;
; level          ; 0     ; Signed Integer                          ;
; slew           ; 0     ; Signed Integer                          ;
; voltage        ; 3     ; Signed Integer                          ;
; strength       ; 12    ; Signed Integer                          ;
; oepol          ; 0     ; Signed Integer                          ;
; filter         ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\spic:slvsel_pad ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tech           ; 27    ; Signed Integer                              ;
; level          ; 0     ; Signed Integer                              ;
; slew           ; 0     ; Signed Integer                              ;
; voltage        ; 3     ; Signed Integer                              ;
; strength       ; 12    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; length         ; 384   ; Signed Integer                         ;
; part           ; 128   ; Signed Integer                         ;
; memtech        ; 27    ; Signed Integer                         ;
; pindex         ; 11    ; Signed Integer                         ;
; paddr          ; 11    ; Signed Integer                         ;
; pmask          ; 4095  ; Signed Integer                         ;
; hindex         ; 2     ; Signed Integer                         ;
; hirq           ; 0     ; Signed Integer                         ;
; clk0           ; 30120 ; Signed Integer                         ;
; clk1           ; 0     ; Signed Integer                         ;
; clk2           ; 0     ; Signed Integer                         ;
; clk3           ; 0     ; Signed Integer                         ;
; burstlen       ; 4     ; Signed Integer                         ;
; ahbaccsz       ; 32    ; Signed Integer                         ;
; asyncrst       ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:ram0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                         ;
; abits          ; 9     ; Signed Integer                                         ;
; dbits          ; 32    ; Signed Integer                                         ;
; sepclk         ; 1     ; Signed Integer                                         ;
; wrfst          ; 0     ; Signed Integer                                         ;
; testen         ; 0     ; Signed Integer                                         ;
; words          ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; abits          ; 9     ; Signed Integer                                                                   ;
; dbits          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_b7r       ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:clutram ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                            ;
; abits          ; 8     ; Signed Integer                                            ;
; dbits          ; 24    ; Signed Integer                                            ;
; sepclk         ; 1     ; Signed Integer                                            ;
; wrfst          ; 0     ; Signed Integer                                            ;
; testen         ; 0     ; Signed Integer                                            ;
; words          ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; abits          ; 8     ; Signed Integer                                                                      ;
; dbits          ; 24    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_c7r       ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: svgactrl:\lcd:lcd0|ahbmst:ahb_master ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; hindex         ; 2     ; Signed Integer                                           ;
; hirq           ; 0     ; Signed Integer                                           ;
; venid          ; 1     ; Signed Integer                                           ;
; devid          ; 99    ; Signed Integer                                           ;
; version        ; 0     ; Signed Integer                                           ;
; chprot         ; 3     ; Signed Integer                                           ;
; incaddr        ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serializer:\lcd:lcdser0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; length         ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_eek_clkgen:\lcd:lcdclkgen ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; clk0_mul       ; 166   ; Signed Integer                                       ;
; clk0_div       ; 250   ; Signed Integer                                       ;
; clk1_mul       ; 9     ; Signed Integer                                       ;
; clk1_div       ; 50    ; Signed Integer                                       ;
; clk_freq       ; 50000 ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0 ;
+-------------------------------+-------------------+------------------------------------------+
; Parameter Name                ; Value             ; Type                                     ;
+-------------------------------+-------------------+------------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO              ; Untyped                                  ;
; LPM_HINT                      ; UNUSED            ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK1              ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 27                ; Signed Integer                           ;
; CLK2_MULTIPLY_BY              ; 9                 ; Signed Integer                           ;
; CLK1_MULTIPLY_BY              ; 498               ; Signed Integer                           ;
; CLK0_MULTIPLY_BY              ; 166               ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 50                ; Signed Integer                           ;
; CLK2_DIVIDE_BY                ; 50                ; Signed Integer                           ;
; CLK1_DIVIDE_BY                ; 250               ; Signed Integer                           ;
; CLK0_DIVIDE_BY                ; 250               ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                  ;
; M                             ; 0                 ; Untyped                                  ;
; N                             ; 1                 ; Untyped                                  ;
; M2                            ; 1                 ; Untyped                                  ;
; N2                            ; 1                 ; Untyped                                  ;
; SS                            ; 1                 ; Untyped                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                  ;
; C0_LOW                        ; 0                 ; Untyped                                  ;
; C1_LOW                        ; 0                 ; Untyped                                  ;
; C2_LOW                        ; 0                 ; Untyped                                  ;
; C3_LOW                        ; 0                 ; Untyped                                  ;
; C4_LOW                        ; 0                 ; Untyped                                  ;
; C5_LOW                        ; 0                 ; Untyped                                  ;
; C6_LOW                        ; 0                 ; Untyped                                  ;
; C7_LOW                        ; 0                 ; Untyped                                  ;
; C8_LOW                        ; 0                 ; Untyped                                  ;
; C9_LOW                        ; 0                 ; Untyped                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                  ;
; C0_PH                         ; 0                 ; Untyped                                  ;
; C1_PH                         ; 0                 ; Untyped                                  ;
; C2_PH                         ; 0                 ; Untyped                                  ;
; C3_PH                         ; 0                 ; Untyped                                  ;
; C4_PH                         ; 0                 ; Untyped                                  ;
; C5_PH                         ; 0                 ; Untyped                                  ;
; C6_PH                         ; 0                 ; Untyped                                  ;
; C7_PH                         ; 0                 ; Untyped                                  ;
; C8_PH                         ; 0                 ; Untyped                                  ;
; C9_PH                         ; 0                 ; Untyped                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                  ;
; L0_LOW                        ; 1                 ; Untyped                                  ;
; L1_LOW                        ; 1                 ; Untyped                                  ;
; G0_LOW                        ; 1                 ; Untyped                                  ;
; G1_LOW                        ; 1                 ; Untyped                                  ;
; G2_LOW                        ; 1                 ; Untyped                                  ;
; G3_LOW                        ; 1                 ; Untyped                                  ;
; E0_LOW                        ; 1                 ; Untyped                                  ;
; E1_LOW                        ; 1                 ; Untyped                                  ;
; E2_LOW                        ; 1                 ; Untyped                                  ;
; E3_LOW                        ; 1                 ; Untyped                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                  ;
; L0_PH                         ; 0                 ; Untyped                                  ;
; L1_PH                         ; 0                 ; Untyped                                  ;
; G0_PH                         ; 0                 ; Untyped                                  ;
; G1_PH                         ; 0                 ; Untyped                                  ;
; G2_PH                         ; 0                 ; Untyped                                  ;
; G3_PH                         ; 0                 ; Untyped                                  ;
; E0_PH                         ; 0                 ; Untyped                                  ;
; E1_PH                         ; 0                 ; Untyped                                  ;
; E2_PH                         ; 0                 ; Untyped                                  ;
; E3_PH                         ; 0                 ; Untyped                                  ;
; M_PH                          ; 0                 ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                  ;
; CBXI_PARAMETER                ; altpll_r971       ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                           ;
+-------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\lcd:lcd_vert_sync_pad ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 27    ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\lcd:lcd_horiz_sync_pad ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; tech           ; 27    ; Signed Integer                                     ;
; level          ; 0     ; Signed Integer                                     ;
; slew           ; 0     ; Signed Integer                                     ;
; voltage        ; 3     ; Signed Integer                                     ;
; strength       ; 12    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; tech           ; 27    ; Signed Integer                                     ;
; level          ; 0     ; Signed Integer                                     ;
; slew           ; 0     ; Signed Integer                                     ;
; voltage        ; 3     ; Signed Integer                                     ;
; strength       ; 12    ; Signed Integer                                     ;
; width          ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:7:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:6:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:5:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:4:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:3:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:2:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:1:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpadv:\lcd:lcd_video_out_pad|outpad:\v:0:x0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                                    ;
; level          ; 0     ; Signed Integer                                                    ;
; slew           ; 0     ; Signed Integer                                                    ;
; voltage        ; 3     ; Signed Integer                                                    ;
; strength       ; 12    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\lcd:lcd_video_clock_pad ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; tech           ; 27    ; Signed Integer                                      ;
; level          ; 0     ; Signed Integer                                      ;
; slew           ; 0     ; Signed Integer                                      ;
; voltage        ; 3     ; Signed Integer                                      ;
; strength       ; 12    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:lcd_den_pad ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; tech           ; 27    ; Signed Integer                         ;
; level          ; 0     ; Signed Integer                         ;
; slew           ; 0     ; Signed Integer                         ;
; voltage        ; 3     ; Signed Integer                         ;
; strength       ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:lcd_reset_pad ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; tech           ; 27    ; Signed Integer                           ;
; level          ; 0     ; Signed Integer                           ;
; slew           ; 0     ; Signed Integer                           ;
; voltage        ; 3     ; Signed Integer                           ;
; strength       ; 12    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spictrl:\touch3wire:touch3spi1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; pindex         ; 12    ; Signed Integer                                     ;
; paddr          ; 12    ; Signed Integer                                     ;
; pmask          ; 4095  ; Signed Integer                                     ;
; pirq           ; 12    ; Signed Integer                                     ;
; fdepth         ; 2     ; Signed Integer                                     ;
; slvselen       ; 1     ; Signed Integer                                     ;
; slvselsz       ; 2     ; Signed Integer                                     ;
; oepol          ; 0     ; Signed Integer                                     ;
; odmode         ; 0     ; Signed Integer                                     ;
; automode       ; 0     ; Signed Integer                                     ;
; acntbits       ; 32    ; Signed Integer                                     ;
; aslvsel        ; 0     ; Signed Integer                                     ;
; twen           ; 1     ; Signed Integer                                     ;
; maxwlen        ; 0     ; Signed Integer                                     ;
; netlist        ; 0     ; Signed Integer                                     ;
; syncram        ; 0     ; Signed Integer                                     ;
; memtech        ; 0     ; Signed Integer                                     ;
; ft             ; 0     ; Signed Integer                                     ;
; scantest       ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; rev            ; 5     ; Signed Integer                                                             ;
; fdepth         ; 2     ; Signed Integer                                                             ;
; slvselen       ; 1     ; Signed Integer                                                             ;
; slvselsz       ; 2     ; Signed Integer                                                             ;
; oepol          ; 0     ; Signed Integer                                                             ;
; odmode         ; 0     ; Signed Integer                                                             ;
; automode       ; 0     ; Signed Integer                                                             ;
; acntbits       ; 32    ; Signed Integer                                                             ;
; aslvsel        ; 0     ; Signed Integer                                                             ;
; twen           ; 1     ; Signed Integer                                                             ;
; maxwlen        ; 0     ; Signed Integer                                                             ;
; syncram        ; 0     ; Signed Integer                                                             ;
; memtech        ; 0     ; Signed Integer                                                             ;
; ft             ; 0     ; Signed Integer                                                             ;
; scantest       ; 0     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inpad:\touch3wire:adc_miso_pad ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; tech           ; 27    ; Signed Integer                                     ;
; level          ; 0     ; Signed Integer                                     ;
; voltage        ; 3     ; Signed Integer                                     ;
; filter         ; 0     ; Signed Integer                                     ;
; strength       ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\touch3wire:adc_mosi_pad ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; tech           ; 27    ; Signed Integer                                      ;
; level          ; 0     ; Signed Integer                                      ;
; slew           ; 0     ; Signed Integer                                      ;
; voltage        ; 3     ; Signed Integer                                      ;
; strength       ; 12    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:\touch3wire:lcd_adc_dclk_pad ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; tech           ; 27    ; Signed Integer                                          ;
; level          ; 0     ; Signed Integer                                          ;
; slew           ; 0     ; Signed Integer                                          ;
; voltage        ; 3     ; Signed Integer                                          ;
; strength       ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iopad:\touch3wire:hcd_sda_pad ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tech           ; 27    ; Signed Integer                                    ;
; level          ; 0     ; Signed Integer                                    ;
; slew           ; 0     ; Signed Integer                                    ;
; voltage        ; 3     ; Signed Integer                                    ;
; strength       ; 12    ; Signed Integer                                    ;
; oepol          ; 0     ; Signed Integer                                    ;
; filter         ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:hc_adc_cs_n_pad ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tech           ; 27    ; Signed Integer                             ;
; level          ; 0     ; Signed Integer                             ;
; slew           ; 0     ; Signed Integer                             ;
; voltage        ; 3     ; Signed Integer                             ;
; strength       ; 12    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: outpad:hc_scen_pad ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; tech           ; 27    ; Signed Integer                         ;
; level          ; 0     ; Signed Integer                         ;
; slew           ; 0     ; Signed Integer                         ;
; voltage        ; 3     ; Signed Integer                         ;
; strength       ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone III                      ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00000000010000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                 ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 17          ; Untyped                                                                                              ;
; LPM_WIDTHB                                     ; 17          ; Untyped                                                                                              ;
; LPM_WIDTHP                                     ; 34          ; Untyped                                                                                              ;
; LPM_WIDTHR                                     ; 34          ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                              ;
; LATENCY                                        ; 0           ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; mult_v4t    ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                              ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 3                                                                                                                             ;
; Entity Instance               ; clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0                                          ;
;     -- OPERATION_MODE         ; ZERO_DELAY_BUFFER                                                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                             ;
; Entity Instance               ; ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                        ;
;     -- PLL_TYPE               ; Fast                                                                                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                             ;
; Entity Instance               ; altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0                                                                               ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                                                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                             ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 24                                                                                                                                                            ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 30                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 30                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 30                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 30                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 37                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 37                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 37                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 37                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 33                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 33                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 33                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 33                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0                                                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0                                                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
; Entity Instance                           ; svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0                                                                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                               ;
;     -- WIDTH_A                            ; 24                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                  ;
;     -- WIDTH_B                            ; 24                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                             ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                              ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                  ;
; Entity Instance                       ; leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "outpad:hc_scen_pad" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; cfgi ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "outpad:hc_adc_cs_n_pad" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; cfgi ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "iopad:\touch3wire:hcd_sda_pad" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "outpad:\touch3wire:lcd_adc_dclk_pad" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "outpad:\touch3wire:adc_mosi_pad" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spictrl:\touch3wire:touch3spi1"                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; spii.sck     ; Input  ; Info     ; Stuck at GND                                                                        ;
; spii.spisel  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; spii.astart  ; Input  ; Info     ; Stuck at GND                                                                        ;
; spio.miso    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spio.misooen ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spio.sckoen  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spio.ssn     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spio.enable  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spio.astart  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "outpad:lcd_reset_pad" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; cfgi ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "outpad:lcd_den_pad" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; cfgi ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "outpad:\lcd:lcd_video_clock_pad" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "outpadv:\lcd:lcd_video_out_pad" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "outpad:\lcd:lcd_horiz_sync_pad" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "outpad:\lcd:lcd_vert_sync_pad" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "altera_eek_clkgen:\lcd:lcdclkgen" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; clksel ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:\lcd:lcd0|ahbmst:ahb_master"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dmai.wdata   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.burst   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dmai.write   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.busy    ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.irq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.size[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmai.size[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dmai.size[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmao.start   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmao.retry   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmao.mexc    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; datain1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; write1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:\lcd:lcd0|syncram_2p:clutram" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; testin ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; datain1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; write1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:\lcd:lcd0|syncram_2p:ram0" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; testin ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "svgactrl:\lcd:lcd0"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; vgao.comp_sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vgao.bitdepth  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_sel        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; arst           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "outpad:\spic:slvsel_pad" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; cfgi ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "iopad:\spic:sck_pad" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; cfgi ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "iopad:\spic:mosi_pad" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; cfgi ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "iopad:\spic:miso_pad" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; cfgi ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spictrl:\spic:spi1"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; spii.spisel ; Input  ; Info     ; Stuck at VCC                                                                        ;
; spii.astart ; Input  ; Info     ; Stuck at GND                                                                        ;
; spio.ssn    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spio.enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spio.astart ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "iopad:\i2cm:i2c_sda_pad" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; cfgi ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "outpad:\i2cm:i2c_scl_pad" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; cfgi ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; nreset ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2cmst:\i2cm:i2c0"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i2co.scl    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2co.enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "iopad:ps2data_pad" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; cfgi ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+----------------------------------------------+
; Port Connectivity Checks: "iopad:ps2clk_pad" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; cfgi ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "grgpio:\gpio0:grgpio0"                                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; gpioi.din[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpioi.sig_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpioi.sig_en     ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpioo            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gptimer:\gpt:timer0"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; gpti.extclk ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpti.wdogen ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpto        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "apbuart:\ua1:uart1"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; uarti.ctsn   ; Input  ; Info     ; Stuck at GND                                                                        ;
; uarti.extclk ; Input  ; Info     ; Stuck at GND                                                                        ;
; uarto.rtsn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uarto.scaler ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uarto.txen   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uarto.flow   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uarto.rxen   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "apbctrl:apb0"       ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; apbo[13..15] ; Input ; Info     ; Stuck at GND ;
; apbo[4]      ; Input ; Info     ; Stuck at GND ;
; apbo[7]      ; Input ; Info     ; Stuck at GND ;
; apbo[10]     ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff" ;
+---------+-------+----------+----------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                        ;
+---------+-------+----------+----------------------------------------------------------------+
; renable ; Input ; Info     ; Stuck at VCC                                                   ;
; testin  ; Input ; Info     ; Stuck at GND                                                   ;
+---------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0" ;
+----------+--------+----------+---------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------+
; datain1  ; Input  ; Info     ; Stuck at GND                                                                          ;
; write1   ; Input  ; Info     ; Stuck at GND                                                                          ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+----------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff" ;
+---------+-------+----------+---------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                       ;
+---------+-------+----------+---------------------------------------------------------------+
; renable ; Input ; Info     ; Stuck at VCC                                                  ;
; testin  ; Input ; Info     ; Stuck at GND                                                  ;
+---------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:15:dq_out_pad" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:14:dq_out_pad" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:13:dq_out_pad" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:12:dq_out_pad" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:11:dq_out_pad" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:10:dq_out_pad" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:9:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:8:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:7:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:6:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:5:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:4:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:3:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:2:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:1:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:0:dq_out_pad" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; dq_oct ; Input ; Info     ; Stuck at GND                                                                                                           ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqsout:\dqsgen:1:dqs_out_pad" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; dqs_oct  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; dqsn_pad ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqsout:\dqsgen:0:dqs_out_pad" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; dqs_oct  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; dqsn_pad ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; c2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; c3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; phasedone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddrspa:\ddrsp0:ddrc0"                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ddr_clk[2..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ddr_clkb[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ddr_clk_fb_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ddr_clk_fb     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ddr_cke[1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ddr_csb[1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ddr_ad[13]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "iopadvv:\mgpads:data_pad" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; cfgi ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "outpad:\mgpads:ssram_wri_pad" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "outpadv:\mgpads:ssram_rwen_pad" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "outpad:\mgpads:ssram_oen_pad" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "outpad:\mgpads:ssrams_pad" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "outpad:\mgpads:ssram_adscn_pad" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i    ; Input ; Info     ; Stuck at GND                     ;
; cfgi ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "outpad:\mgpads:wri_pad" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; cfgi ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "outpad:\mgpads:oen_pad" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; cfgi ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "outpad:\mgpads:roms_pad" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; cfgi ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "outpadv:\mgpads:addr_pad" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; cfgi ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mctrl:\mg2:sr1"                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; memi.brdyn           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; memi.bexcn           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; memi.writen          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; memi.wrn             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; memi.bwidth[1]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; memi.bwidth[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; memi.sd              ; Input  ; Info     ; Stuck at GND                                                                        ;
; memi.cb              ; Input  ; Info     ; Stuck at GND                                                                        ;
; memi.scb             ; Input  ; Info     ; Stuck at GND                                                                        ;
; memi.edac            ; Input  ; Info     ; Stuck at GND                                                                        ;
; memo.address[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.address[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.sddata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.ramsn[7..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.ramoen          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.ramn            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.romn            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.mben            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.iosn            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.romsn[7..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.bdrive          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.svbdrive        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.read            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.sa              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.cb              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.scb             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.vcdrive         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.svcdrive        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.ce              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.sdram_en        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memo.rs_edac_en      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdo                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0"                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_state_cdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1dr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1ir    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2dr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2ir    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_rti     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdrs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sirs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_tlr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_udr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_state_uir     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tms                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ahbjtag:\ahbjtaggen0:ahbjtag0"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; tdo       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tapo_tck  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tapo_tdi  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tapo_inst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tapo_rst  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tapo_capt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tapo_shft ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tapo_upd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tapi_tdo  ; Input  ; Info     ; Stuck at GND                                                                        ;
; trst      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tdoen     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "outpad:\l3:dsugen:dsuact_pad" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; cfgi ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0" ;
+----------------+-------+----------+-----------------------------------------+
; Port           ; Type  ; Severity ; Details                                 ;
+----------------+-------+----------+-----------------------------------------+
; di.addr[11..7] ; Input ; Info     ; Stuck at GND                            ;
; di.diag[2..0]  ; Input ; Info     ; Stuck at GND                            ;
+----------------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "dsu3:\l3:dsugen:dsu0|dsu3x:x0" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; hclk   ; Input ; Info     ; Stuck at GND                  ;
; hclken ; Input ; Info     ; Stuck at VCC                  ;
+--------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsu3:\l3:dsugen:dsu0"                                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dsui.enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dsuo.pwd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "outpad:\l3:errorn_pad" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; cfgi ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; address2 ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; datain2  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; enable2  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; write2   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; testin ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; testin ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0"                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; datain2[23..20]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datain2[32..24]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datain2[15..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datain2[19]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datain2[18]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datain2[17]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datain2[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataout2[32..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataout2[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; testin           ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0"                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; datain2[23..20]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datain2[32..24]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datain2[19..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataout2[32..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataout2[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; testin           ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; testin ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; testin ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; address2 ; Input  ; Info     ; Stuck at GND                                                                                          ;
; datain2  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; enable2  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; write2   ; Input  ; Info     ; Stuck at GND                                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; testin ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; address2 ; Input  ; Info     ; Stuck at GND                                                                                          ;
; datain2  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; enable2  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; write2   ; Input  ; Info     ; Stuck at GND                                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; testin ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0"      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; datain1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; write1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                        ;
; testin ; Input ; Info     ; Stuck at GND                                                                                        ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:0:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:1:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:2:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:3:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:4:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:5:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:6:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0"                        ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; tlbi.tlbcami                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; tlbo.fault.fault_addr[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tlbo.nexttrans               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tlbo.tlbcamo                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; address2 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; datain2  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; dataout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; enable2  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; write2   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                        ;
; testin ; Input ; Info     ; Stuck at GND                                                                                        ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:0:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.WBNEEDSYNC     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:1:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.WBNEEDSYNC     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:2:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.WBNEEDSYNC     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:3:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.WBNEEDSYNC     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:4:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.WBNEEDSYNC     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:5:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.WBNEEDSYNC     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:6:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.WBNEEDSYNC     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; tlbcami.tagwrite.R     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.tagwrite.VALID ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; tlbcami.mset           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; tlbcamo.ctx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.vaddr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; tlbcamo.WBNEEDSYNC     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0"                        ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; tlbi.wb_op                   ; Input  ; Info     ; Stuck at GND                                                                        ;
; tlbi.tlbcami                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; tlbo.fault.fault_addr[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tlbo.nexttrans               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tlbo.tlbcamo                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tlbo.wbtransdata             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616"                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; sign        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; product[33] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0|proc3:p0"                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; holdn            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfi.raddr1[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfi.raddr2[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfi.waddr[9..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fpi              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fpo.data         ; Input  ; Info     ; Stuck at GND                                                                        ;
; fpo.exc          ; Input  ; Info     ; Stuck at GND                                                                        ;
; fpo.cc           ; Input  ; Info     ; Stuck at GND                                                                        ;
; fpo.ccv          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fpo.ldlock       ; Input  ; Info     ; Stuck at GND                                                                        ;
; fpo.holdn        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fpo.dbg          ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpi              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpo              ; Input  ; Info     ; Stuck at GND                                                                        ;
; hclk             ; Input  ; Info     ; Stuck at GND                                                                        ;
; hclken           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "leon3s:\l3:cpu:0:u0"     ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; ahbso[15].hready  ; Input ; Info     ; Stuck at VCC ;
; ahbso[15].hresp   ; Input ; Info     ; Stuck at GND ;
; ahbso[15].hrdata  ; Input ; Info     ; Stuck at GND ;
; ahbso[15].hsplit  ; Input ; Info     ; Stuck at GND ;
; ahbso[15].hcache  ; Input ; Info     ; Stuck at GND ;
; ahbso[15].hirq    ; Input ; Info     ; Stuck at GND ;
; ahbso[15].hconfig ; Input ; Info     ; Stuck at GND ;
; ahbso[15].hindex  ; Input ; Info     ; Stuck at GND ;
; ahbso[14].hready  ; Input ; Info     ; Stuck at VCC ;
; ahbso[14].hresp   ; Input ; Info     ; Stuck at GND ;
; ahbso[14].hrdata  ; Input ; Info     ; Stuck at GND ;
; ahbso[14].hsplit  ; Input ; Info     ; Stuck at GND ;
; ahbso[14].hcache  ; Input ; Info     ; Stuck at GND ;
; ahbso[14].hirq    ; Input ; Info     ; Stuck at GND ;
; ahbso[14].hconfig ; Input ; Info     ; Stuck at GND ;
; ahbso[14].hindex  ; Input ; Info     ; Stuck at GND ;
; ahbso[13].hready  ; Input ; Info     ; Stuck at VCC ;
; ahbso[13].hresp   ; Input ; Info     ; Stuck at GND ;
; ahbso[13].hrdata  ; Input ; Info     ; Stuck at GND ;
; ahbso[13].hsplit  ; Input ; Info     ; Stuck at GND ;
; ahbso[13].hcache  ; Input ; Info     ; Stuck at GND ;
; ahbso[13].hirq    ; Input ; Info     ; Stuck at GND ;
; ahbso[13].hconfig ; Input ; Info     ; Stuck at GND ;
; ahbso[13].hindex  ; Input ; Info     ; Stuck at GND ;
; ahbso[12].hready  ; Input ; Info     ; Stuck at VCC ;
; ahbso[12].hresp   ; Input ; Info     ; Stuck at GND ;
; ahbso[12].hrdata  ; Input ; Info     ; Stuck at GND ;
; ahbso[12].hsplit  ; Input ; Info     ; Stuck at GND ;
; ahbso[12].hcache  ; Input ; Info     ; Stuck at GND ;
; ahbso[12].hirq    ; Input ; Info     ; Stuck at GND ;
; ahbso[12].hconfig ; Input ; Info     ; Stuck at GND ;
; ahbso[12].hindex  ; Input ; Info     ; Stuck at GND ;
; ahbso[11].hready  ; Input ; Info     ; Stuck at VCC ;
; ahbso[11].hresp   ; Input ; Info     ; Stuck at GND ;
; ahbso[11].hrdata  ; Input ; Info     ; Stuck at GND ;
; ahbso[11].hsplit  ; Input ; Info     ; Stuck at GND ;
; ahbso[11].hcache  ; Input ; Info     ; Stuck at GND ;
; ahbso[11].hirq    ; Input ; Info     ; Stuck at GND ;
; ahbso[11].hconfig ; Input ; Info     ; Stuck at GND ;
; ahbso[11].hindex  ; Input ; Info     ; Stuck at GND ;
; ahbso[10].hready  ; Input ; Info     ; Stuck at VCC ;
; ahbso[10].hresp   ; Input ; Info     ; Stuck at GND ;
; ahbso[10].hrdata  ; Input ; Info     ; Stuck at GND ;
; ahbso[10].hsplit  ; Input ; Info     ; Stuck at GND ;
; ahbso[10].hcache  ; Input ; Info     ; Stuck at GND ;
; ahbso[10].hirq    ; Input ; Info     ; Stuck at GND ;
; ahbso[10].hconfig ; Input ; Info     ; Stuck at GND ;
; ahbso[10].hindex  ; Input ; Info     ; Stuck at GND ;
; ahbso[9].hready   ; Input ; Info     ; Stuck at VCC ;
; ahbso[9].hresp    ; Input ; Info     ; Stuck at GND ;
; ahbso[9].hrdata   ; Input ; Info     ; Stuck at GND ;
; ahbso[9].hsplit   ; Input ; Info     ; Stuck at GND ;
; ahbso[9].hcache   ; Input ; Info     ; Stuck at GND ;
; ahbso[9].hirq     ; Input ; Info     ; Stuck at GND ;
; ahbso[9].hconfig  ; Input ; Info     ; Stuck at GND ;
; ahbso[9].hindex   ; Input ; Info     ; Stuck at GND ;
; ahbso[8].hready   ; Input ; Info     ; Stuck at VCC ;
; ahbso[8].hresp    ; Input ; Info     ; Stuck at GND ;
; ahbso[8].hrdata   ; Input ; Info     ; Stuck at GND ;
; ahbso[8].hsplit   ; Input ; Info     ; Stuck at GND ;
; ahbso[8].hcache   ; Input ; Info     ; Stuck at GND ;
; ahbso[8].hirq     ; Input ; Info     ; Stuck at GND ;
; ahbso[8].hconfig  ; Input ; Info     ; Stuck at GND ;
; ahbso[8].hindex   ; Input ; Info     ; Stuck at GND ;
; ahbso[7].hready   ; Input ; Info     ; Stuck at VCC ;
; ahbso[7].hresp    ; Input ; Info     ; Stuck at GND ;
; ahbso[7].hrdata   ; Input ; Info     ; Stuck at GND ;
; ahbso[7].hsplit   ; Input ; Info     ; Stuck at GND ;
; ahbso[7].hcache   ; Input ; Info     ; Stuck at GND ;
; ahbso[7].hirq     ; Input ; Info     ; Stuck at GND ;
; ahbso[7].hconfig  ; Input ; Info     ; Stuck at GND ;
; ahbso[7].hindex   ; Input ; Info     ; Stuck at GND ;
; ahbso[6].hready   ; Input ; Info     ; Stuck at VCC ;
; ahbso[6].hresp    ; Input ; Info     ; Stuck at GND ;
; ahbso[6].hrdata   ; Input ; Info     ; Stuck at GND ;
; ahbso[6].hsplit   ; Input ; Info     ; Stuck at GND ;
; ahbso[6].hcache   ; Input ; Info     ; Stuck at GND ;
; ahbso[6].hirq     ; Input ; Info     ; Stuck at GND ;
; ahbso[6].hconfig  ; Input ; Info     ; Stuck at GND ;
; ahbso[6].hindex   ; Input ; Info     ; Stuck at GND ;
; ahbso[5].hready   ; Input ; Info     ; Stuck at VCC ;
; ahbso[5].hresp    ; Input ; Info     ; Stuck at GND ;
; ahbso[5].hrdata   ; Input ; Info     ; Stuck at GND ;
; ahbso[5].hsplit   ; Input ; Info     ; Stuck at GND ;
; ahbso[5].hcache   ; Input ; Info     ; Stuck at GND ;
; ahbso[5].hirq     ; Input ; Info     ; Stuck at GND ;
; ahbso[5].hconfig  ; Input ; Info     ; Stuck at GND ;
; ahbso[5].hindex   ; Input ; Info     ; Stuck at GND ;
; ahbso[4].hready   ; Input ; Info     ; Stuck at VCC ;
; ahbso[4].hresp    ; Input ; Info     ; Stuck at GND ;
; ahbso[4].hrdata   ; Input ; Info     ; Stuck at GND ;
; ahbso[4].hsplit   ; Input ; Info     ; Stuck at GND ;
; ahbso[4].hcache   ; Input ; Info     ; Stuck at GND ;
; ahbso[4].hirq     ; Input ; Info     ; Stuck at GND ;
; ahbso[4].hconfig  ; Input ; Info     ; Stuck at GND ;
; ahbso[4].hindex   ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ahbctrl:ahb0"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; msto[15..3]      ; Input ; Info     ; Stuck at GND ;
; slvo[15].hready  ; Input ; Info     ; Stuck at VCC ;
; slvo[15].hresp   ; Input ; Info     ; Stuck at GND ;
; slvo[15].hrdata  ; Input ; Info     ; Stuck at GND ;
; slvo[15].hsplit  ; Input ; Info     ; Stuck at GND ;
; slvo[15].hcache  ; Input ; Info     ; Stuck at GND ;
; slvo[15].hirq    ; Input ; Info     ; Stuck at GND ;
; slvo[15].hconfig ; Input ; Info     ; Stuck at GND ;
; slvo[15].hindex  ; Input ; Info     ; Stuck at GND ;
; slvo[14].hready  ; Input ; Info     ; Stuck at VCC ;
; slvo[14].hresp   ; Input ; Info     ; Stuck at GND ;
; slvo[14].hrdata  ; Input ; Info     ; Stuck at GND ;
; slvo[14].hsplit  ; Input ; Info     ; Stuck at GND ;
; slvo[14].hcache  ; Input ; Info     ; Stuck at GND ;
; slvo[14].hirq    ; Input ; Info     ; Stuck at GND ;
; slvo[14].hconfig ; Input ; Info     ; Stuck at GND ;
; slvo[14].hindex  ; Input ; Info     ; Stuck at GND ;
; slvo[13].hready  ; Input ; Info     ; Stuck at VCC ;
; slvo[13].hresp   ; Input ; Info     ; Stuck at GND ;
; slvo[13].hrdata  ; Input ; Info     ; Stuck at GND ;
; slvo[13].hsplit  ; Input ; Info     ; Stuck at GND ;
; slvo[13].hcache  ; Input ; Info     ; Stuck at GND ;
; slvo[13].hirq    ; Input ; Info     ; Stuck at GND ;
; slvo[13].hconfig ; Input ; Info     ; Stuck at GND ;
; slvo[13].hindex  ; Input ; Info     ; Stuck at GND ;
; slvo[12].hready  ; Input ; Info     ; Stuck at VCC ;
; slvo[12].hresp   ; Input ; Info     ; Stuck at GND ;
; slvo[12].hrdata  ; Input ; Info     ; Stuck at GND ;
; slvo[12].hsplit  ; Input ; Info     ; Stuck at GND ;
; slvo[12].hcache  ; Input ; Info     ; Stuck at GND ;
; slvo[12].hirq    ; Input ; Info     ; Stuck at GND ;
; slvo[12].hconfig ; Input ; Info     ; Stuck at GND ;
; slvo[12].hindex  ; Input ; Info     ; Stuck at GND ;
; slvo[11].hready  ; Input ; Info     ; Stuck at VCC ;
; slvo[11].hresp   ; Input ; Info     ; Stuck at GND ;
; slvo[11].hrdata  ; Input ; Info     ; Stuck at GND ;
; slvo[11].hsplit  ; Input ; Info     ; Stuck at GND ;
; slvo[11].hcache  ; Input ; Info     ; Stuck at GND ;
; slvo[11].hirq    ; Input ; Info     ; Stuck at GND ;
; slvo[11].hconfig ; Input ; Info     ; Stuck at GND ;
; slvo[11].hindex  ; Input ; Info     ; Stuck at GND ;
; slvo[10].hready  ; Input ; Info     ; Stuck at VCC ;
; slvo[10].hresp   ; Input ; Info     ; Stuck at GND ;
; slvo[10].hrdata  ; Input ; Info     ; Stuck at GND ;
; slvo[10].hsplit  ; Input ; Info     ; Stuck at GND ;
; slvo[10].hcache  ; Input ; Info     ; Stuck at GND ;
; slvo[10].hirq    ; Input ; Info     ; Stuck at GND ;
; slvo[10].hconfig ; Input ; Info     ; Stuck at GND ;
; slvo[10].hindex  ; Input ; Info     ; Stuck at GND ;
; slvo[9].hready   ; Input ; Info     ; Stuck at VCC ;
; slvo[9].hresp    ; Input ; Info     ; Stuck at GND ;
; slvo[9].hrdata   ; Input ; Info     ; Stuck at GND ;
; slvo[9].hsplit   ; Input ; Info     ; Stuck at GND ;
; slvo[9].hcache   ; Input ; Info     ; Stuck at GND ;
; slvo[9].hirq     ; Input ; Info     ; Stuck at GND ;
; slvo[9].hconfig  ; Input ; Info     ; Stuck at GND ;
; slvo[9].hindex   ; Input ; Info     ; Stuck at GND ;
; slvo[8].hready   ; Input ; Info     ; Stuck at VCC ;
; slvo[8].hresp    ; Input ; Info     ; Stuck at GND ;
; slvo[8].hrdata   ; Input ; Info     ; Stuck at GND ;
; slvo[8].hsplit   ; Input ; Info     ; Stuck at GND ;
; slvo[8].hcache   ; Input ; Info     ; Stuck at GND ;
; slvo[8].hirq     ; Input ; Info     ; Stuck at GND ;
; slvo[8].hconfig  ; Input ; Info     ; Stuck at GND ;
; slvo[8].hindex   ; Input ; Info     ; Stuck at GND ;
; slvo[7].hready   ; Input ; Info     ; Stuck at VCC ;
; slvo[7].hresp    ; Input ; Info     ; Stuck at GND ;
; slvo[7].hrdata   ; Input ; Info     ; Stuck at GND ;
; slvo[7].hsplit   ; Input ; Info     ; Stuck at GND ;
; slvo[7].hcache   ; Input ; Info     ; Stuck at GND ;
; slvo[7].hirq     ; Input ; Info     ; Stuck at GND ;
; slvo[7].hconfig  ; Input ; Info     ; Stuck at GND ;
; slvo[7].hindex   ; Input ; Info     ; Stuck at GND ;
; slvo[6].hready   ; Input ; Info     ; Stuck at VCC ;
; slvo[6].hresp    ; Input ; Info     ; Stuck at GND ;
; slvo[6].hrdata   ; Input ; Info     ; Stuck at GND ;
; slvo[6].hsplit   ; Input ; Info     ; Stuck at GND ;
; slvo[6].hcache   ; Input ; Info     ; Stuck at GND ;
; slvo[6].hirq     ; Input ; Info     ; Stuck at GND ;
; slvo[6].hconfig  ; Input ; Info     ; Stuck at GND ;
; slvo[6].hindex   ; Input ; Info     ; Stuck at GND ;
; slvo[5].hready   ; Input ; Info     ; Stuck at VCC ;
; slvo[5].hresp    ; Input ; Info     ; Stuck at GND ;
; slvo[5].hrdata   ; Input ; Info     ; Stuck at GND ;
; slvo[5].hsplit   ; Input ; Info     ; Stuck at GND ;
; slvo[5].hcache   ; Input ; Info     ; Stuck at GND ;
; slvo[5].hirq     ; Input ; Info     ; Stuck at GND ;
; slvo[5].hconfig  ; Input ; Info     ; Stuck at GND ;
; slvo[5].hindex   ; Input ; Info     ; Stuck at GND ;
; slvo[4].hready   ; Input ; Info     ; Stuck at VCC ;
; slvo[4].hresp    ; Input ; Info     ; Stuck at GND ;
; slvo[4].hrdata   ; Input ; Info     ; Stuck at GND ;
; slvo[4].hsplit   ; Input ; Info     ; Stuck at GND ;
; slvo[4].hcache   ; Input ; Info     ; Stuck at GND ;
; slvo[4].hirq     ; Input ; Info     ; Stuck at GND ;
; slvo[4].hconfig  ; Input ; Info     ; Stuck at GND ;
; slvo[4].hindex   ; Input ; Info     ; Stuck at GND ;
; testen           ; Input ; Info     ; Stuck at GND ;
; testrst          ; Input ; Info     ; Stuck at VCC ;
; scanen           ; Input ; Info     ; Stuck at GND ;
; testoen          ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rstgen:rst0"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rstoutraw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; testrst   ; Input  ; Info     ; Stuck at GND                                                                        ;
; testen    ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "outpad:ssrclk_pad" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; cfgi ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen0"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pciclkin    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clkn        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk2x       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pciclk      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cgi.pllref  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cgi.pllctrl ; Input  ; Info     ; Stuck at GND                                                                        ;
; cgi.clksel  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cgo.pcilock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk4x       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk1xu      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk2xu      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clkb        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clkc        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkpad:clk_pad"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rstn ; Input  ; Info     ; Stuck at VCC                                                                        ;
; lock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                           ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                            ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------+
; 0              ; NO         ; NO               ; 8        ; 0x100   ; 9               ; 0x00B                   ; ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0 ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:53     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb  5 18:44:30 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off leon3mp -c leon3mp
Critical Warning (136021): Ignored assignment CUT which contains an invalid node name "ddrspa:ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|wire_pll1_clk[0]"
Critical Warning (136021): Ignored assignment CUT which contains an invalid node name "ddrspa:ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|wire_pll1_clk[0]"
Critical Warning (136021): Ignored assignment CUT which contains an invalid node name "ddrspa:ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|wire_pll1_clk[0]"
Critical Warning (136021): Ignored assignment CUT which contains an invalid node name "ddrspa:ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|wire_pll1_clk[0]"
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/stdlib/version.vhd
    Info (12022): Found design unit 1: version (grlib)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/stdlib/config.vhd
    Info (12022): Found design unit 1: config (grlib)
Info (12021): Found 2 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/stdlib/stdlib.vhd
    Info (12022): Found design unit 1: stdlib (grlib)
    Info (12022): Found design unit 2: stdlib-body
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/sparc/sparc.vhd
    Info (12022): Found design unit 1: sparc (grlib)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/modgen/multlib.vhd
    Info (12022): Found design unit 1: multlib (grlib)
Info (12021): Found 127 design units, including 63 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/modgen/leaves.vhd
    Info (12022): Found design unit 1: blocks (grlib)
    Info (12022): Found design unit 2: FLIPFLOP-FLIPFLOP
    Info (12022): Found design unit 3: PP_LOW-PP_LOW
    Info (12022): Found design unit 4: PP_MIDDLE-PP_MIDDLE
    Info (12022): Found design unit 5: PP_HIGH-PP_HIGH
    Info (12022): Found design unit 6: R_GATE-R_GATE
    Info (12022): Found design unit 7: DECODER-DECODER
    Info (12022): Found design unit 8: FULL_ADDER-FULL_ADDER
    Info (12022): Found design unit 9: HALF_ADDER-HALF_ADDER
    Info (12022): Found design unit 10: INVBLOCK-INVBLOCK_regular
    Info (12022): Found design unit 11: XXOR1-XXOR_regular
    Info (12022): Found design unit 12: BLOCK0-BLOCK0_regular
    Info (12022): Found design unit 13: BLOCK1-BLOCK1_regular
    Info (12022): Found design unit 14: BLOCK2-BLOCK2_regular
    Info (12022): Found design unit 15: BLOCK1A-BLOCK1A_regular
    Info (12022): Found design unit 16: BLOCK2A-BLOCK2A_regular
    Info (12022): Found design unit 17: PRESTAGE_64-PRESTAGE
    Info (12022): Found design unit 18: DBLC_0_64-DBLC_0
    Info (12022): Found design unit 19: DBLC_1_64-DBLC_1
    Info (12022): Found design unit 20: DBLC_2_64-DBLC_2
    Info (12022): Found design unit 21: DBLC_3_64-DBLC_3
    Info (12022): Found design unit 22: DBLC_4_64-DBLC_4
    Info (12022): Found design unit 23: DBLC_5_64-DBLC_5
    Info (12022): Found design unit 24: XORSTAGE_64-XORSTAGE
    Info (12022): Found design unit 25: DBLCTREE_64-DBLCTREE
    Info (12022): Found design unit 26: DBLCADDER_64_64-DBLCADDER
    Info (12022): Found design unit 27: XXOR2-XXOR_true
    Info (12022): Found design unit 28: DBLC_0_32-DBLC_0
    Info (12022): Found design unit 29: DBLC_1_32-DBLC_1
    Info (12022): Found design unit 30: DBLC_2_32-DBLC_2
    Info (12022): Found design unit 31: DBLC_3_32-DBLC_3
    Info (12022): Found design unit 32: DBLC_4_32-DBLC_4
    Info (12022): Found design unit 33: XORSTAGE_32-XORSTAGE
    Info (12022): Found design unit 34: PRESTAGE_32-PRESTAGE
    Info (12022): Found design unit 35: DBLCTREE_32-DBLCTREE
    Info (12022): Found design unit 36: DBLCADDER_32_32-DBLCADDER
    Info (12022): Found design unit 37: PRESTAGE_128-PRESTAGE
    Info (12022): Found design unit 38: DBLC_0_128-DBLC_0
    Info (12022): Found design unit 39: DBLC_1_128-DBLC_1
    Info (12022): Found design unit 40: DBLC_2_128-DBLC_2
    Info (12022): Found design unit 41: DBLC_3_128-DBLC_3
    Info (12022): Found design unit 42: DBLC_4_128-DBLC_4
    Info (12022): Found design unit 43: DBLC_5_128-DBLC_5
    Info (12022): Found design unit 44: DBLC_6_128-DBLC_6
    Info (12022): Found design unit 45: XORSTAGE_128-XORSTAGE
    Info (12022): Found design unit 46: DBLCTREE_128-DBLCTREE
    Info (12022): Found design unit 47: DBLCADDER_128_128-DBLCADDER
    Info (12022): Found design unit 48: BOOTHCODER_18_18-BOOTHCODER
    Info (12022): Found design unit 49: WALLACE_18_18-WALLACE
    Info (12022): Found design unit 50: MULTIPLIER_18_18-MULTIPLIER
    Info (12022): Found design unit 51: BOOTHCODER_34_10-BOOTHCODER
    Info (12022): Found design unit 52: WALLACE_34_10-WALLACE
    Info (12022): Found design unit 53: MULTIPLIER_34_10-MULTIPLIER
    Info (12022): Found design unit 54: MUL_33_9-A
    Info (12022): Found design unit 55: BOOTHCODER_34_18-BOOTHCODER
    Info (12022): Found design unit 56: WALLACE_34_18-WALLACE
    Info (12022): Found design unit 57: MULTIPLIER_34_18-MULTIPLIER
    Info (12022): Found design unit 58: MUL_33_17-A
    Info (12022): Found design unit 59: BOOTHCODER_34_34-BOOTHCODER
    Info (12022): Found design unit 60: WALLACE_34_34-WALLACE
    Info (12022): Found design unit 61: MULTIPLIER_34_34-MULTIPLIER
    Info (12022): Found design unit 62: MUL_33_33-A
    Info (12022): Found design unit 63: ADD32-A
    Info (12022): Found design unit 64: MUL_17_17-A
    Info (12023): Found entity 1: FLIPFLOP
    Info (12023): Found entity 2: PP_LOW
    Info (12023): Found entity 3: PP_MIDDLE
    Info (12023): Found entity 4: PP_HIGH
    Info (12023): Found entity 5: R_GATE
    Info (12023): Found entity 6: DECODER
    Info (12023): Found entity 7: FULL_ADDER
    Info (12023): Found entity 8: HALF_ADDER
    Info (12023): Found entity 9: INVBLOCK
    Info (12023): Found entity 10: XXOR1
    Info (12023): Found entity 11: BLOCK0
    Info (12023): Found entity 12: BLOCK1
    Info (12023): Found entity 13: BLOCK2
    Info (12023): Found entity 14: BLOCK1A
    Info (12023): Found entity 15: BLOCK2A
    Info (12023): Found entity 16: PRESTAGE_64
    Info (12023): Found entity 17: DBLC_0_64
    Info (12023): Found entity 18: DBLC_1_64
    Info (12023): Found entity 19: DBLC_2_64
    Info (12023): Found entity 20: DBLC_3_64
    Info (12023): Found entity 21: DBLC_4_64
    Info (12023): Found entity 22: DBLC_5_64
    Info (12023): Found entity 23: XORSTAGE_64
    Info (12023): Found entity 24: DBLCTREE_64
    Info (12023): Found entity 25: DBLCADDER_64_64
    Info (12023): Found entity 26: XXOR2
    Info (12023): Found entity 27: DBLC_0_32
    Info (12023): Found entity 28: DBLC_1_32
    Info (12023): Found entity 29: DBLC_2_32
    Info (12023): Found entity 30: DBLC_3_32
    Info (12023): Found entity 31: DBLC_4_32
    Info (12023): Found entity 32: XORSTAGE_32
    Info (12023): Found entity 33: PRESTAGE_32
    Info (12023): Found entity 34: DBLCTREE_32
    Info (12023): Found entity 35: DBLCADDER_32_32
    Info (12023): Found entity 36: PRESTAGE_128
    Info (12023): Found entity 37: DBLC_0_128
    Info (12023): Found entity 38: DBLC_1_128
    Info (12023): Found entity 39: DBLC_2_128
    Info (12023): Found entity 40: DBLC_3_128
    Info (12023): Found entity 41: DBLC_4_128
    Info (12023): Found entity 42: DBLC_5_128
    Info (12023): Found entity 43: DBLC_6_128
    Info (12023): Found entity 44: XORSTAGE_128
    Info (12023): Found entity 45: DBLCTREE_128
    Info (12023): Found entity 46: DBLCADDER_128_128
    Info (12023): Found entity 47: BOOTHCODER_18_18
    Info (12023): Found entity 48: WALLACE_18_18
    Info (12023): Found entity 49: MULTIPLIER_18_18
    Info (12023): Found entity 50: BOOTHCODER_34_10
    Info (12023): Found entity 51: WALLACE_34_10
    Info (12023): Found entity 52: MULTIPLIER_34_10
    Info (12023): Found entity 53: MUL_33_9
    Info (12023): Found entity 54: BOOTHCODER_34_18
    Info (12023): Found entity 55: WALLACE_34_18
    Info (12023): Found entity 56: MULTIPLIER_34_18
    Info (12023): Found entity 57: MUL_33_17
    Info (12023): Found entity 58: BOOTHCODER_34_34
    Info (12023): Found entity 59: WALLACE_34_34
    Info (12023): Found entity 60: MULTIPLIER_34_34
    Info (12023): Found entity 61: MUL_33_33
    Info (12023): Found entity 62: ADD32
    Info (12023): Found entity 63: MUL_17_17
Info (12021): Found 2 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/amba.vhd
    Info (12022): Found design unit 1: amba (grlib)
    Info (12022): Found design unit 2: amba-body
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/devices.vhd
    Info (12022): Found design unit 1: devices (grlib)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/defmst.vhd
    Info (12022): Found design unit 1: ahbdefmst-rtl
    Info (12023): Found entity 1: ahbdefmst
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/apbctrl.vhd
    Info (12022): Found design unit 1: apbctrl-rtl
    Info (12023): Found entity 1: apbctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/ahbctrl.vhd
    Info (12022): Found design unit 1: ahbctrl-rtl
    Info (12023): Found entity 1: ahbctrl
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/dma2ahb_pkg.vhd
    Info (12022): Found design unit 1: DMA2AHB_Package (grlib)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/dma2ahb.vhd
    Info (12022): Found design unit 1: DMA2AHB-RTL
    Info (12023): Found entity 1: DMA2AHB
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/grlib/amba/ahbmst.vhd
    Info (12022): Found design unit 1: ahbmst-rtl
    Info (12023): Found entity 1: ahbmst
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/gencomp/gencomp.vhd
    Info (12022): Found design unit 1: gencomp (techmap)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/gencomp/netcomp.vhd
    Info (12022): Found design unit 1: netcomp (techmap)
Info (12021): Found 12 design units, including 6 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/inferred/memory_inferred.vhd
    Info (12022): Found design unit 1: generic_syncram-behavioral
    Info (12022): Found design unit 2: generic_syncram_reg-behavioral
    Info (12022): Found design unit 3: generic_syncram_2p-behav
    Info (12022): Found design unit 4: generic_syncram_2p_reg-behav
    Info (12022): Found design unit 5: generic_regfile_3p-rtl
    Info (12022): Found design unit 6: generic_regfile_4p-rtl
    Info (12023): Found entity 1: generic_syncram
    Info (12023): Found entity 2: generic_syncram_reg
    Info (12023): Found entity 3: generic_syncram_2p
    Info (12023): Found entity 4: generic_syncram_2p_reg
    Info (12023): Found entity 5: generic_regfile_3p
    Info (12023): Found entity 6: generic_regfile_4p
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/inferred/ddr_inferred.vhd
    Info (12022): Found design unit 1: gen_iddr_reg-rtl
    Info (12022): Found design unit 2: gen_oddr_reg-rtl
    Info (12023): Found entity 1: gen_iddr_reg
    Info (12023): Found entity 2: gen_oddr_reg
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/inferred/mul_inferred.vhd
    Info (12022): Found design unit 1: gen_mul_61x61-rtl
    Info (12022): Found design unit 2: gen_mult_pipe-simple
    Info (12023): Found entity 1: gen_mul_61x61
    Info (12023): Found entity 2: gen_mult_pipe
Info (12021): Found 10 design units, including 5 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/inferred/ddr_phy_inferred.vhd
    Info (12022): Found design unit 1: gen_ddr_phy_oreg-rtl
    Info (12022): Found design unit 2: gen_ddr_phy_ireg-rtl
    Info (12022): Found design unit 3: gen_ddr_phy_reg-rtl
    Info (12022): Found design unit 4: generic_ddr_phy-rtl
    Info (12022): Found design unit 5: generic_ddr2_phy_wo_pads-rtl
    Info (12023): Found entity 1: gen_ddr_phy_oreg
    Info (12023): Found entity 2: gen_ddr_phy_ireg
    Info (12023): Found entity 3: gen_ddr_phy_reg
    Info (12023): Found entity 4: generic_ddr_phy
    Info (12023): Found entity 5: generic_ddr2_phy_wo_pads
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/inferred/ddrphy_datapath.vhd
    Info (12022): Found design unit 1: ddrphy_datapath-rtl
    Info (12023): Found entity 1: ddrphy_datapath
Info (12021): Found 8 design units, including 4 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/altera_mf/memory_altera_mf.vhd
    Info (12022): Found design unit 1: altera_syncram_dp-behav
    Info (12022): Found design unit 2: altera_syncram-behav
    Info (12022): Found design unit 3: altera_syncram128bw-behav
    Info (12022): Found design unit 4: altera_syncram256bw-behav
    Info (12023): Found entity 1: altera_syncram_dp
    Info (12023): Found entity 2: altera_syncram
    Info (12023): Found entity 3: altera_syncram128bw
    Info (12023): Found entity 4: altera_syncram256bw
Warning (12090): Entity "altera_pll" obtained from "../../lib/techmap/altera_mf/clkgen_altera_mf.vhd" instead of from Quartus II megafunction library
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/altera_mf/clkgen_altera_mf.vhd
    Info (12022): Found design unit 1: altera_pll-rtl
    Info (12022): Found design unit 2: clkgen_altera_mf-rtl
    Info (12023): Found entity 1: altera_pll
    Info (12023): Found entity 2: clkgen_altera_mf
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/altera_mf/tap_altera_mf.vhd
    Info (12022): Found design unit 1: altera_tap-rtl
    Info (12023): Found entity 1: altera_tap
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/apll.vhd
    Info (12022): Found design unit 1: apll-SYN
    Info (12023): Found entity 1: apll
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/aclkout.vhd
    Info (12022): Found design unit 1: aclkout-rtl
    Info (12023): Found entity 1: aclkout
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/actrlout.vhd
    Info (12022): Found design unit 1: actrlout-rtl
    Info (12023): Found entity 1: actrlout
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqsout.vhd
    Info (12022): Found design unit 1: adqsout-rtl
    Info (12023): Found entity 1: adqsout
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqout.vhd
    Info (12022): Found design unit 1: adqout-rtl
    Info (12023): Found entity 1: adqout
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/admout.vhd
    Info (12022): Found design unit 1: admout-rtl
    Info (12023): Found entity 1: admout
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd
    Info (12022): Found design unit 1: adqin-rtl
    Info (12023): Found entity 1: adqin
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/ddr_phy_cycloneiii.vhd
    Info (12022): Found design unit 1: cycloneiii_ddr_phy-rtl
    Info (12023): Found entity 1: cycloneiii_ddr_phy
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/cycloneiii_clkgen.vhd
    Info (12022): Found design unit 1: cyclone3_pll-rtl
    Info (12022): Found design unit 2: clkgen_cycloneiii-rtl
    Info (12023): Found entity 1: cyclone3_pll
    Info (12023): Found entity 2: clkgen_cycloneiii
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allclkgen.vhd
    Info (12022): Found design unit 1: allclkgen (techmap)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allddr.vhd
    Info (12022): Found design unit 1: allddr (techmap)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allmem.vhd
    Info (12022): Found design unit 1: allmem (techmap)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allmul.vhd
    Info (12022): Found design unit 1: allmul (techmap)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/allpads.vhd
    Info (12022): Found design unit 1: allpads (techmap)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/alltap.vhd
    Info (12022): Found design unit 1: alltap (techmap)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/clkgen.vhd
    Info (12022): Found design unit 1: clkgen-struct
    Info (12023): Found entity 1: clkgen
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/clkmux.vhd
    Info (12022): Found design unit 1: clkmux-rtl
    Info (12023): Found entity 1: clkmux
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/clkand.vhd
    Info (12022): Found design unit 1: clkand-rtl
    Info (12022): Found design unit 2: clkrand-rtl
    Info (12023): Found entity 1: clkand
    Info (12023): Found entity 2: clkrand
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/ddr_ireg.vhd
    Info (12022): Found design unit 1: ddr_ireg-rtl
    Info (12023): Found entity 1: ddr_ireg
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/ddr_oreg.vhd
    Info (12022): Found design unit 1: ddr_oreg-rtl
    Info (12023): Found entity 1: ddr_oreg
Info (12021): Found 8 design units, including 4 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/ddrphy.vhd
    Info (12022): Found design unit 1: ddrphy-rtl
    Info (12022): Found design unit 2: ddr2pads-rtl
    Info (12022): Found design unit 3: ddr2phy-rtl
    Info (12022): Found design unit 4: ddr2phy_wo_pads-rtl
    Info (12023): Found entity 1: ddrphy
    Info (12023): Found entity 2: ddr2pads
    Info (12023): Found entity 3: ddr2phy
    Info (12023): Found entity 4: ddr2phy_wo_pads
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram.vhd
    Info (12022): Found design unit 1: syncram-rtl
    Info (12023): Found entity 1: syncram
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram64.vhd
    Info (12022): Found design unit 1: syncram64-rtl
    Info (12023): Found entity 1: syncram64
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram_2p.vhd
    Info (12022): Found design unit 1: syncram_2p-rtl
    Info (12023): Found entity 1: syncram_2p
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram_dp.vhd
    Info (12022): Found design unit 1: syncram_dp-rtl
    Info (12023): Found entity 1: syncram_dp
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncfifo.vhd
    Info (12022): Found design unit 1: syncfifo-rtl
    Info (12023): Found entity 1: syncfifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/regfile_3p.vhd
    Info (12022): Found design unit 1: regfile_3p-rtl
    Info (12023): Found entity 1: regfile_3p
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/tap.vhd
    Info (12022): Found design unit 1: tap-rtl
    Info (12023): Found entity 1: tap
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/techbuf.vhd
    Info (12022): Found design unit 1: techbuf-rtl
    Info (12023): Found entity 1: techbuf
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/nandtree.vhd
    Info (12022): Found design unit 1: nandtree-rtl
    Info (12023): Found entity 1: nandtree
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/clkpad.vhd
    Info (12022): Found design unit 1: clkpad-rtl
    Info (12023): Found entity 1: clkpad
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/clkpad_ds.vhd
    Info (12022): Found design unit 1: clkpad_ds-rtl
    Info (12023): Found entity 1: clkpad_ds
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/inpad.vhd
    Info (12022): Found design unit 1: inpad-rtl
    Info (12022): Found design unit 2: inpadv-rtl
    Info (12023): Found entity 1: inpad
    Info (12023): Found entity 2: inpadv
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/inpad_ds.vhd
    Info (12022): Found design unit 1: inpad_ds-rtl
    Info (12022): Found design unit 2: inpad_dsv-rtl
    Info (12023): Found entity 1: inpad_ds
    Info (12023): Found entity 2: inpad_dsv
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/iodpad.vhd
    Info (12022): Found design unit 1: iodpad-rtl
    Info (12022): Found design unit 2: iodpadv-rtl
    Info (12023): Found entity 1: iodpad
    Info (12023): Found entity 2: iodpadv
Info (12021): Found 6 design units, including 3 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/iopad.vhd
    Info (12022): Found design unit 1: iopad-rtl
    Info (12022): Found design unit 2: iopadv-rtl
    Info (12022): Found design unit 3: iopadvv-rtl
    Info (12023): Found entity 1: iopad
    Info (12023): Found entity 2: iopadv
    Info (12023): Found entity 3: iopadvv
Info (12021): Found 6 design units, including 3 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/iopad_ds.vhd
    Info (12022): Found design unit 1: iopad_ds-rtl
    Info (12022): Found design unit 2: iopad_dsv-rtl
    Info (12022): Found design unit 3: iopad_dsvv-rtl
    Info (12023): Found entity 1: iopad_ds
    Info (12023): Found entity 2: iopad_dsv
    Info (12023): Found entity 3: iopad_dsvv
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/lvds_combo.vhd
    Info (12022): Found design unit 1: lvds_combo-rtl
    Info (12023): Found entity 1: lvds_combo
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/odpad.vhd
    Info (12022): Found design unit 1: odpad-rtl
    Info (12022): Found design unit 2: odpadv-rtl
    Info (12023): Found entity 1: odpad
    Info (12023): Found entity 2: odpadv
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/outpad.vhd
    Info (12022): Found design unit 1: outpad-rtl
    Info (12022): Found design unit 2: outpadv-rtl
    Info (12023): Found entity 1: outpad
    Info (12023): Found entity 2: outpadv
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/outpad_ds.vhd
    Info (12022): Found design unit 1: outpad_ds-rtl
    Info (12022): Found design unit 2: outpad_dsv-rtl
    Info (12023): Found entity 1: outpad_ds
    Info (12023): Found entity 2: outpad_dsv
Info (12021): Found 6 design units, including 3 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/toutpad.vhd
    Info (12022): Found design unit 1: toutpad-rtl
    Info (12022): Found design unit 2: toutpadv-rtl
    Info (12022): Found design unit 3: toutpadvv-rtl
    Info (12023): Found entity 1: toutpad
    Info (12023): Found entity 2: toutpadv
    Info (12023): Found entity 3: toutpadvv
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/skew_outpad.vhd
    Info (12022): Found design unit 1: skew_outpad-rtl
    Info (12023): Found entity 1: skew_outpad
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/grspwc_net.vhd
    Info (12022): Found design unit 1: grspwc_net-rtl
    Info (12023): Found entity 1: grspwc_net
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/grspwc2_net.vhd
    Info (12022): Found design unit 1: grspwc2_net-rtl
    Info (12023): Found entity 1: grspwc2_net
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/grlfpw_net.vhd
    Info (12022): Found design unit 1: grlfpw_net-rtl
    Info (12023): Found entity 1: grlfpw_net
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/grfpw_net.vhd
    Info (12022): Found design unit 1: grfpw_net-rtl
    Info (12023): Found entity 1: grfpw_net
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/leon4_net.vhd
    Info (12022): Found design unit 1: leon4_net-rtl
    Info (12023): Found entity 1: leon4_net
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/mul_61x61.vhd
    Info (12022): Found design unit 1: mul_61x61-rtl
    Info (12023): Found entity 1: mul_61x61
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/cpu_disas_net.vhd
    Info (12022): Found design unit 1: cpu_disas_net-behav
    Info (12022): Found design unit 2: fpu_disas_net-behav
    Info (12023): Found entity 1: cpu_disas_net
    Info (12023): Found entity 2: fpu_disas_net
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/grusbhc_net.vhd
    Info (12022): Found design unit 1: grusbhc_net-rtl
    Info (12023): Found entity 1: grusbhc_net
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/ringosc.vhd
    Info (12022): Found design unit 1: ringosc-rtl
    Info (12023): Found entity 1: ringosc
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/ssrctrl_net.vhd
    Info (12022): Found design unit 1: ssrctrl_net-rtl
    Info (12023): Found entity 1: ssrctrl_net
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/grpci2_phy_net.vhd
    Info (12022): Found design unit 1: grpci2_phy_net-struct
    Info (12023): Found entity 1: grpci2_phy_net
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/system_monitor.vhd
    Info (12022): Found design unit 1: system_monitor-struct
    Info (12023): Found entity 1: system_monitor
Info (12021): Found 10 design units, including 5 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/grgates.vhd
    Info (12022): Found design unit 1: grmux2-rtl
    Info (12022): Found design unit 2: grmux2v-rtl
    Info (12022): Found design unit 3: grdff-rtl
    Info (12022): Found design unit 4: gror2-rtl
    Info (12022): Found design unit 5: grand12-rtl
    Info (12023): Found entity 1: grmux2
    Info (12023): Found entity 2: grmux2v
    Info (12023): Found entity 3: grdff
    Info (12023): Found entity 4: gror2
    Info (12023): Found entity 5: grand12
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/inpad_ddr.vhd
    Info (12022): Found design unit 1: inpad_ddr-rtl
    Info (12022): Found design unit 2: inpad_ddrv-rtl
    Info (12023): Found entity 1: inpad_ddr
    Info (12023): Found entity 2: inpad_ddrv
Info (12021): Found 4 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/outpad_ddr.vhd
    Info (12022): Found design unit 1: outpad_ddr-rtl
    Info (12022): Found design unit 2: outpad_ddrv-rtl
    Info (12023): Found entity 1: outpad_ddr
    Info (12023): Found entity 2: outpad_ddrv
Info (12021): Found 6 design units, including 3 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/iopad_ddr.vhd
    Info (12022): Found design unit 1: iopad_ddr-rtl
    Info (12022): Found design unit 2: iopad_ddrv-rtl
    Info (12022): Found design unit 3: iopad_ddrvv-rtl
    Info (12023): Found entity 1: iopad_ddr
    Info (12023): Found entity 2: iopad_ddrv
    Info (12023): Found entity 3: iopad_ddrvv
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram128bw.vhd
    Info (12022): Found design unit 1: syncram128bw-rtl
    Info (12023): Found entity 1: syncram128bw
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram256bw.vhd
    Info (12022): Found design unit 1: syncram256bw-rtl
    Info (12023): Found entity 1: syncram256bw
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram128.vhd
    Info (12022): Found design unit 1: syncram128-rtl
    Info (12023): Found entity 1: syncram128
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram156bw.vhd
    Info (12022): Found design unit 1: syncram156bw-rtl
    Info (12023): Found entity 1: syncram156bw
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/techmult.vhd
    Info (12022): Found design unit 1: techmult-rtl
    Info (12023): Found entity 1: techmult
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/spictrl_net.vhd
    Info (12022): Found design unit 1: spictrl_net-rtl
    Info (12023): Found entity 1: spictrl_net
Info (12021): Found 8 design units, including 4 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/scanreg.vhd
    Info (12022): Found design unit 1: scanregi-tmap
    Info (12022): Found design unit 2: scanrego-tmap
    Info (12022): Found design unit 3: scanregto-tmap
    Info (12022): Found design unit 4: scanregio-tmap
    Info (12023): Found entity 1: scanregi
    Info (12023): Found entity 2: scanrego
    Info (12023): Found entity 3: scanregto
    Info (12023): Found entity 4: scanregio
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncrambw.vhd
    Info (12022): Found design unit 1: syncrambw-rtl
    Info (12023): Found entity 1: syncrambw
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/maps/syncram_2pbw.vhd
    Info (12022): Found design unit 1: syncram_2pbw-rtl
    Info (12023): Found entity 1: syncram_2pbw
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/comp/ethcomp.vhd
    Info (12022): Found design unit 1: ethcomp (eth)
Info (12021): Found 2 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/core/greth_pkg.vhd
    Info (12022): Found design unit 1: grethpkg (eth)
    Info (12022): Found design unit 2: grethpkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/core/eth_rstgen.vhd
    Info (12022): Found design unit 1: eth_rstgen-rtl
    Info (12023): Found entity 1: eth_rstgen
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/core/eth_edcl_ahb_mst.vhd
    Info (12022): Found design unit 1: eth_edcl_ahb_mst-rtl
    Info (12023): Found entity 1: eth_edcl_ahb_mst
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/core/eth_ahb_mst.vhd
    Info (12022): Found design unit 1: eth_ahb_mst-rtl
    Info (12023): Found entity 1: eth_ahb_mst
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/core/greth_tx.vhd
    Info (12022): Found design unit 1: greth_tx-rtl
    Info (12023): Found entity 1: greth_tx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/core/greth_rx.vhd
    Info (12022): Found design unit 1: greth_rx-rtl
    Info (12023): Found entity 1: greth_rx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/core/grethc.vhd
    Info (12022): Found design unit 1: grethc-rtl
    Info (12023): Found entity 1: grethc
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/wrapper/greth_gen.vhd
    Info (12022): Found design unit 1: greth_gen-rtl
    Info (12023): Found entity 1: greth_gen
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/eth/wrapper/greth_gbit_gen.vhd
    Info (12022): Found design unit 1: greth_gbit_gen-rtl
    Info (12023): Found entity 1: greth_gbit_gen
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/occomp/occomp.vhd
    Info (12022): Found design unit 1: occomp (opencores)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/i2c/i2c_master_bit_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_bit_ctrl-structural
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/i2c/i2c_master_byte_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_byte_ctrl-structural
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/i2c/i2coc.vhd
    Info (12022): Found design unit 1: i2coc (opencores)
Info (12021): Found 2 design units, including 2 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/spi/simple_spi_top.v
    Info (12023): Found entity 1: fifo4
    Info (12023): Found entity 2: simple_spi_top
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/ud_cnt.vhd
    Info (12022): Found design unit 1: ud_cnt-structural
    Info (12023): Found entity 1: ud_cnt
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/ro_cnt.vhd
    Info (12022): Found design unit 1: ro_cnt-structural
    Info (12023): Found entity 1: ro_cnt
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/atahost_dma_fifo.vhd
    Info (12022): Found design unit 1: atahost_dma_fifo-rtl
    Info (12023): Found entity 1: atahost_dma_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/atahost_dma_actrl.vhd
    Info (12022): Found design unit 1: atahost_dma_actrl-structural
    Info (12023): Found entity 1: atahost_dma_actrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/atahost_dma_tctrl.vhd
    Info (12022): Found design unit 1: atahost_dma_tctrl-structural
    Info (12023): Found entity 1: atahost_dma_tctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/atahost_pio_tctrl.vhd
    Info (12022): Found design unit 1: atahost_pio_tctrl-structural
    Info (12023): Found entity 1: atahost_pio_tctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/atahost_pio_actrl.vhd
    Info (12022): Found design unit 1: atahost_pio_actrl-structural
    Info (12023): Found entity 1: atahost_pio_actrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/atahost_controller.vhd
    Info (12022): Found design unit 1: atahost_controller-structural
    Info (12023): Found entity 1: atahost_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/atahost_pio_controller.vhd
    Info (12022): Found design unit 1: atahost_pio_controller-structural
    Info (12023): Found entity 1: atahost_pio_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ata/ocidec2_controller.vhd
    Info (12022): Found design unit 1: ocidec2_controller-structural
    Info (12023): Found entity 1: ocidec2_controller
Warning (10463): Verilog HDL Declaration warning at ac97_top.v(2237): "int" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at ac97_top.v(2282): "int" is SystemVerilog-2005 keyword
Info (12021): Found 15 design units, including 15 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/ac97/ac97_top.v
    Info (12023): Found entity 1: ac97_cra
    Info (12023): Found entity 2: ac97_dma_if
    Info (12023): Found entity 3: ac97_dma_req
    Info (12023): Found entity 4: ac97_fifo_ctrl
    Info (12023): Found entity 5: ac97_in_fifo
    Info (12023): Found entity 6: ac97_int
    Info (12023): Found entity 7: ac97_out_fifo
    Info (12023): Found entity 8: ac97_prc
    Info (12023): Found entity 9: ac97_rf
    Info (12023): Found entity 10: ac97_rst
    Info (12023): Found entity 11: ac97_sin
    Info (12023): Found entity 12: ac97_soc
    Info (12023): Found entity 13: ac97_sout
    Info (12023): Found entity 14: ac97_wb_if
    Info (12023): Found entity 15: ac97_top
Info (12021): Found 2 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/arith/arith.vhd
    Info (12022): Found design unit 1: arith (gaisler)
    Info (12022): Found design unit 2: arith-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/arith/mul32.vhd
    Info (12022): Found design unit 1: mul32-rtl
    Info (12023): Found entity 1: mul32
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/arith/div32.vhd
    Info (12022): Found design unit 1: div32-rtl
    Info (12023): Found entity 1: div32
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/memctrl/memctrl.vhd
    Info (12022): Found design unit 1: memctrl (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/memctrl/sdctrl.vhd
    Info (12022): Found design unit 1: sdctrl-rtl
    Info (12023): Found entity 1: sdctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/memctrl/sdctrl64.vhd
    Info (12022): Found design unit 1: sdctrl64-rtl
    Info (12023): Found entity 1: sdctrl64
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/memctrl/sdmctrl.vhd
    Info (12022): Found design unit 1: sdmctrl-rtl
    Info (12023): Found entity 1: sdmctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/memctrl/srctrl.vhd
    Info (12022): Found design unit 1: srctrl-rtl
    Info (12023): Found entity 1: srctrl
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/leon3.vhd
    Info (12022): Found design unit 1: leon3 (gaisler)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmuconfig.vhd
    Info (12022): Found design unit 1: mmuconfig (gaisler)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmuiface.vhd
    Info (12022): Found design unit 1: mmuiface (gaisler)
Info (12021): Found 2 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/libmmu.vhd
    Info (12022): Found design unit 1: libmmu (gaisler)
    Info (12022): Found design unit 2: libmmu-body
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/libiu.vhd
    Info (12022): Found design unit 1: libiu (gaisler)
Info (12021): Found 2 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/libcache.vhd
    Info (12022): Found design unit 1: libcache (gaisler)
    Info (12022): Found design unit 2: libcache-body
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/libproc3.vhd
    Info (12022): Found design unit 1: libproc3 (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/cachemem.vhd
    Info (12022): Found design unit 1: cachemem-rtl
    Info (12023): Found entity 1: cachemem
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu_icache.vhd
    Info (12022): Found design unit 1: mmu_icache-rtl
    Info (12023): Found entity 1: mmu_icache
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu_dcache.vhd
    Info (12022): Found design unit 1: mmu_dcache-rtl
    Info (12023): Found entity 1: mmu_dcache
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu_acache.vhd
    Info (12022): Found design unit 1: mmu_acache-rtl
    Info (12023): Found entity 1: mmu_acache
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmutlbcam.vhd
    Info (12022): Found design unit 1: mmutlbcam-rtl
    Info (12023): Found entity 1: mmutlbcam
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmulrue.vhd
    Info (12022): Found design unit 1: mmulrue-rtl
    Info (12023): Found entity 1: mmulrue
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmulru.vhd
    Info (12022): Found design unit 1: mmulru-rtl
    Info (12023): Found entity 1: mmulru
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmutlb.vhd
    Info (12022): Found design unit 1: mmutlb-rtl
    Info (12023): Found entity 1: mmutlb
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmutw.vhd
    Info (12022): Found design unit 1: mmutw-rtl
    Info (12023): Found entity 1: mmutw
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu.vhd
    Info (12022): Found design unit 1: mmu-rtl
    Info (12023): Found entity 1: mmu
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mmu_cache.vhd
    Info (12022): Found design unit 1: mmu_cache-rtl
    Info (12023): Found entity 1: mmu_cache
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/cpu_disasx.vhd
    Info (12022): Found design unit 1: cpu_disasx-behav
    Info (12023): Found entity 1: cpu_disasx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/iu3.vhd
    Info (12022): Found design unit 1: iu3-rtl
    Info (12023): Found entity 1: iu3
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/grfpwx.vhd
    Info (12022): Found design unit 1: grfpwx-rtl
    Info (12023): Found entity 1: grfpwx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/mfpwx.vhd
    Info (12022): Found design unit 1: mfpwx-rtl
    Info (12023): Found entity 1: mfpwx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/grlfpwx.vhd
    Info (12022): Found design unit 1: grlfpwx-rtl
    Info (12023): Found entity 1: grlfpwx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/tbufmem.vhd
    Info (12022): Found design unit 1: tbufmem-rtl
    Info (12023): Found entity 1: tbufmem
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/dsu3x.vhd
    Info (12022): Found design unit 1: dsu3x-rtl
    Info (12023): Found entity 1: dsu3x
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/dsu3.vhd
    Info (12022): Found design unit 1: dsu3-rtl
    Info (12023): Found entity 1: dsu3
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/proc3.vhd
    Info (12022): Found design unit 1: proc3-rtl
    Info (12023): Found entity 1: proc3
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/leon3s.vhd
    Info (12022): Found design unit 1: leon3s-rtl
    Info (12023): Found entity 1: leon3s
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/leon3cg.vhd
    Info (12022): Found design unit 1: leon3cg-rtl
    Info (12023): Found entity 1: leon3cg
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/irqmp.vhd
    Info (12022): Found design unit 1: irqmp-rtl
    Info (12023): Found entity 1: irqmp
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/grfpwxsh.vhd
    Info (12022): Found design unit 1: grfpwxsh-rtl
    Info (12023): Found entity 1: grfpwxsh
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/grfpushwx.vhd
    Info (12022): Found design unit 1: grfpushwx-rtl
    Info (12023): Found entity 1: grfpushwx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/leon3/leon3sh.vhd
    Info (12022): Found design unit 1: leon3sh-rtl
    Info (12023): Found entity 1: leon3sh
Info (12021): Found 2 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/misc.vhd
    Info (12022): Found design unit 1: misc (gaisler)
    Info (12022): Found design unit 2: misc-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/rstgen.vhd
    Info (12022): Found design unit 1: rstgen-rtl
    Info (12023): Found entity 1: rstgen
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/gptimer.vhd
    Info (12022): Found design unit 1: gptimer-rtl
    Info (12023): Found entity 1: gptimer
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/ahbram.vhd
    Info (12022): Found design unit 1: ahbram-rtl
    Info (12023): Found entity 1: ahbram
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/ahbdpram.vhd
    Info (12022): Found design unit 1: ahbdpram-rtl
    Info (12023): Found entity 1: ahbdpram
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/ahbtrace.vhd
    Info (12022): Found design unit 1: ahbtrace-rtl
    Info (12023): Found entity 1: ahbtrace
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/ahbtrace_mb.vhd
    Info (12022): Found design unit 1: ahbtrace_mb-rtl
    Info (12023): Found entity 1: ahbtrace_mb
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/ahbtrace_mmb.vhd
    Info (12022): Found design unit 1: ahbtrace_mmb-rtl
    Info (12023): Found entity 1: ahbtrace_mmb
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/grgpio.vhd
    Info (12022): Found design unit 1: grgpio-rtl
    Info (12023): Found entity 1: grgpio
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/ahbstat.vhd
    Info (12022): Found design unit 1: ahbstat-rtl
    Info (12023): Found entity 1: ahbstat
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/logan.vhd
    Info (12022): Found design unit 1: logan-rtl
    Info (12023): Found entity 1: logan
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/apbps2.vhd
    Info (12022): Found design unit 1: apbps2-rtl
    Info (12023): Found entity 1: apbps2
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/charrom_package.vhd
    Info (12022): Found design unit 1: charrom_package (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/charrom.vhd
    Info (12022): Found design unit 1: charrom-rtl
    Info (12023): Found entity 1: charrom
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/apbvga.vhd
    Info (12022): Found design unit 1: apbvga-rtl
    Info (12023): Found entity 1: apbvga
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/svgactrl.vhd
    Info (12022): Found design unit 1: svgactrl-rtl
    Info (12023): Found entity 1: svgactrl
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/wild.vhd
    Info (12022): Found design unit 1: Wild (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/wild2ahb.vhd
    Info (12022): Found design unit 1: Wild2AHB-RTL
    Info (12023): Found entity 1: Wild2AHB
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/grsysmon.vhd
    Info (12022): Found design unit 1: grsysmon-rtl
    Info (12023): Found entity 1: grsysmon
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/gracectrl.vhd
    Info (12022): Found design unit 1: gracectrl-rtl
    Info (12023): Found entity 1: gracectrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/grgpreg.vhd
    Info (12022): Found design unit 1: grgpreg-rtl
    Info (12023): Found entity 1: grgpreg
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/ahbmst2.vhd
    Info (12022): Found design unit 1: ahbmst2-rtl
    Info (12023): Found entity 1: ahbmst2
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/ahb_mst_iface.vhd
    Info (12022): Found design unit 1: ahb_mst_iface-rtl
    Info (12023): Found entity 1: ahb_mst_iface
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/grgprbank.vhd
    Info (12022): Found design unit 1: grgprbank-rtl
    Info (12023): Found entity 1: grgprbank
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/net/net.vhd
    Info (12022): Found design unit 1: net (gaisler)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/uart/uart.vhd
    Info (12022): Found design unit 1: uart (gaisler)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/uart/libdcom.vhd
    Info (12022): Found design unit 1: libdcom (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/uart/apbuart.vhd
    Info (12022): Found design unit 1: apbuart-rtl
    Info (12023): Found entity 1: apbuart
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/uart/dcom.vhd
    Info (12022): Found design unit 1: dcom-struct
    Info (12023): Found entity 1: dcom
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/uart/dcom_uart.vhd
    Info (12022): Found design unit 1: dcom_uart-rtl
    Info (12023): Found entity 1: dcom_uart
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/uart/ahbuart.vhd
    Info (12022): Found design unit 1: ahbuart-struct
    Info (12023): Found entity 1: ahbuart
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtag.vhd
    Info (12022): Found design unit 1: jtag (gaisler)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/libjtagcom.vhd
    Info (12022): Found design unit 1: libjtagcom (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd
    Info (12022): Found design unit 1: jtagcom-rtl
    Info (12023): Found entity 1: jtagcom
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/ahbjtag.vhd
    Info (12022): Found design unit 1: ahbjtag-struct
    Info (12023): Found entity 1: ahbjtag
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/ahbjtag_bsd.vhd
    Info (12022): Found design unit 1: ahbjtag_bsd-struct
    Info (12023): Found entity 1: ahbjtag_bsd
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/bscanregs.vhd
    Info (12022): Found design unit 1: bscanregs-hier
    Info (12023): Found entity 1: bscanregs
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/bscanregsbd.vhd
    Info (12022): Found design unit 1: bscanregsbd-rtl
    Info (12023): Found entity 1: bscanregsbd
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/greth/ethernet_mac.vhd
    Info (12022): Found design unit 1: ethernet_mac (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/greth/greth.vhd
    Info (12022): Found design unit 1: greth-rtl
    Info (12023): Found entity 1: greth
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/greth/greth_mb.vhd
    Info (12022): Found design unit 1: greth_mb-rtl
    Info (12023): Found entity 1: greth_mb
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/greth/greth_gbit.vhd
    Info (12022): Found design unit 1: greth_gbit-rtl
    Info (12023): Found entity 1: greth_gbit
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/greth/greth_gbit_mb.vhd
    Info (12022): Found design unit 1: greth_gbit_mb-rtl
    Info (12023): Found entity 1: greth_gbit_mb
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/greth/grethm.vhd
    Info (12022): Found design unit 1: grethm-rtl
    Info (12023): Found entity 1: grethm
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/usb/grusb.vhd
    Info (12022): Found design unit 1: grusb (gaisler)
Info (12021): Found 8 design units, including 4 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddrphy_wrap.vhd
    Info (12022): Found design unit 1: ddrphy_wrap-rtl
    Info (12022): Found design unit 2: ddr2phy_wrap-rtl
    Info (12022): Found design unit 3: ddr2phy_wrap_cbd-rtl
    Info (12022): Found design unit 4: ddr2phy_wrap_cbd_wo_pads-rtl
    Info (12023): Found entity 1: ddrphy_wrap
    Info (12023): Found entity 2: ddr2phy_wrap
    Info (12023): Found entity 3: ddr2phy_wrap_cbd
    Info (12023): Found entity 4: ddr2phy_wrap_cbd_wo_pads
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddrsp16a.vhd
    Info (12022): Found design unit 1: ddrsp16a-rtl
    Info (12023): Found entity 1: ddrsp16a
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddrsp32a.vhd
    Info (12022): Found design unit 1: ddrsp32a-rtl
    Info (12023): Found entity 1: ddrsp32a
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddrsp64a.vhd
    Info (12022): Found design unit 1: ddrsp64a-rtl
    Info (12023): Found entity 1: ddrsp64a
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddrspa.vhd
    Info (12022): Found design unit 1: ddrspa-rtl
    Info (12023): Found entity 1: ddrspa
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddr2spa.vhd
    Info (12022): Found design unit 1: ddr2spa-rtl
    Info (12023): Found entity 1: ddr2spa
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddr2buf.vhd
    Info (12022): Found design unit 1: ddr2buf-rtl
    Info (12023): Found entity 1: ddr2buf
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddr2spax.vhd
    Info (12022): Found design unit 1: ddr2spax-rtl
    Info (12023): Found entity 1: ddr2spax
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddr2spax_ahb.vhd
    Info (12022): Found design unit 1: ddr2spax_ahb-rtl
    Info (12023): Found entity 1: ddr2spax_ahb
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddr2spax_ddr.vhd
    Info (12022): Found design unit 1: ddr2spax_ddr-rtl
    Info (12023): Found entity 1: ddr2spax_ddr
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ata/ata.vhd
    Info (12022): Found design unit 1: ata (gaisler)
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ata/ata_inf.vhd
    Info (12022): Found design unit 1: ata_inf (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ata/atahost_amba_slave.vhd
    Info (12022): Found design unit 1: atahost_amba_slave-rtl
    Info (12023): Found entity 1: atahost_amba_slave
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ata/atahost_ahbmst.vhd
    Info (12022): Found design unit 1: atahost_ahbmst-rtl
    Info (12023): Found entity 1: atahost_ahbmst
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ata/ocidec2_amba_slave.vhd
    Info (12022): Found design unit 1: ocidec2_amba_slave-rtl
    Info (12023): Found entity 1: ocidec2_amba_slave
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ata/atactrl_nodma.vhd
    Info (12022): Found design unit 1: atactrl_nodma-rtl
    Info (12023): Found entity 1: atactrl_nodma
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ata/atactrl_dma.vhd
    Info (12022): Found design unit 1: atactrl_dma-rtl
    Info (12023): Found entity 1: atactrl_dma
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ata/atactrl.vhd
    Info (12022): Found design unit 1: atactrl-rtl
    Info (12023): Found entity 1: atactrl
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/i2c/i2c.vhd
    Info (12022): Found design unit 1: i2c (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/i2c/i2cmst.vhd
    Info (12022): Found design unit 1: i2cmst-rtl
    Info (12023): Found entity 1: i2cmst
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/i2c/i2cmst_gen.vhd
    Info (12022): Found design unit 1: i2cmst_gen-rtl
    Info (12023): Found entity 1: i2cmst_gen
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/i2c/i2cslv.vhd
    Info (12022): Found design unit 1: i2cslv-rtl
    Info (12023): Found entity 1: i2cslv
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/i2c/i2c2ahbx.vhd
    Info (12022): Found design unit 1: i2c2ahbx-rtl
    Info (12023): Found entity 1: i2c2ahbx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/i2c/i2c2ahb.vhd
    Info (12022): Found design unit 1: i2c2ahb-rtl
    Info (12023): Found entity 1: i2c2ahb
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/i2c/i2c2ahb_apb.vhd
    Info (12022): Found design unit 1: i2c2ahb_apb-rtl
    Info (12023): Found entity 1: i2c2ahb_apb
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spi.vhd
    Info (12022): Found design unit 1: spi (gaisler)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spimctrl.vhd
    Info (12022): Found design unit 1: spimctrl-rtl
    Info (12023): Found entity 1: spimctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spictrlx.vhd
    Info (12022): Found design unit 1: spictrlx-rtl
    Info (12023): Found entity 1: spictrlx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spictrl.vhd
    Info (12022): Found design unit 1: spictrl-rtl
    Info (12023): Found entity 1: spictrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spi2ahbx.vhd
    Info (12022): Found design unit 1: spi2ahbx-rtl
    Info (12023): Found entity 1: spi2ahbx
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spi2ahb.vhd
    Info (12022): Found design unit 1: spi2ahb-rtl
    Info (12023): Found entity 1: spi2ahb
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/spi/spi2ahb_apb.vhd
    Info (12022): Found design unit 1: spi2ahb_apb-rtl
    Info (12023): Found entity 1: spi2ahb_apb
Info (12021): Found 1 design units, including 0 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/esa/memoryctrl/memoryctrl.vhd
    Info (12022): Found design unit 1: memoryctrl (esa)
Info (12021): Found 2 design units, including 1 entities, in source file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/esa/memoryctrl/mctrl.vhd
    Info (12022): Found design unit 1: mctrl-rtl
    Info (12023): Found entity 1: mctrl
Info (12021): Found 1 design units, including 0 entities, in source file config.vhd
    Info (12022): Found design unit 1: config
Info (12021): Found 2 design units, including 1 entities, in source file ahbrom.vhd
    Info (12022): Found design unit 1: ahbrom-rtl
    Info (12023): Found entity 1: ahbrom
Info (12021): Found 2 design units, including 1 entities, in source file serializer.vhd
    Info (12022): Found design unit 1: serializer-rtl
    Info (12023): Found entity 1: serializer
Info (12021): Found 2 design units, including 1 entities, in source file altera_eek_clkgen.vhd
    Info (12022): Found design unit 1: altera_eek_clkgen-rtl
    Info (12023): Found entity 1: altera_eek_clkgen
Info (12021): Found 2 design units, including 1 entities, in source file leon3mp.vhd
    Info (12022): Found design unit 1: leon3mp-rtl
    Info (12023): Found entity 1: leon3mp
Info (12127): Elaborating entity "leon3mp" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(120): used implicit default value for signal "hc_i2c_sclk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(131): used implicit default value for signal "hc_aud_adclrck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(133): used implicit default value for signal "hc_aud_daclrck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(134): used implicit default value for signal "hc_aud_dacdat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(135): used implicit default value for signal "hc_aud_bclk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(136): used implicit default value for signal "hc_aud_xck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at leon3mp.vhd(217): object "vcc" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(220): used implicit default value for signal "wpo" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(232): used implicit default value for signal "tck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(232): used implicit default value for signal "tms" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at leon3mp.vhd(232): used implicit default value for signal "tdi" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at leon3mp.vhd(232): object "tdo" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at leon3mp.vhd(242): object "rawrstn" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at leon3mp.vhd(259): object "gpioo" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at leon3mp.vhd(289): object "vgao" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at leon3mp.vhd(292): object "vgaclk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at leon3mp.vhd(293): object "vgaclk3x" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "hc_tx_d" at leon3mp.vhd(145)
Warning (10873): Using initial value X (don't care) for net "hc_vga_data" at leon3mp.vhd(167)
Warning (10873): Using initial value X (don't care) for net "memi.sd" at leon3mp.vhd(218)
Warning (10873): Using initial value X (don't care) for net "memi.cb" at leon3mp.vhd(218)
Warning (10873): Using initial value X (don't care) for net "memi.scb" at leon3mp.vhd(218)
Warning (10873): Using initial value X (don't care) for net "memi.edac" at leon3mp.vhd(218)
Warning (10873): Using initial value X (don't care) for net "cgi.clksel" at leon3mp.vhd(243)
Warning (10873): Using initial value X (don't care) for net "gpti.wdogen" at leon3mp.vhd(257)
Warning (10873): Using initial value X (don't care) for net "gpioi.din[31..5]" at leon3mp.vhd(258)
Warning (10873): Using initial value X (don't care) for net "gpioi.sig_in" at leon3mp.vhd(258)
Warning (10873): Using initial value X (don't care) for net "gpioi.sig_en" at leon3mp.vhd(258)
Warning (10873): Using initial value X (don't care) for net "spii.astart" at leon3mp.vhd(267)
Warning (10873): Using initial value X (don't care) for net "lcdspii.sck" at leon3mp.vhd(281)
Warning (10873): Using initial value X (don't care) for net "lcdspii.astart" at leon3mp.vhd(281)
Warning (10873): Using initial value X (don't care) for net "hc_tx_en" at leon3mp.vhd(149)
Warning (10873): Using initial value X (don't care) for net "hc_mdc" at leon3mp.vhd(155)
Warning (10873): Using initial value X (don't care) for net "hc_eth_reset_n" at leon3mp.vhd(156)
Warning (10873): Using initial value X (don't care) for net "hc_vga_clock" at leon3mp.vhd(168)
Warning (10873): Using initial value X (don't care) for net "hc_vga_hs" at leon3mp.vhd(169)
Warning (10873): Using initial value X (don't care) for net "hc_vga_vs" at leon3mp.vhd(170)
Warning (10873): Using initial value X (don't care) for net "hc_vga_blank" at leon3mp.vhd(171)
Warning (10873): Using initial value X (don't care) for net "hc_vga_sync" at leon3mp.vhd(172)
Info (12128): Elaborating entity "clkpad" for hierarchy "clkpad:clk_pad"
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkgen0"
Warning (10873): Using initial value X (don't care) for net "clk4x" at clkgen.vhd(58)
Warning (10873): Using initial value X (don't care) for net "clk1xu" at clkgen.vhd(59)
Warning (10873): Using initial value X (don't care) for net "clk2xu" at clkgen.vhd(60)
Warning (10873): Using initial value X (don't care) for net "clkb" at clkgen.vhd(61)
Warning (10873): Using initial value X (don't care) for net "clkc" at clkgen.vhd(62)
Info (12128): Elaborating entity "clkgen_cycloneiii" for hierarchy "clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v"
Info (12128): Elaborating entity "cyclone3_pll" for hierarchy "clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0"
Warning (287013): Variable or input pin "clkena" is defined but never used
Info (12130): Elaborated megafunction instantiation "clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0"
Info (12133): Instantiated megafunction "clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "operation_mode" = "ZERO_DELAY_BUFFER"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk2_multiply_by" = "10"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "port_clkena0" = "PORT_CONNECTIVITY"
    Info (12134): Parameter "port_clkena1" = "PORT_CONNECTIVITY"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_9m31.tdf
    Info (12023): Found entity 1: altpll_9m31
Info (12128): Elaborating entity "altpll_9m31" for hierarchy "clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0|altpll_9m31:auto_generated"
Info (12128): Elaborating entity "outpad" for hierarchy "outpad:ssrclk_pad"
Warning (10036): Verilog HDL or VHDL warning at outpad.vhd(40): object "gnd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at outpad.vhd(40): object "vcc" assigned a value but never read
Info (12128): Elaborating entity "rstgen" for hierarchy "rstgen:rst0"
Info (12128): Elaborating entity "ahbctrl" for hierarchy "ahbctrl:ahb0"
Warning (10036): Verilog HDL or VHDL warning at ahbctrl.vhd(338): object "rsplitin" assigned a value but never read
Warning (10027): Verilog HDL or VHDL warning at the ahbctrl.vhd(553): index expression is not wide enough to address all of the elements in the array
Info (12128): Elaborating entity "leon3s" for hierarchy "leon3s:\l3:cpu:0:u0"
Warning (10036): Verilog HDL or VHDL warning at leon3s.vhd(227): object "holdn" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at leon3s.vhd(235): object "fpi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at leon3s.vhd(237): object "cpi" assigned a value but never read
Info (12128): Elaborating entity "proc3" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0"
Info (12128): Elaborating entity "iu3" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0"
Warning (10036): Verilog HDL or VHDL warning at iu3.vhd(2372): object "de_branch_address" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at iu3.vhd(2384): object "ex_link_pc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at iu3.vhd(2390): object "ex_load" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at iu3.vhd(2171): object "op2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at iu3.vhd(922): object "fpop" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at iu3.vhd(1158): object "rs1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at iu3.vhd(1161): object "call_hold" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at iu3.vhd(1162): object "lddlock" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at iu3.vhd(1283): object "op" assigned a value but never read
Info (12128): Elaborating entity "mul32" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0"
Info (12128): Elaborating entity "techmult" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616"
Warning (10036): Verilog HDL or VHDL warning at techmult.vhd(54): object "gnd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at techmult.vhd(54): object "vcc" assigned a value but never read
Info (12128): Elaborating entity "gen_mult_pipe" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm"
Info (12128): Elaborating entity "div32" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0"
Info (12128): Elaborating entity "mmu_cache" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu"
Info (12128): Elaborating entity "mmu_icache" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0"
Warning (10036): Verilog HDL or VHDL warning at mmu_icache.vhd(200): object "cl" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_icache.vhd(218): object "nlastline" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_icache.vhd(227): object "tparerr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_icache.vhd(239): object "pftag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_icache.vhd(241): object "mmuici_su" assigned a value but never read
Warning (10027): Verilog HDL or VHDL warning at the mmu_icache.vhd(510): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the mmu_icache.vhd(511): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the mmu_icache.vhd(541): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the mmu_icache.vhd(545): index expression is not wide enough to address all of the elements in the array
Warning (10873): Using initial value X (don't care) for net "ictrl:tag[2..3]" at mmu_icache.vhd(236)
Info (12128): Elaborating entity "mmu_dcache" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0"
Warning (10036): Verilog HDL or VHDL warning at mmu_dcache.vhd(274): object "ch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_dcache.vhd(275): object "cl" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_dcache.vhd(293): object "align_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_dcache.vhd(294): object "align_datav" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_dcache.vhd(295): object "rdata" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_dcache.vhd(310): object "lramrd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmu_dcache.vhd(347): object "su" assigned a value but never read
Warning (10027): Verilog HDL or VHDL warning at the mmu_dcache.vhd(1348): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the mmu_dcache.vhd(1349): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the mmu_dcache.vhd(1358): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the mmu_dcache.vhd(1359): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the mmu_dcache.vhd(1363): index expression is not wide enough to address all of the elements in the array
Warning (10037): Verilog HDL or VHDL warning at mmu_dcache.vhd(1373): conditional expression evaluates to a constant
Info (12128): Elaborating entity "mmu_acache" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_acache:a0"
Warning (10036): Verilog HDL or VHDL warning at mmu_acache.vhd(96): object "r2in" assigned a value but never read
Info (12128): Elaborating entity "mmu" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0"
Info (12128): Elaborating entity "mmutlb" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0"
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(120): object "lrui" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mmutlb.vhd(121): used implicit default value for signal "lruo" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(141): object "tlbcam_trans_op" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(143): object "tlbcam_flush_op" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(147): object "twi_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(155): object "lrui_touch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(157): object "lrui_pos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(180): object "tWLVL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(181): object "twPTE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(192): object "i_reppos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(199): object "savewalk" assigned a value but never read
Info (12128): Elaborating entity "mmutlbcam" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0"
Warning (10036): Verilog HDL or VHDL warning at mmutlbcam.vhd(73): object "bet_decode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlbcam.vhd(74): object "ref" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlbcam.vhd(74): object "modified" assigned a value but never read
Info (12128): Elaborating entity "syncram" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram"
Info (12128): Elaborating entity "altera_syncram" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0"
Info (12128): Elaborating entity "altera_syncram_dp" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0"
Info (12130): Elaborated megafunction instantiation "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0"
Info (12133): Instantiated megafunction "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0" with the following parameter:
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_b" = "30"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q6r.tdf
    Info (12023): Found entity 1: altsyncram_q6r
Info (12128): Elaborating entity "altsyncram_q6r" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated"
Info (12128): Elaborating entity "mmutlb" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0"
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(120): object "lrui" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mmutlb.vhd(121): used implicit default value for signal "lruo" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(141): object "tlbcam_trans_op" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(143): object "tlbcam_flush_op" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(147): object "twi_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(155): object "lrui_touch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(157): object "lrui_pos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(180): object "tWLVL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(181): object "twPTE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(192): object "i_reppos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlb.vhd(199): object "savewalk" assigned a value but never read
Info (12128): Elaborating entity "mmutlbcam" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0"
Warning (10036): Verilog HDL or VHDL warning at mmutlbcam.vhd(73): object "bet_decode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlbcam.vhd(74): object "ref" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutlbcam.vhd(74): object "modified" assigned a value but never read
Info (12128): Elaborating entity "mmutw" for hierarchy "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0"
Warning (10036): Verilog HDL or VHDL warning at mmutw.vhd(94): object "pte" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutw.vhd(95): object "goon" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmutw.vhd(95): object "found" assigned a value but never read
Info (12128): Elaborating entity "regfile_3p" for hierarchy "leon3s:\l3:cpu:0:u0|regfile_3p:rf0"
Info (12128): Elaborating entity "syncram_2p" for hierarchy "leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0"
Info (12128): Elaborating entity "altera_syncram_dp" for hierarchy "leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12130): Elaborated megafunction instantiation "leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12133): Instantiated megafunction "leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0" with the following parameter:
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_87r.tdf
    Info (12023): Found entity 1: altsyncram_87r
Info (12128): Elaborating entity "altsyncram_87r" for hierarchy "leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated"
Info (12128): Elaborating entity "cachemem" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0"
Warning (10036): Verilog HDL or VHDL warning at cachemem.vhd(121): object "ildaddr" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at cachemem.vhd(127): used implicit default value for signal "ildataout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at cachemem.vhd(137): object "ldaddr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cachemem.vhd(141): object "dtdatain3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cachemem.vhd(142): object "dtdatainu" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cachemem.vhd(148): object "lddatain" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at cachemem.vhd(148): used implicit default value for signal "ldataout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at cachemem.vhd(155): object "dtwrite3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cachemem.vhd(158): object "vcc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cachemem.vhd(158): object "gnd" assigned a value but never read
Info (12128): Elaborating entity "syncram" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0"
Info (12128): Elaborating entity "altera_syncram" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0"
Info (12128): Elaborating entity "altera_syncram_dp" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0"
Info (12130): Elaborated megafunction instantiation "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0"
Info (12133): Instantiated megafunction "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0" with the following parameter:
    Info (12134): Parameter "width_a" = "37"
    Info (12134): Parameter "width_b" = "37"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g7r.tdf
    Info (12023): Found entity 1: altsyncram_g7r
Info (12128): Elaborating entity "altsyncram_g7r" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated"
Info (12128): Elaborating entity "syncram" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0"
Info (12128): Elaborating entity "altera_syncram" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0"
Info (12128): Elaborating entity "altera_syncram_dp" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0"
Info (12130): Elaborated megafunction instantiation "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0"
Info (12133): Instantiated megafunction "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0" with the following parameter:
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q9r.tdf
    Info (12023): Found entity 1: altsyncram_q9r
Info (12128): Elaborating entity "altsyncram_q9r" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated"
Info (12128): Elaborating entity "syncram_dp" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0"
Info (12128): Elaborating entity "altera_syncram_dp" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12130): Elaborated megafunction instantiation "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12133): Instantiated megafunction "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0" with the following parameter:
    Info (12134): Parameter "width_a" = "33"
    Info (12134): Parameter "width_b" = "33"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a7r.tdf
    Info (12023): Found entity 1: altsyncram_a7r
Info (12128): Elaborating entity "altsyncram_a7r" for hierarchy "leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated"
Info (12128): Elaborating entity "tbufmem" for hierarchy "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0"
Info (12128): Elaborating entity "syncram64" for hierarchy "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0"
Info (12128): Elaborating entity "syncram" for hierarchy "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0"
Info (12128): Elaborating entity "altera_syncram" for hierarchy "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0"
Info (12128): Elaborating entity "altera_syncram_dp" for hierarchy "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0"
Info (12130): Elaborated megafunction instantiation "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0"
Info (12133): Instantiated megafunction "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0" with the following parameter:
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_67r.tdf
    Info (12023): Found entity 1: altsyncram_67r
Info (12128): Elaborating entity "altsyncram_67r" for hierarchy "leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated"
Info (12128): Elaborating entity "outpad" for hierarchy "outpad:\l3:errorn_pad"
Warning (10036): Verilog HDL or VHDL warning at outpad.vhd(40): object "gnd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at outpad.vhd(40): object "vcc" assigned a value but never read
Info (12128): Elaborating entity "dsu3" for hierarchy "dsu3:\l3:dsugen:dsu0"
Info (12128): Elaborating entity "dsu3x" for hierarchy "dsu3:\l3:dsugen:dsu0|dsu3x:x0"
Warning (10036): Verilog HDL or VHDL warning at dsu3x.vhd(159): object "rhin" assigned a value but never read
Info (12128): Elaborating entity "inpad" for hierarchy "inpad:\l3:dsugen:dsubre_pad"
Info (12128): Elaborating entity "ahbjtag" for hierarchy "ahbjtag:\ahbjtaggen0:ahbjtag0"
Info (12128): Elaborating entity "ahbmst" for hierarchy "ahbjtag:\ahbjtaggen0:ahbjtag0|ahbmst:ahbmst0"
Info (12128): Elaborating entity "tap" for hierarchy "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0"
Info (12128): Elaborating entity "altera_tap" for hierarchy "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0"
Warning (10541): VHDL Signal Declaration warning at tap_altera_mf.vhd(52): used implicit default value for signal "ir0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0"
Info (12130): Elaborated megafunction instantiation "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0"
Info (12133): Instantiated megafunction "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "8"
    Info (12134): Parameter "sld_sim_action" = "UNUSED"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst"
Info (12131): Elaborated megafunction instantiation "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0"
Info (12128): Elaborating entity "jtagcom" for hierarchy "ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0"
Info (12128): Elaborating entity "mctrl" for hierarchy "mctrl:\mg2:sr1"
Warning (10036): Verilog HDL or VHDL warning at mctrl.vhd(199): object "sdi" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mctrl.vhd(204): used implicit default value for signal "rrsbdrive" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mctrl.vhd(231): object "csen" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mctrl.vhd(238): object "merrtype" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mctrl.vhd(252): object "hburst" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mctrl.vhd(257): object "bdrive_sel" assigned a value but never read
Warning (10037): Verilog HDL or VHDL warning at mctrl.vhd(913): conditional expression evaluates to a constant
Warning (10873): Using initial value X (don't care) for net "rrsbdrive" at mctrl.vhd(204)
Info (12128): Elaborating entity "outpadv" for hierarchy "outpadv:\mgpads:addr_pad"
Info (12128): Elaborating entity "outpadv" for hierarchy "outpadv:\mgpads:ssram_rwen_pad"
Info (12128): Elaborating entity "iopadvv" for hierarchy "iopadvv:\mgpads:data_pad"
Info (12128): Elaborating entity "iopad" for hierarchy "iopadvv:\mgpads:data_pad|iopad:\v:31:x0"
Info (12128): Elaborating entity "ddrspa" for hierarchy "ddrspa:\ddrsp0:ddrc0"
Info (12128): Elaborating entity "ddrphy_wrap" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0"
Warning (10873): Using initial value X (don't care) for net "sdi.datavalid" at ddrphy_wrap.vhd(67)
Info (12128): Elaborating entity "ddrphy" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0"
Info (12128): Elaborating entity "cycloneiii_ddr_phy" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0"
Warning (10036): Verilog HDL or VHDL warning at ddr_phy_cycloneiii.vhd(156): object "vcc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_phy_cycloneiii.vhd(158): object "clk270r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_phy_cycloneiii.vhd(164): object "phasedone" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at ddr_phy_cycloneiii.vhd(178): used implicit default value for signal "r" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ddr_phy_cycloneiii.vhd(179): used implicit default value for signal "rp" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at ddr_phy_cycloneiii.vhd(251): signal "lockl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "apll" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "20"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "20"
    Info (12134): Parameter "clk1_phase_shift" = "2500"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "20"
    Info (12134): Parameter "clk2_phase_shift" = "5000"
    Info (12134): Parameter "clk3_divide_by" = "10"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "20"
    Info (12134): Parameter "clk3_phase_shift" = "7500"
    Info (12134): Parameter "clk4_divide_by" = "10"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "20"
    Info (12134): Parameter "clk4_phase_shift" = "2500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=apll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "Fast"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
Info (12021): Found 4 design units, including 4 entities, in source file db/apll_altpll.v
    Info (12023): Found entity 1: apll_altpll_dyn_phase_le
    Info (12023): Found entity 2: apll_altpll_dyn_phase_le1
    Info (12023): Found entity 3: apll_altpll_dyn_phase_le12
    Info (12023): Found entity 4: apll_altpll
Info (12128): Elaborating entity "apll_altpll" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated"
Info (12128): Elaborating entity "apll_altpll_dyn_phase_le" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le:altpll_dyn_phase_le2"
Info (12128): Elaborating entity "apll_altpll_dyn_phase_le1" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le1:altpll_dyn_phase_le4"
Info (12128): Elaborating entity "apll_altpll_dyn_phase_le12" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le12:altpll_dyn_phase_le5"
Info (12128): Elaborating entity "aclkout" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|aclkout:\ddrclocks:0:ddrclk_pad"
Info (12128): Elaborating entity "actrlout" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_csn_pad"
Info (12128): Elaborating entity "actrlout" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_cke_pad"
Info (12128): Elaborating entity "adqsout" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqsout:\dqsgen:0:dqs_out_pad"
Warning (10541): VHDL Signal Declaration warning at adqsout.vhd(17): used implicit default value for signal "dqsn_pad" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at adqsout.vhd(83): object "dqs_oe_n" assigned a value but never read
Info (12128): Elaborating entity "admout" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|admout:\dmgen:0:ddr_dm_pad"
Info (12128): Elaborating entity "adqin" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad"
Warning (10036): Verilog HDL or VHDL warning at adqin.vhd(54): object "vcc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adqin.vhd(55): object "gnd" assigned a value but never read
Info (12128): Elaborating entity "altddio_in" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component"
Info (12130): Elaborated megafunction instantiation "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component"
Info (12133): Instantiated megafunction "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_input_clocks" = "off"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "off"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_vff.tdf
    Info (12023): Found entity 1: ddio_in_vff
Info (12128): Elaborating entity "ddio_in_vff" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated"
Info (12128): Elaborating entity "adqout" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:0:dq_out_pad"
Warning (10036): Verilog HDL or VHDL warning at adqout.vhd(94): object "dq_oe_reg_n" assigned a value but never read
Info (12128): Elaborating entity "ddrsp16a" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc"
Warning (10036): Verilog HDL or VHDL warning at ddrsp16a.vhd(187): object "rwrite" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddrsp16a.vhd(191): object "waddr2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddrsp16a.vhd(314): object "bdrive" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "sdo.nbdrive" at ddrsp16a.vhd(65)
Info (12128): Elaborating entity "syncram_2p" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff"
Info (12128): Elaborating entity "altera_syncram_dp" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12130): Elaborated megafunction instantiation "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12133): Instantiated megafunction "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0" with the following parameter:
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_47r.tdf
    Info (12023): Found entity 1: altsyncram_47r
Info (12128): Elaborating entity "altsyncram_47r" for hierarchy "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated"
Info (12128): Elaborating entity "apbctrl" for hierarchy "apbctrl:apb0"
Info (12128): Elaborating entity "apbuart" for hierarchy "apbuart:\ua1:uart1"
Info (12128): Elaborating entity "irqmp" for hierarchy "irqmp:\irqctrl:irqctrl0"
Warning (10036): Verilog HDL or VHDL warning at irqmp.vhd(105): object "r2in" assigned a value but never read
Info (12128): Elaborating entity "gptimer" for hierarchy "gptimer:\gpt:timer0"
Info (12128): Elaborating entity "grgpio" for hierarchy "grgpio:\gpio0:grgpio0"
Info (12128): Elaborating entity "apbps2" for hierarchy "apbps2:\ps2:ps20"
Info (12128): Elaborating entity "i2cmst" for hierarchy "i2cmst:\i2cm:i2c0"
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl"
Info (12128): Elaborating entity "spictrl" for hierarchy "spictrl:\spic:spi1"
Info (12128): Elaborating entity "spictrlx" for hierarchy "spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc"
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(489): object "rx_di" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(489): object "tx_di" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(490): object "rx_ra" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(490): object "rx_wa" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(490): object "tx_ra" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(490): object "tx_wa" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(491): object "rx_read" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(491): object "tx_read" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(491): object "rx_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(491): object "tx_write" assigned a value but never read
Warning (10542): VHDL Variable Declaration warning at spictrlx.vhd(439): used initial value expression for variable "length" because variable was never assigned a value
Info (12128): Elaborating entity "svgactrl" for hierarchy "svgactrl:\lcd:lcd0"
Warning (10036): Verilog HDL or VHDL warning at svgactrl.vhd(198): object "vcc" assigned a value but never read
Info (12128): Elaborating entity "syncram_2p" for hierarchy "svgactrl:\lcd:lcd0|syncram_2p:ram0"
Info (12128): Elaborating entity "altera_syncram_dp" for hierarchy "svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12130): Elaborated megafunction instantiation "svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12133): Instantiated megafunction "svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0" with the following parameter:
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7r.tdf
    Info (12023): Found entity 1: altsyncram_b7r
Info (12128): Elaborating entity "altsyncram_b7r" for hierarchy "svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_b7r:auto_generated"
Info (12128): Elaborating entity "syncram_2p" for hierarchy "svgactrl:\lcd:lcd0|syncram_2p:clutram"
Info (12128): Elaborating entity "altera_syncram_dp" for hierarchy "svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12130): Elaborated megafunction instantiation "svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0"
Info (12133): Instantiated megafunction "svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0" with the following parameter:
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7r.tdf
    Info (12023): Found entity 1: altsyncram_c7r
Info (12128): Elaborating entity "altsyncram_c7r" for hierarchy "svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_c7r:auto_generated"
Info (12128): Elaborating entity "ahbmst" for hierarchy "svgactrl:\lcd:lcd0|ahbmst:ahb_master"
Info (12128): Elaborating entity "serializer" for hierarchy "serializer:\lcd:lcdser0"
Info (12128): Elaborating entity "altera_eek_clkgen" for hierarchy "altera_eek_clkgen:\lcd:lcdclkgen"
Info (12128): Elaborating entity "altpll" for hierarchy "altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0"
Warning (287013): Variable or input pin "clkena" is defined but never used
Info (12130): Elaborated megafunction instantiation "altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0"
Info (12133): Instantiated megafunction "altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "clk0_multiply_by" = "166"
    Info (12134): Parameter "clk0_divide_by" = "250"
    Info (12134): Parameter "clk1_multiply_by" = "498"
    Info (12134): Parameter "clk1_divide_by" = "250"
    Info (12134): Parameter "clk2_multiply_by" = "9"
    Info (12134): Parameter "clk2_divide_by" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "27"
    Info (12134): Parameter "clk3_divide_by" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_r971.tdf
    Info (12023): Found entity 1: altpll_r971
Info (12128): Elaborating entity "altpll_r971" for hierarchy "altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0|altpll_r971:auto_generated"
Info (12128): Elaborating entity "outpadv" for hierarchy "outpadv:\lcd:lcd_video_out_pad"
Info (12128): Elaborating entity "spictrl" for hierarchy "spictrl:\touch3wire:touch3spi1"
Info (12128): Elaborating entity "spictrlx" for hierarchy "spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc"
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(489): object "rx_di" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(489): object "tx_di" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(490): object "rx_ra" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(490): object "rx_wa" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(490): object "tx_ra" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(490): object "tx_wa" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(491): object "rx_read" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(491): object "tx_read" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(491): object "rx_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spictrlx.vhd(491): object "tx_write" assigned a value but never read
Warning (10542): VHDL Variable Declaration warning at spictrlx.vhd(439): used initial value expression for variable "length" because variable was never assigned a value
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "altera_eek_clkgen:\lcd:lcdclkgen|clkout[3]"
        Warning (14320): Synthesized away node "altera_eek_clkgen:\lcd:lcdclkgen|clkout[2]"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13005): Duplicate registers merged to single register
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm|Mult0"
Info (12130): Elaborated megafunction instantiation "leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v4t.tdf
    Info (12023): Found entity 1: mult_v4t
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 3 WYSIWYG logic cells and I/Os untouched
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "hc_sd_dat3" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "hc_i2c_sdat" has no driver
    Warning (13040): Bidir "hc_td_d[0]" has no driver
    Warning (13040): Bidir "hc_td_d[1]" has no driver
    Warning (13040): Bidir "hc_td_d[2]" has no driver
    Warning (13040): Bidir "hc_td_d[3]" has no driver
    Warning (13040): Bidir "hc_td_d[4]" has no driver
    Warning (13040): Bidir "hc_td_d[5]" has no driver
    Warning (13040): Bidir "hc_td_d[6]" has no driver
    Warning (13040): Bidir "hc_td_d[7]" has no driver
    Warning (13040): Bidir "hc_mdio" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13086): Performing gate-level register retiming
Info (13093): Not allowed to move 648 registers
    Info (13094): Not allowed to move at least 19 registers because they are in a sequence of registers directly fed by input pins
    Info (13095): Not allowed to move at least 85 registers because they feed output pins directly
    Info (13098): Not allowed to move at least 260 registers because they are fed by registers in a different clock domain
    Info (13099): Not allowed to move at least 177 registers because they feed registers in a different clock domain
    Info (13100): Not allowed to move at least 4 registers because they feed clock or asynchronous control signals of other registers
    Info (13101): Not allowed to move at least 103 registers due to user assignments
Info (13089): The Quartus II software applied gate-level register retiming to 1 clock domains
    Info (13092): The Quartus II software applied gate-level register retiming to clock "clkml": created 2 new registers, removed 0 registers, left 185 registers untouched
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "hc_sd_dat3~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ssram_adscn" is stuck at GND
    Warning (13410): Pin "hc_i2c_sclk" is stuck at GND
    Warning (13410): Pin "hc_td_reset" is stuck at GND
    Warning (13410): Pin "hc_aud_adclrck" is stuck at GND
    Warning (13410): Pin "hc_aud_daclrck" is stuck at GND
    Warning (13410): Pin "hc_aud_dacdat" is stuck at GND
    Warning (13410): Pin "hc_aud_bclk" is stuck at GND
    Warning (13410): Pin "hc_aud_xck" is stuck at GND
    Warning (13410): Pin "hc_tx_d[0]" is stuck at GND
    Warning (13410): Pin "hc_tx_d[1]" is stuck at GND
    Warning (13410): Pin "hc_tx_d[2]" is stuck at GND
    Warning (13410): Pin "hc_tx_d[3]" is stuck at GND
    Warning (13410): Pin "hc_tx_en" is stuck at GND
    Warning (13410): Pin "hc_mdc" is stuck at GND
    Warning (13410): Pin "hc_eth_reset_n" is stuck at GND
    Warning (13410): Pin "hc_vga_data[0]" is stuck at GND
    Warning (13410): Pin "hc_vga_data[1]" is stuck at GND
    Warning (13410): Pin "hc_vga_data[2]" is stuck at GND
    Warning (13410): Pin "hc_vga_data[3]" is stuck at GND
    Warning (13410): Pin "hc_vga_data[4]" is stuck at GND
    Warning (13410): Pin "hc_vga_data[5]" is stuck at GND
    Warning (13410): Pin "hc_vga_data[6]" is stuck at GND
    Warning (13410): Pin "hc_vga_data[7]" is stuck at GND
    Warning (13410): Pin "hc_vga_data[8]" is stuck at GND
    Warning (13410): Pin "hc_vga_data[9]" is stuck at GND
    Warning (13410): Pin "hc_vga_clock" is stuck at GND
    Warning (13410): Pin "hc_vga_hs" is stuck at GND
    Warning (13410): Pin "hc_vga_vs" is stuck at GND
    Warning (13410): Pin "hc_vga_blank" is stuck at GND
    Warning (13410): Pin "hc_vga_sync" is stuck at GND
Info (17049): 25 registers lost all their fanouts during netlist optimizations. The first 25 are displayed below.
    Info (17050): Register "mctrl:\mg2:sr1|r.echeck" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.address[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|r.pflushr" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ahbctrl:ahb0|r.htrans[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|r.splt_is1.op.trans_op" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.rd8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.cks" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.srr1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mctrl:\mg2:sr1|r.bstate.bread8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "mctrl:\mg2:sr1|r.bstate.bwrite8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0|r.state.pte" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate.match" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate.flush" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate.diag" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|r.s2_tlbstate.dofault" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate.match" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate.flush" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate.diag" lost all its fanouts during netlist optimizations.
    Info (17050): Register "leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|r.s2_tlbstate.dofault" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cmstate.ext" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.cmstate.leadout" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate.midle" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate.active" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate.ext" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.mstate.leadout" lost all its fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le:altpll_dyn_phase_le2|wire_le_comb6_combout"
    Info (17048): Logic cell "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|wire_le_comb7_combout"
    Info (17048): Logic cell "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le12:altpll_dyn_phase_le5|wire_le_comb8_combout"
    Info (17048): Logic cell "lcdclk3x"
    Info (17048): Logic cell "lcdclk"
    Info (17048): Logic cell "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|remap_decoy_le3a_0"
    Info (17048): Logic cell "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|remap_decoy_le3a_1"
    Info (17048): Logic cell "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|remap_decoy_le3a_2"
Warning (15899): PLL "clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0|altpll_9m31:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (15899): PLL "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (15908): PLL "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|pll1" has scan reconfiguration ports connected, but PLL scan reconfiguration is not being used (since port SCANDATA is not connected)
    Warning (15909): PLL "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|pll1" has port SCANCLK connected when PLL scan reconfiguration is not being used
Warning (15899): PLL "altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0|altpll_r971:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:08
Info (144001): Generated suppressed messages file /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0|altpll_9m31:auto_generated|pll1"
    Info (16011): Adding node "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|pll1"
    Info (16011): Adding node "altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0|altpll_r971:auto_generated|pll1"
    Info (16011): Adding node "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le:altpll_dyn_phase_le2|le_comb6"
    Info (16011): Adding node "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|le_comb7"
    Info (16011): Adding node "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le12:altpll_dyn_phase_le5|le_comb8"
    Info (16011): Adding node "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|remap_decoy_le3a_0"
    Info (16011): Adding node "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|remap_decoy_le3a_1"
    Info (16011): Adding node "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|remap_decoy_le3a_2"
Warning (15899): PLL "clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0|altpll_9m31:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (15899): PLL "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (15908): PLL "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|pll1" has scan reconfiguration ports connected, but PLL scan reconfiguration is not being used (since port SCANDATA is not connected)
    Warning (15909): PLL "ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|pll1" has port SCANCLK connected when PLL scan reconfiguration is not being used
Warning (15899): PLL "altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0|altpll_r971:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "hc_td_hs"
    Warning (15610): No output dependent on input pin "hc_td_vs"
    Warning (15610): No output dependent on input pin "hc_td_27mhz"
    Warning (15610): No output dependent on input pin "hc_aud_adcdat"
    Warning (15610): No output dependent on input pin "hc_rx_d[0]"
    Warning (15610): No output dependent on input pin "hc_rx_d[1]"
    Warning (15610): No output dependent on input pin "hc_rx_d[2]"
    Warning (15610): No output dependent on input pin "hc_rx_d[3]"
    Warning (15610): No output dependent on input pin "hc_tx_clk"
    Warning (15610): No output dependent on input pin "hc_rx_clk"
    Warning (15610): No output dependent on input pin "hc_rx_dv"
    Warning (15610): No output dependent on input pin "hc_rx_crs"
    Warning (15610): No output dependent on input pin "hc_rx_err"
    Warning (15610): No output dependent on input pin "hc_rx_col"
Info (21057): Implemented 20207 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 19181 logic cells
    Info (21064): Implemented 768 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 264 warnings
    Info: Peak virtual memory: 570 megabytes
    Info: Processing ended: Sun Feb  5 18:47:16 2012
    Info: Elapsed time: 00:02:46
    Info: Total CPU time (on all processors): 00:02:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.map.smsg.


