<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ADDER4B.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_full_adder.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="four_bit_full_adder.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="four_bit_full_adder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_full_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="four_bit_full_adder.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_full_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_full_adder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_full_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="four_bit_full_adder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_full_adder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="four_bit_full_adder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="four_bit_full_adder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="four_bit_full_adder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_full_adder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="four_bit_full_adder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_full_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_full_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="four_bit_full_adder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="four_bit_full_adder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="four_bit_full_adder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_full_adder.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="four_bit_full_adder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_full_adder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_full_adder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_full_adder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_full_adder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_full_adder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="four_bit_full_adder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_full_adder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_full_adder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="four_bit_full_adder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="four_bit_full_adder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_full_adder_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="four_bit_full_adder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="four_bit_full_adder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_full_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1602765524" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1602765524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602765524" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9017386438878173042" xil_pn:start_ts="1602765524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602765524" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7852919222252712142" xil_pn:start_ts="1602765524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602765524" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1602765524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602765524" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4511194817820844802" xil_pn:start_ts="1602765524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602765822" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6505532495323698189" xil_pn:start_ts="1602765822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602765822" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6607223695926734040" xil_pn:start_ts="1602765822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602769884" xil_pn:in_ck="2896097399302718483" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-516006171018431382" xil_pn:start_ts="1602769878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder.lso"/>
      <outfile xil_pn:name="four_bit_full_adder.ngc"/>
      <outfile xil_pn:name="four_bit_full_adder.ngr"/>
      <outfile xil_pn:name="four_bit_full_adder.prj"/>
      <outfile xil_pn:name="four_bit_full_adder.stx"/>
      <outfile xil_pn:name="four_bit_full_adder.syr"/>
      <outfile xil_pn:name="four_bit_full_adder.xst"/>
      <outfile xil_pn:name="four_bit_full_adder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1602770130" xil_pn:in_ck="-8590877052494201289" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1409183880831855789" xil_pn:start_ts="1602770130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602770135" xil_pn:in_ck="6199198293140129800" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4817637678118628164" xil_pn:start_ts="1602770130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder.bld"/>
      <outfile xil_pn:name="four_bit_full_adder.ngd"/>
      <outfile xil_pn:name="four_bit_full_adder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602770141" xil_pn:in_ck="7471002043545337577" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3453347932096072003" xil_pn:start_ts="1602770135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder.pcf"/>
      <outfile xil_pn:name="four_bit_full_adder_map.map"/>
      <outfile xil_pn:name="four_bit_full_adder_map.mrp"/>
      <outfile xil_pn:name="four_bit_full_adder_map.ncd"/>
      <outfile xil_pn:name="four_bit_full_adder_map.ngm"/>
      <outfile xil_pn:name="four_bit_full_adder_map.xrpt"/>
      <outfile xil_pn:name="four_bit_full_adder_summary.xml"/>
      <outfile xil_pn:name="four_bit_full_adder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602770150" xil_pn:in_ck="-2963429310556572446" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="6836792358010065007" xil_pn:start_ts="1602770141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder.ncd"/>
      <outfile xil_pn:name="four_bit_full_adder.pad"/>
      <outfile xil_pn:name="four_bit_full_adder.par"/>
      <outfile xil_pn:name="four_bit_full_adder.ptwx"/>
      <outfile xil_pn:name="four_bit_full_adder.unroutes"/>
      <outfile xil_pn:name="four_bit_full_adder.xpi"/>
      <outfile xil_pn:name="four_bit_full_adder_pad.csv"/>
      <outfile xil_pn:name="four_bit_full_adder_pad.txt"/>
      <outfile xil_pn:name="four_bit_full_adder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602770157" xil_pn:in_ck="-8590877052494208914" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="7921605576690032156" xil_pn:start_ts="1602770150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder.bgn"/>
      <outfile xil_pn:name="four_bit_full_adder.bit"/>
      <outfile xil_pn:name="four_bit_full_adder.drc"/>
      <outfile xil_pn:name="four_bit_full_adder.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602770150" xil_pn:in_ck="5613603653443875557" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1602770146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder.twr"/>
      <outfile xil_pn:name="four_bit_full_adder.twx"/>
    </transform>
  </transforms>

</generated_project>
