\doxysection{Max\+OS\+::hardwarecommunication\+::Redirection\+Entry Struct Reference}
\hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry}{}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry}\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}


An IO APIC redirection entry. Describes how an interrupt is routed.  




{\ttfamily \#include $<$apic.\+h$>$}

\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a43f151bf0cce8315d76a4ce8af102824}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a43f151bf0cce8315d76a4ce8af102824} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_ac756e3e65a2efaa9710b14e3747ad5e1}{vector}}: 8\\
\>\>{\em The interrupt that will be triggered when this redirection entry is used. }\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a14c74ba970a94938049e72b03cc394b9}{delivery\_mode}}: 3\\
\>\>{\em How the interrupt will be delvied to the core(s) (see DeliveryMode) }\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a895797a25027006ee1a8b995b51b9bb0}{destination\_mode}}: 1\\
\>\>{\em How to interpret the destination field (0 = means its the core ID, 1 = means a bitmask of cores) }\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a6c42f8c545b408da401ee1c4551b6cfe}{delivery\_status}}: 1\\
\>\>{\em Indicates whether, when setting this entry, the interrupt is still being sent. }\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_ab8c3cc93c370cff4594e269d1120770c}{pin\_polarity}}: 1\\
\>\>{\em Defines the electrical signal that indicates an active interrupt line (0 = high active, 1 = low active) (must match the \doxylink{structMaxOS_1_1hardwarecommunication_1_1MADT}{MADT} override flags) }\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a7efe5b46548feab43a916d6922b48411}{remote\_irr}}: 1\\
\>\>{\em ? }\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_ac34cba0b60090294c8f936423b43f762}{trigger\_mode}}: 1\\
\>\>{\em How the electrical signal is interpreted (0 = edge triggered, 1 = level triggered) (must match the \doxylink{structMaxOS_1_1hardwarecommunication_1_1MADT}{MADT} override flags) }\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_aadf5b364be23f4bb80d87d12107fbee5}{mask}}: 1\\
\>\>{\em Whether the interrupt is disabled or not. }\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a30f07e47ea80dfad0b8394fc7da02593}{reserved}}: 39\\
\>\>{\em Reserved bits (should be zero) }\\
\>uint64\_t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a811baa508c6ca51ad98537c17439529f}{destination}}: 8\\
\>\>{\em The core(s) the interrupt should be sent to (interpreted based on destination\_mode) }\\
\} {\bfseries \_\_attribute\_\_} ((packed))\\

\end{tabbing}\begin{DoxyCompactList}\small\item\em Packed because the bitfields should be one uint64\+\_\+t together. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \mbox{\hyperlink{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_aa32d100a3e49b6c0f5b07d1566415dc2}{raw}}
\begin{DoxyCompactList}\small\item\em The raw 64-\/bit value of the redirection entry. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
An IO APIC redirection entry. Describes how an interrupt is routed. 

Definition at line \mbox{\hyperlink{apic_8h_source_l00107}{107}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.



\doxysubsection{Member Data Documentation}
\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a14c74ba970a94938049e72b03cc394b9}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a14c74ba970a94938049e72b03cc394b9} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!delivery\_mode@{delivery\_mode}}
\index{delivery\_mode@{delivery\_mode}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{delivery\_mode}{delivery\_mode}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::delivery\+\_\+mode}



How the interrupt will be delvied to the core(s) (see Delivery\+Mode) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00110}{110}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a6c42f8c545b408da401ee1c4551b6cfe}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a6c42f8c545b408da401ee1c4551b6cfe} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!delivery\_status@{delivery\_status}}
\index{delivery\_status@{delivery\_status}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{delivery\_status}{delivery\_status}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::delivery\+\_\+status}



Indicates whether, when setting this entry, the interrupt is still being sent. 



Definition at line \mbox{\hyperlink{apic_8h_source_l00112}{112}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a811baa508c6ca51ad98537c17439529f}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a811baa508c6ca51ad98537c17439529f} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!destination@{destination}}
\index{destination@{destination}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{destination}{destination}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::destination}



The core(s) the interrupt should be sent to (interpreted based on destination\+\_\+mode) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00118}{118}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.



Referenced by \mbox{\hyperlink{apic_8cpp_source_l00362}{Max\+OS\+::hardwarecommunication\+::\+IOAPIC\+::set\+\_\+redirect()}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a895797a25027006ee1a8b995b51b9bb0}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a895797a25027006ee1a8b995b51b9bb0} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!destination\_mode@{destination\_mode}}
\index{destination\_mode@{destination\_mode}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{destination\_mode}{destination\_mode}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::destination\+\_\+mode}



How to interpret the destination field (0 = means its the core ID, 1 = means a bitmask of cores) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00111}{111}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_aadf5b364be23f4bb80d87d12107fbee5}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_aadf5b364be23f4bb80d87d12107fbee5} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!mask@{mask}}
\index{mask@{mask}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{mask}{mask}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::mask}



Whether the interrupt is disabled or not. 



Definition at line \mbox{\hyperlink{apic_8h_source_l00116}{116}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.



Referenced by \mbox{\hyperlink{apic_8cpp_source_l00362}{Max\+OS\+::hardwarecommunication\+::\+IOAPIC\+::set\+\_\+redirect()}}, and \mbox{\hyperlink{apic_8cpp_source_l00396}{Max\+OS\+::hardwarecommunication\+::\+IOAPIC\+::set\+\_\+redirect\+\_\+mask()}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_ab8c3cc93c370cff4594e269d1120770c}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_ab8c3cc93c370cff4594e269d1120770c} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!pin\_polarity@{pin\_polarity}}
\index{pin\_polarity@{pin\_polarity}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{pin\_polarity}{pin\_polarity}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::pin\+\_\+polarity}



Defines the electrical signal that indicates an active interrupt line (0 = high active, 1 = low active) (must match the \doxylink{structMaxOS_1_1hardwarecommunication_1_1MADT}{MADT} override flags) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00113}{113}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.



Referenced by \mbox{\hyperlink{apic_8cpp_source_l00362}{Max\+OS\+::hardwarecommunication\+::\+IOAPIC\+::set\+\_\+redirect()}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_aa32d100a3e49b6c0f5b07d1566415dc2}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_aa32d100a3e49b6c0f5b07d1566415dc2} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!raw@{raw}}
\index{raw@{raw}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{raw}{raw}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::raw}



The raw 64-\/bit value of the redirection entry. 



Definition at line \mbox{\hyperlink{apic_8h_source_l00121}{121}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.



Referenced by \mbox{\hyperlink{apic_8cpp_source_l00362}{Max\+OS\+::hardwarecommunication\+::\+IOAPIC\+::set\+\_\+redirect()}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a7efe5b46548feab43a916d6922b48411}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a7efe5b46548feab43a916d6922b48411} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!remote\_irr@{remote\_irr}}
\index{remote\_irr@{remote\_irr}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{remote\_irr}{remote\_irr}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::remote\+\_\+irr}



? 



Definition at line \mbox{\hyperlink{apic_8h_source_l00114}{114}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a30f07e47ea80dfad0b8394fc7da02593}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_a30f07e47ea80dfad0b8394fc7da02593} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!reserved@{reserved}}
\index{reserved@{reserved}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{reserved}{reserved}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::reserved}



Reserved bits (should be zero) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00117}{117}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_ac34cba0b60090294c8f936423b43f762}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_ac34cba0b60090294c8f936423b43f762} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!trigger\_mode@{trigger\_mode}}
\index{trigger\_mode@{trigger\_mode}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{trigger\_mode}{trigger\_mode}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::trigger\+\_\+mode}



How the electrical signal is interpreted (0 = edge triggered, 1 = level triggered) (must match the \doxylink{structMaxOS_1_1hardwarecommunication_1_1MADT}{MADT} override flags) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00115}{115}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.



Referenced by \mbox{\hyperlink{apic_8cpp_source_l00362}{Max\+OS\+::hardwarecommunication\+::\+IOAPIC\+::set\+\_\+redirect()}}.

\Hypertarget{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_ac756e3e65a2efaa9710b14e3747ad5e1}\label{unionMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_ac756e3e65a2efaa9710b14e3747ad5e1} 
\index{MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}!vector@{vector}}
\index{vector@{vector}!MaxOS::hardwarecommunication::RedirectionEntry@{MaxOS::hardwarecommunication::RedirectionEntry}}
\doxysubsubsection{\texorpdfstring{vector}{vector}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::vector}



The interrupt that will be triggered when this redirection entry is used. 



Definition at line \mbox{\hyperlink{apic_8h_source_l00109}{109}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/runner/work/\+Max\+OS/\+Max\+OS/kernel/include/hardwarecommunication/\mbox{\hyperlink{apic_8h}{apic.\+h}}\end{DoxyCompactItemize}
