#ifndef __VIDEOCORE_H__
#define __VIDEOCORE_H__

#define VC_PERIPHERAL_IRQS_BASE_ID (96)

typedef enum {
  VC_TIMER_0_IRQ = 0,
  VC_TIMER_1_IRQ = 1,
  VC_TIMER_2_IRQ = 2,
  VC_TIMER_3_IRQ = 3,
  VC_H264_0_IRQ = 4,
  VC_H264_1_IRQ = 5,
  VC_H264_2_IRQ = 6,
  VC_JPEG_IRQ = 7,
  VC_ISP_IRQ = 8,
  VC_USB_IRQ = 9,
  VC_V3D_IRQ = 10,
  VC_TRANSPOSER_IRQ = 11,
  VC_MULTICORE_SYNC_0_IRQ = 12,
  VC_MULTICORE_SYNC_1_IRQ = 13,
  VC_MULTICORE_SYNC_2_IRQ = 14,
  VC_MULTICORE_SYNC_3_IRQ = 15,
  VC_DMA_0_IRQ = 16,
  VC_DMA_1_IRQ = 17,
  VC_DMA_2_IRQ = 18,
  VC_DMA_3_IRQ = 19,
  VC_DMA_4_IRQ = 20,
  VC_DMA_5_IRQ = 21,
  VC_DMA_6_IRQ = 22,
  VC_DMA_7_AND_8_IRQ = 23,
  VC_DMA_9_AND_10_IRQ = 24,
  VC_DMA_11_IRQ = 25,
  VC_DMA_12_IRQ = 26,
  VC_DMA_13_IRQ = 27,
  VC_DMA_14_IRQ = 28,
  VC_AUX_IRQ = 29,
  VC_ARM_IRQ = 30,
  VC_DMA_15_IRQ = 31,
  VC_HDMI_CEC_IRQ = 32,
  VC_HVS_IRQ = 33,
  VC_RPIVID_IRQ = 34,
  VC_SDC_IRQ = 35,
  VC_DSI_0_IRQ = 36,
  VC_PIXEL_VALVE_2_IRQ = 37,
  VC_CAMERA_0_IRQ = 38,
  VC_CAMERA_1_IRQ = 39,
  VC_HDMI_0_IRQ = 40,
  VC_HDMI_1_IRQ = 41,
  VC_PIXEL_VALVE_3_IRQ = 42,
  VC_SPI_BSC_SLAVE_IRQ = 43,
  VC_DSI_1_IRQ = 44,
  VC_PIXEL_VALVE_0_IRQ = 45,
  VC_PIXEL_VALVE_1_AND_4_IRQ = 46,
  VC_CPR_IRQ = 47,
  VC_SMI_IRQ = 48,
  VC_GPIO_0_IRQ = 49,
  VC_GPIO_1_IRQ = 50,
  VC_GPIO_2_IRQ = 51,
  VC_GPIO_3_IRQ = 52,
  VC_I2C_IRQ = 53,
  VC_SPI_IRQ = 54,
  VC_PCM_I2S_IRQ = 55,
  VC_SDHOST_IRQ = 56,
  VC_PL011_UART_IRQ = 57,
  VC_ETH_PCIE_L2_IRQ = 58,
  VC_VEC_IRQ = 59,
  VC_CPG_IRQ = 60,
  VC_RNG_IRQ = 61,
  VC_EMMC_EMMC2_IRQ = 62,
  VC_ETH_PCIE_SECURE_IRQ = 63
} videocore_irq_t;

void videocore_enable_irq(videocore_irq_t irq);
void videocore_handle_irq(void);

#endif  // __VIDEOCORE_H__