// Seed: 564777874
`default_nettype id_5
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4,
    input logic id_5
);
  logic id_6;
  always @(id_3 or negedge id_6) begin
    SystemTFIdentifier(id_0, id_0);
    id_2 <= "";
  end
endmodule
`default_nettype wire
