# PeakRDL-rust

Generate Rust code for accessing control/status registers from a SystemRDL description.

This is a work in progress. Check back later.

## TODO

- [x] Arrays
- [x] Enum encoding
- [x] Reg impl with regwidth != accesswidth
- [x] Impl Default for registers
- [x] Test generator
- [x] Add field constants (width, offset, etc.)
- [ ] Impl Debug for components
- [ ] Add ARCHITECTURE.md
- [ ] Find/generate additional test input
- [ ] Automatically run tests
- [ ] Regwidth > native integer types
- [ ] Mem components
- [ ] More efficient field tests
- [ ] Fixedpoint/signed UDPs
- [ ] Set up github actions/PyPI publishing
