<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f245ed8e65a4b5386ebb64286754d1fa.html">cfg</a>
  </div>
<div class="contents">
<h1>medianut.h File Reference</h1>Medianut hardware specification.  
<a href="#_details">More...</a>
<p>

<p>
<a href="medianut_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g5bcda01df41fc41eb186dbc28f17d4c0">VS_SCK_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gaa0530b82b37b2bb4f0f7eff90ed059b">VS_SCK_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g831ac4336fb98388e981dbba478dde1d">VS_SCK_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial control interface clock input bit. The first rising clock edge after XCS has gone low marks the first bit to be written to the decoder.  <a href="group__xg_medianut_cfg.html#g831ac4336fb98388e981dbba478dde1d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g9e5513597b0976d2137c18b1b771a817">VS_SS_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gab695409c9e5a3b79a0fc89f9b437d2c">VS_SS_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g964c4c541a0146b78b441585c005ccf0">VS_SS_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial data interface clock input bit.  <a href="group__xg_medianut_cfg.html#g964c4c541a0146b78b441585c005ccf0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g5f67c21be59b6cc8acfca21f0372764c">VS_SI_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g514c7565daa037c4dcb7114565619cad">VS_SI_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g23b1dfffd10772ef7517c07ad1410234">VS_SI_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial control interface data input. The decoder samples this input on the rising edge of SCK if XCS is low.  <a href="group__xg_medianut_cfg.html#g23b1dfffd10772ef7517c07ad1410234"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g25f883c01faa822eb9ee519f4259a9d2">VS_SO_PIN</a>&nbsp;&nbsp;&nbsp;PINB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gc3f00b59435406a7d8098f8637ad3405">VS_SO_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g55b59debae70709960b99f66e1347ec8">VS_SO_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial control interface data output. If data is transfered from the decoder, bits are shifted out on the falling SCK edge. If data is transfered to the decoder, SO is at a high impedance state.  <a href="group__xg_medianut_cfg.html#g55b59debae70709960b99f66e1347ec8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g4b7e52123a90e7fb48b0cf3dabf56f79">VS_XCS_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g79e39f624e65ffa57f408456578b1c66">VS_XCS_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gd158b28b3d1edeb4757d744829510eee">VS_XCS_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 active low chip select input. A high level forces the serial interface into standby mode, ending the current operation. A high level also forces serial output (SO) to high impedance state.  <a href="group__xg_medianut_cfg.html#gd158b28b3d1edeb4757d744829510eee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g9d5ca63393d769e1e1a806fbc5384de4">VS_BSYNC_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g82198070c6c6014d9dc12bcdc60eecaf">VS_BSYNC_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#ga8f05b50736a9b3fa5315f745b459492">VS_BSYNC_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial data interface bit sync. The first DCLK sampling edge, during which BSYNC is high, marks the first bit of a data byte.  <a href="group__xg_medianut_cfg.html#ga8f05b50736a9b3fa5315f745b459492"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g619a423593c5bc45b01fb7bfdcc6b7b8">VS_RESET_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g16e7884c1be3d17fa657d3532cf552e6">VS_RESET_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g00da5f550c529aed96f24956cdd313b0">VS_RESET_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 hardware reset input.  <a href="group__xg_medianut_cfg.html#g00da5f550c529aed96f24956cdd313b0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g5825c8928e61e9b338ac061c27b92b10">VS_DREQ_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g404e82f60d7c2088ba7f0da8aef82973">VS_DREQ_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g108cd7227b053386e19b9329aa273fc1">VS_DREQ_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658">VS_DREQ_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 data request output.  <a href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g077def6ebb43bf9aee4e7cad468ed726">LCD_DATA_PORT</a>&nbsp;&nbsp;&nbsp;PORTD</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g0c114e723aa4c162c415fb6d4d963dd7">LCD_DATA_DDR</a>&nbsp;&nbsp;&nbsp;DDRD</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g77048d5cabd746839d42ddb66d27916e">LCD_DATA_BITS</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD data lines, either upper or lower 4 bits.  <a href="group__xg_medianut_cfg.html#g77048d5cabd746839d42ddb66d27916e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g2c40e291a1ae3d17bf2eb2d081940568">LCD_ENABLE_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g0df75b6656f6863a6e11baf515a40507">LCD_ENABLE_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g4866f80fce16d8b8a8bc9d7782a83ee5">LCD_ENABLE_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD enable output.  <a href="group__xg_medianut_cfg.html#g4866f80fce16d8b8a8bc9d7782a83ee5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g6908d9591b056ebb4c754a790543a050">LCD_REGSEL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gdde57372f7ce19a985f21195ebcc8bf7">LCD_REGSEL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g5bab0783eedbac900367f85a7fcf0ef1">LCD_REGSEL_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD register select output.  <a href="group__xg_medianut_cfg.html#g5bab0783eedbac900367f85a7fcf0ef1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g15adf932c784496914cff65a3f951f96">LCD_LIGHT_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g03738546f9ef19e472c8a3bd51e66dfc">LCD_LIGHT_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g2349b5cb79678d16e5b9b345b5a1816c">LCD_LIGHT_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD output to switch backlight.  <a href="group__xg_medianut_cfg.html#g2349b5cb79678d16e5b9b345b5a1816c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g59d15db8e3dcbe4d3b66e73f32e3f552">IR_SIGNAL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gbe436c7ac4743b9d5293b054024b8ca3">IR_SIGNAL_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gec3bf1257084853f78d18d1436957a8a">IR_SIGNAL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#ge5a4ff51e30e83d606cc67566f120f06">IR_SIGNAL_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Infrared decoder signal bit.  <a href="group__xg_medianut_cfg.html#ge5a4ff51e30e83d606cc67566f120f06"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Medianut hardware specification. 
<p>

<p>Definition in file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
