// Seed: 2439487376
program module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output wand id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    output uwire id_6,
    output wand id_7,
    input tri1 id_8,
    input wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15
);
  initial id_1 = 1;
  assign id_2 = ~-1;
  id_17 :
  assert property (@* 1'b0) if (id_12) $display(-1);
  assign module_1.id_1 = 0;
  always $display(id_4);
  wire id_18;
  id_19 :
  assert property (@(*) 1) id_2 = id_19;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    inout tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wand id_6#('b0),
    output wand id_7,
    output uwire id_8,
    output tri id_9,
    output tri0 id_10,
    input wand id_11,
    input wor id_12,
    output tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    output tri0 id_16,
    input supply1 id_17,
    output supply0 id_18,
    output wor id_19,
    output wor id_20,
    output wand id_21,
    input wire id_22,
    input tri0 id_23
);
  wire id_25;
  initial begin : LABEL_0
    if (id_14) assert (1) id_7 = id_11;
  end
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_8,
      id_5,
      id_1,
      id_2,
      id_20,
      id_8,
      id_17,
      id_0,
      id_1,
      id_5,
      id_0,
      id_6,
      id_11,
      id_2
  );
endmodule
