cx18_write_reg_expect	,	F_7
IRQ_CPU_TO_EPU	,	V_9
hw2	,	V_15
IRQ_NONE	,	V_23
IRQ_APU_TO_EPU_ACK	,	V_6
hw2_irq_mask	,	V_21
APU	,	V_12
wake_up	,	F_2
sw2_irq_mask	,	V_19
CPU	,	V_10
sw1	,	V_8
cx18_irq_handler	,	F_5
SW2_INT_STATUS	,	V_18
sw2	,	V_3
cx18_read_reg	,	F_6
u32	,	T_1
IRQ_APU_TO_EPU	,	V_11
"received interrupts SW1: %x	SW2: %x  HW2: %x\n"	,	L_1
SW1_INT_STATUS	,	V_16
xpu_ack	,	F_1
mb_cpu_waitq	,	V_5
sw1_irq_mask	,	V_17
irqreturn_t	,	T_2
irq	,	V_13
mb_apu_waitq	,	V_7
HW2_INT_CLR_STATUS	,	V_20
cx18_api_epu_cmd_irq	,	F_4
dev_id	,	V_14
IRQ_HANDLED	,	V_22
CX18_DEBUG_HI_IRQ	,	F_8
cx18	,	V_1
epu_cmd	,	F_3
cx	,	V_2
IRQ_CPU_TO_EPU_ACK	,	V_4
