{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715831971681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715831971689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:59:31 2024 " "Processing started: Thu May 16 15:59:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715831971689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831971689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831971689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715831973109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715831973109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987665 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831987665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "Z:/projects/cs701-recop/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831987697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "Z:/projects/cs701-recop/recop/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987745 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "Z:/projects/cs701-recop/recop/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831987745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987793 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831987793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987842 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831987842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "Z:/projects/cs701-recop/recop/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831987885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "Z:/projects/cs701-recop/recop/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987922 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "Z:/projects/cs701-recop/recop/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831987922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987970 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831987970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831987970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "Z:/projects/cs701-recop/recop/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988019 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "Z:/projects/cs701-recop/recop/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "Z:/projects/cs701-recop/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory_model.vhd" "" { Text "Z:/projects/cs701-recop/recop/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988104 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory_model.vhd" "" { Text "Z:/projects/cs701-recop/recop/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "Z:/projects/cs701-recop/recop/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988151 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "Z:/projects/cs701-recop/recop/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/data_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988198 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "Z:/projects/cs701-recop/recop/ALU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988245 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "Z:/projects/cs701-recop/recop/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "Z:/projects/cs701-recop/recop/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988292 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "Z:/projects/cs701-recop/recop/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "Z:/projects/cs701-recop/recop/instruction_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988323 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "Z:/projects/cs701-recop/recop/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/topLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcountertest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file progcountertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 progCounterTest " "Found entity 1: progCounterTest" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831988466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831988466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "progCounterTest " "Elaborating entity \"progCounterTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715831989780 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registers inst5 " "Block or symbol \"registers\" of instance \"inst5\" overlaps another block or symbol" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 392 1424 1632 728 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715831989808 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "control_unit inst7 " "Block or symbol \"control_unit\" of instance \"inst7\" overlaps another block or symbol" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 64 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715831989808 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "alu inst9 " "Block or symbol \"alu\" of instance \"inst9\" overlaps another block or symbol" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 216 2664 2896 456 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715831989808 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk control_unit inst7 " "Port \"clk\" of type control_unit and instance \"inst7\" is missing source signal" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 64 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1715831989812 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "dpcr_lsb_sel " "Pin \"dpcr_lsb_sel\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1256 1432 512 "dpcr_lsb_sel" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715831989812 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "dpcr_wr " "Pin \"dpcr_wr\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 512 1256 1432 528 "dpcr_wr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715831989812 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sop_wr " "Pin \"sop_wr\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 624 1256 1432 640 "sop_wr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715831989812 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "svop_wr " "Pin \"svop_wr\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 592 1256 1432 608 "svop_wr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715831989812 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sip " "Pin \"sip\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715831989812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "progCounterTest.bdf" "inst9" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 216 2664 2896 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831989860 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ALU.vhd(103) " "VHDL Process Statement warning at ALU.vhd(103): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/projects/cs701-recop/recop/ALU.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715831989870 "|progCounterTest|alu:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst7\"" {  } { { "progCounterTest.bdf" "inst7" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 64 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831989894 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clr_z_flag control_unit.vhd(32) " "VHDL Signal Declaration warning at control_unit.vhd(32): used implicit default value for signal \"clr_z_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715831989901 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dm_wr control_unit.vhd(33) " "VHDL Signal Declaration warning at control_unit.vhd(33): used implicit default value for signal \"dm_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715831989901 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren control_unit.vhd(34) " "VHDL Signal Declaration warning at control_unit.vhd(34): used implicit default value for signal \"wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715831989901 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_init control_unit.vhd(36) " "VHDL Signal Declaration warning at control_unit.vhd(36): used implicit default value for signal \"rf_init\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715831989901 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z control_unit.vhd(37) " "VHDL Signal Declaration warning at control_unit.vhd(37): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715831989901 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dpcr_lsb_sel control_unit.vhd(38) " "VHDL Signal Declaration warning at control_unit.vhd(38): used implicit default value for signal \"dpcr_lsb_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715831989901 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dpcr_wr control_unit.vhd(39) " "VHDL Signal Declaration warning at control_unit.vhd(39): used implicit default value for signal \"dpcr_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715831989901 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextState control_unit.vhd(155) " "VHDL Process Statement warning at control_unit.vhd(155): signal \"nextState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715831989901 "|progCounterTest|control_unit:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst3 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst3\"" {  } { { "progCounterTest.bdf" "inst3" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 232 2176 2376 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831989926 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rx_recv regfile.vhd(39) " "VHDL Signal Declaration warning at regfile.vhd(39): used explicit default value for signal \"rx_recv\" because signal was never assigned a value" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715831989933 "|progCounterTest|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rz_recv regfile.vhd(40) " "VHDL Signal Declaration warning at regfile.vhd(40): used explicit default value for signal \"rz_recv\" because signal was never assigned a value" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715831989933 "|progCounterTest|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state regfile.vhd(56) " "VHDL Process Statement warning at regfile.vhd(56): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715831989933 "|progCounterTest|regfile:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem prog_mem:inst4 " "Elaborating entity \"prog_mem\" for hierarchy \"prog_mem:inst4\"" {  } { { "progCounterTest.bdf" "inst4" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831989948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prog_mem:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"prog_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "altsyncram_component" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831990276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prog_mem:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"prog_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831990331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prog_mem:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"prog_mem:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file assembler/output.mif " "Parameter \"init_file\" = \"assembler/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715831990331 ""}  } { { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715831990331 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5437 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831990549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa14 " "Found entity 1: altsyncram_sa14" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831990565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831990565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sa14 prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated " "Elaborating entity \"altsyncram_sa14\" for hierarchy \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831990581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831990759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831990759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_sa14.tdf" "rden_decode" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831990777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715831990920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831990920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_sa14.tdf" "mux2" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831990950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:inst2 " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:inst2\"" {  } { { "progCounterTest.bdf" "inst2" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 128 1832 2080 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831991105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst5 " "Elaborating entity \"registers\" for hierarchy \"registers:inst5\"" {  } { { "progCounterTest.bdf" "inst5" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 392 1424 1632 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831991137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "progCounterTest.bdf" "inst" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 240 776 1024 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831991161 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "z_flag GND " "Pin \"z_flag\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 240 2896 3072 256 "z_flag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|z_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "clkOut GND " "Pin \"clkOut\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -216 2528 2704 -200 "clkOut" "" } { -240 2504 2540 -223 "clkOut" "" } { 200 2634 2664 248 "clkOut" "" } { 224 2150 2168 265 "clkOut" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|clkOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_rx_recv GND " "Pin \"alu_rx_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 304 2912 3088 320 "alu_rx_recv" "" } { 280 2912 2987 297 "alu_rx_recv" "" } { -128 2176 2248 -111 "alu_rx_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_rx_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_rz_recv GND " "Pin \"alu_rz_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 328 2888 3064 344 "alu_rz_recv" "" } { 352 2888 2963 369 "alu_rz_recv" "" } { -112 2176 2248 -95 "alu_rz_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_rz_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "rz_recv GND " "Pin \"rz_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 424 2408 2584 440 "rz_recv" "" } { 440 2392 2434 457 "rz_recv" "" } { -96 2176 2248 -79 "rz_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rz_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_init GND " "Pin \"rf_init\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -40 2800 2976 -24 "rf_init" "" } { 264 2128 2176 281 "rf_init" "" } { -24 2800 2840 -7 "rf_init" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rf_init"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld_r GND " "Pin \"ld_r\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -120 2584 2760 -104 "ld_r" "" } { 280 2128 2176 297 "ld_r" "" } { -88 2584 2609 -71 "ld_r" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|ld_r"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[2\] GND " "Pin \"state\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[2..0\]" "" } { -184 2520 2580 -167 "state\[2..0\]" "" } { 248 1760 1816 265 "state\[2..0\]" "" } { 488 2112 2176 505 "state\[2..0\]" "" } { 456 2568 2632 473 "state\[2..0\]" "" } { 400 680 776 417 "state\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[1\] GND " "Pin \"state\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[2..0\]" "" } { -184 2520 2580 -167 "state\[2..0\]" "" } { 248 1760 1816 265 "state\[2..0\]" "" } { 488 2112 2176 505 "state\[2..0\]" "" } { 456 2568 2632 473 "state\[2..0\]" "" } { 400 680 776 417 "state\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[0\] GND " "Pin \"state\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[2..0\]" "" } { -184 2520 2580 -167 "state\[2..0\]" "" } { 248 1760 1816 265 "state\[2..0\]" "" } { 488 2112 2176 505 "state\[2..0\]" "" } { 456 2568 2632 473 "state\[2..0\]" "" } { 400 680 776 417 "state\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[3\] GND " "Pin \"rf_sel\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rf_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[2\] GND " "Pin \"rf_sel\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rf_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[1\] GND " "Pin \"rf_sel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rf_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[0\] GND " "Pin \"rf_sel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rf_sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[15\] GND " "Pin \"sip_r\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[14\] GND " "Pin \"sip_r\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[13\] GND " "Pin \"sip_r\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[12\] GND " "Pin \"sip_r\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[11\] GND " "Pin \"sip_r\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[10\] GND " "Pin \"sip_r\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[9\] GND " "Pin \"sip_r\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[8\] GND " "Pin \"sip_r\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[7\] GND " "Pin \"sip_r\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[6\] GND " "Pin \"sip_r\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[5\] GND " "Pin \"sip_r\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[4\] GND " "Pin \"sip_r\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[3\] GND " "Pin \"sip_r\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[2\] GND " "Pin \"sip_r\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[1\] GND " "Pin \"sip_r\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[0\] GND " "Pin \"sip_r\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sip_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[15\] GND " "Pin \"rxData\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[14\] GND " "Pin \"rxData\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[13\] GND " "Pin \"rxData\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[12\] GND " "Pin \"rxData\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[11\] GND " "Pin \"rxData\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[10\] GND " "Pin \"rxData\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[9\] GND " "Pin \"rxData\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[8\] GND " "Pin \"rxData\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[7\] GND " "Pin \"rxData\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[6\] GND " "Pin \"rxData\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[5\] GND " "Pin \"rxData\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[4\] GND " "Pin \"rxData\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[3\] GND " "Pin \"rxData\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[2\] GND " "Pin \"rxData\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[1\] GND " "Pin \"rxData\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[0\] GND " "Pin \"rxData\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rxData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_recv GND " "Pin \"rx_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 392 2408 2584 408 "rx_recv" "" } { 344 2400 2448 361 "rx_recv" "" } { -80 2176 2248 -63 "rx_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rx_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[5\] GND " "Pin \"alu_opsel\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_opsel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[4\] GND " "Pin \"alu_opsel\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_opsel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[3\] GND " "Pin \"alu_opsel\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_opsel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[2\] GND " "Pin \"alu_opsel\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_opsel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[1\] GND " "Pin \"alu_opsel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_opsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[0\] GND " "Pin \"alu_opsel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_opsel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[15\] GND " "Pin \"alu_output\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[14\] GND " "Pin \"alu_output\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[13\] GND " "Pin \"alu_output\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[12\] GND " "Pin \"alu_output\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[11\] GND " "Pin \"alu_output\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[10\] GND " "Pin \"alu_output\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[9\] GND " "Pin \"alu_output\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[8\] GND " "Pin \"alu_output\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[7\] GND " "Pin \"alu_output\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[6\] GND " "Pin \"alu_output\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[5\] GND " "Pin \"alu_output\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[4\] GND " "Pin \"alu_output\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[3\] GND " "Pin \"alu_output\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[2\] GND " "Pin \"alu_output\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[1\] GND " "Pin \"alu_output\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[0\] GND " "Pin \"alu_output\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|alu_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[31\] GND " "Pin \"dpcr\[31\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[30\] GND " "Pin \"dpcr\[30\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[29\] GND " "Pin \"dpcr\[29\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[28\] GND " "Pin \"dpcr\[28\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[27\] GND " "Pin \"dpcr\[27\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[26\] GND " "Pin \"dpcr\[26\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[25\] GND " "Pin \"dpcr\[25\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[24\] GND " "Pin \"dpcr\[24\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[23\] GND " "Pin \"dpcr\[23\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[22\] GND " "Pin \"dpcr\[22\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[21\] GND " "Pin \"dpcr\[21\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[20\] GND " "Pin \"dpcr\[20\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[19\] GND " "Pin \"dpcr\[19\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[18\] GND " "Pin \"dpcr\[18\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[17\] GND " "Pin \"dpcr\[17\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[16\] GND " "Pin \"dpcr\[16\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[15\] GND " "Pin \"dpcr\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[14\] GND " "Pin \"dpcr\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[13\] GND " "Pin \"dpcr\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[12\] GND " "Pin \"dpcr\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[11\] GND " "Pin \"dpcr\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[10\] GND " "Pin \"dpcr\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[9\] GND " "Pin \"dpcr\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[8\] GND " "Pin \"dpcr\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[7\] GND " "Pin \"dpcr\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[6\] GND " "Pin \"dpcr\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[5\] GND " "Pin \"dpcr\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[4\] GND " "Pin \"dpcr\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[3\] GND " "Pin \"dpcr\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[2\] GND " "Pin \"dpcr\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[1\] GND " "Pin \"dpcr\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[0\] GND " "Pin \"dpcr\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dpcr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dprr\[1\] GND " "Pin \"dprr\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 512 1632 1808 528 "dprr\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dprr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dprr\[0\] GND " "Pin \"dprr\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 512 1632 1808 528 "dprr\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|dprr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[3\] VCC " "Pin \"increment\[3\]\" is stuck at VCC" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } { 256 664 776 273 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|increment[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[2\] GND " "Pin \"increment\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } { 256 664 776 273 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|increment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[1\] GND " "Pin \"increment\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } { 256 664 776 273 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|increment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[0\] GND " "Pin \"increment\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } { 256 664 776 273 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|increment[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[15\] GND " "Pin \"output_count\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[14\] GND " "Pin \"output_count\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[13\] GND " "Pin \"output_count\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[12\] GND " "Pin \"output_count\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[11\] GND " "Pin \"output_count\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[10\] GND " "Pin \"output_count\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[9\] GND " "Pin \"output_count\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[8\] GND " "Pin \"output_count\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[7\] GND " "Pin \"output_count\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[6\] GND " "Pin \"output_count\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[5\] GND " "Pin \"output_count\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[4\] GND " "Pin \"output_count\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[3\] GND " "Pin \"output_count\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[2\] GND " "Pin \"output_count\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[1\] GND " "Pin \"output_count\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[0\] GND " "Pin \"output_count\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|output_count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[15\] GND " "Pin \"rzData\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[14\] GND " "Pin \"rzData\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[13\] GND " "Pin \"rzData\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[12\] GND " "Pin \"rzData\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[11\] GND " "Pin \"rzData\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[10\] GND " "Pin \"rzData\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[9\] GND " "Pin \"rzData\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[8\] GND " "Pin \"rzData\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[7\] GND " "Pin \"rzData\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[6\] GND " "Pin \"rzData\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[5\] GND " "Pin \"rzData\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[4\] GND " "Pin \"rzData\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[3\] GND " "Pin \"rzData\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[2\] GND " "Pin \"rzData\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[1\] GND " "Pin \"rzData\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[0\] GND " "Pin \"rzData\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|rzData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[15\] GND " "Pin \"sop\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[14\] GND " "Pin \"sop\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[13\] GND " "Pin \"sop\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[12\] GND " "Pin \"sop\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[11\] GND " "Pin \"sop\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[10\] GND " "Pin \"sop\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[9\] GND " "Pin \"sop\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[8\] GND " "Pin \"sop\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[7\] GND " "Pin \"sop\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[6\] GND " "Pin \"sop\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[5\] GND " "Pin \"sop\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[4\] GND " "Pin \"sop\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[3\] GND " "Pin \"sop\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[2\] GND " "Pin \"sop\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[1\] GND " "Pin \"sop\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[0\] GND " "Pin \"sop\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|sop[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[15\] GND " "Pin \"svop\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[14\] GND " "Pin \"svop\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[13\] GND " "Pin \"svop\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[12\] GND " "Pin \"svop\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[11\] GND " "Pin \"svop\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[10\] GND " "Pin \"svop\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[9\] GND " "Pin \"svop\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[8\] GND " "Pin \"svop\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[7\] GND " "Pin \"svop\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[6\] GND " "Pin \"svop\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[5\] GND " "Pin \"svop\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[4\] GND " "Pin \"svop\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[3\] GND " "Pin \"svop\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[2\] GND " "Pin \"svop\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[1\] GND " "Pin \"svop\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[0\] GND " "Pin \"svop\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715831992574 "|progCounterTest|svop[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715831992574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715831992732 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715831993114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715831994026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715831994026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -168 1824 2000 -152 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dpcr_lsb_sel " "No output dependent on input pin \"dpcr_lsb_sel\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1256 1432 512 "dpcr_lsb_sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|dpcr_lsb_sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dpcr_wr " "No output dependent on input pin \"dpcr_wr\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 512 1256 1432 528 "dpcr_wr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|dpcr_wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sop_wr " "No output dependent on input pin \"sop_wr\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 624 1256 1432 640 "sop_wr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sop_wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "svop_wr " "No output dependent on input pin \"svop_wr\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 592 1256 1432 608 "svop_wr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|svop_wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[15\] " "No output dependent on input pin \"sip\[15\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[14\] " "No output dependent on input pin \"sip\[14\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[13\] " "No output dependent on input pin \"sip\[13\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[12\] " "No output dependent on input pin \"sip\[12\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[11\] " "No output dependent on input pin \"sip\[11\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[10\] " "No output dependent on input pin \"sip\[10\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[9\] " "No output dependent on input pin \"sip\[9\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[8\] " "No output dependent on input pin \"sip\[8\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[7\] " "No output dependent on input pin \"sip\[7\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[6\] " "No output dependent on input pin \"sip\[6\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[5\] " "No output dependent on input pin \"sip\[5\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[4\] " "No output dependent on input pin \"sip\[4\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[3\] " "No output dependent on input pin \"sip\[3\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[2\] " "No output dependent on input pin \"sip\[2\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[1\] " "No output dependent on input pin \"sip\[1\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[0\] " "No output dependent on input pin \"sip\[0\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715831994379 "|progCounterTest|sip[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715831994379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "651 " "Implemented 651 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715831994379 ""} { "Info" "ICUT_CUT_TM_OPINS" "227 " "Implemented 227 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715831994379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715831994379 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715831994379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715831994379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 217 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 217 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715831994445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:59:54 2024 " "Processing ended: Thu May 16 15:59:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715831994445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715831994445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715831994445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715831994445 ""}
