<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3743" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3743{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3743{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3743{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3743{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t5_3743{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3743{left:70px;bottom:1054px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t7_3743{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t8_3743{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_3743{left:70px;bottom:996px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_3743{left:70px;bottom:979px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_3743{left:70px;bottom:962px;letter-spacing:-0.18px;word-spacing:-0.81px;}
#tc_3743{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3743{left:70px;bottom:929px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#te_3743{left:70px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_3743{left:70px;bottom:487px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#tg_3743{left:70px;bottom:470px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_3743{left:70px;bottom:453px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ti_3743{left:70px;bottom:436px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tj_3743{left:70px;bottom:419px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tk_3743{left:70px;bottom:395px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_3743{left:70px;bottom:378px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tm_3743{left:70px;bottom:352px;}
#tn_3743{left:96px;bottom:355px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3743{left:70px;bottom:329px;}
#tp_3743{left:96px;bottom:332px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_3743{left:70px;bottom:306px;}
#tr_3743{left:96px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3743{left:175px;bottom:547px;letter-spacing:0.12px;word-spacing:0.02px;}
#tt_3743{left:276px;bottom:547px;letter-spacing:0.14px;word-spacing:-0.02px;}
#tu_3743{left:290px;bottom:858px;letter-spacing:-0.16px;}
#tv_3743{left:198px;bottom:750px;letter-spacing:-0.17px;word-spacing:0.01px;}
#tw_3743{left:198px;bottom:736px;letter-spacing:-0.17px;word-spacing:0.01px;}
#tx_3743{left:198px;bottom:722px;letter-spacing:-0.18px;word-spacing:0.07px;}
#ty_3743{left:198px;bottom:708px;letter-spacing:-0.17px;word-spacing:0.01px;}
#tz_3743{left:693px;bottom:858px;letter-spacing:5.28px;}
#t10_3743{left:198px;bottom:695px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t11_3743{left:494px;bottom:857px;letter-spacing:-0.61px;}
#t12_3743{left:481px;bottom:857px;letter-spacing:-0.61px;}
#t13_3743{left:467px;bottom:857px;letter-spacing:-0.61px;}
#t14_3743{left:455px;bottom:857px;letter-spacing:-0.61px;}
#t15_3743{left:442px;bottom:857px;letter-spacing:-0.61px;}
#t16_3743{left:283px;bottom:581px;letter-spacing:0.11px;}
#t17_3743{left:277px;bottom:859px;letter-spacing:-0.16px;}
#t18_3743{left:199px;bottom:787px;letter-spacing:-0.2px;}
#t19_3743{left:197px;bottom:774px;letter-spacing:-0.18px;}
#t1a_3743{left:614px;bottom:858px;letter-spacing:4.81px;}
#t1b_3743{left:640px;bottom:858px;letter-spacing:5.98px;}
#t1c_3743{left:668px;bottom:858px;letter-spacing:4.91px;}
#t1d_3743{left:198px;bottom:681px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t1e_3743{left:198px;bottom:667px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t1f_3743{left:198px;bottom:654px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1g_3743{left:198px;bottom:640px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1h_3743{left:198px;bottom:629px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1i_3743{left:198px;bottom:614px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1j_3743{left:423px;bottom:582px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1k_3743{left:198px;bottom:762px;letter-spacing:-0.19px;}
#t1l_3743{left:303px;bottom:859px;letter-spacing:-0.16px;}

.s1_3743{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3743{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3743{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3743{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3743{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3743{font-size:11px;font-family:Arial_b5v;color:#000;}
.s7_3743{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3743" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3743Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3743" style="-webkit-user-select: none;"><object width="935" height="1210" data="3743/3743.svg" type="image/svg+xml" id="pdf3743" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3743" class="t s1_3743">Vol. 3B </span><span id="t2_3743" class="t s1_3743">20-35 </span>
<span id="t3_3743" class="t s2_3743">PERFORMANCE MONITORING </span>
<span id="t4_3743" class="t s3_3743">Figure 20-44 depicts the layout of IA32_PERF_GLOBAL_CTRL MSR. The enable bits (PMC4_EN, PMC5_EN, </span>
<span id="t5_3743" class="t s3_3743">PMC6_EN, PMC7_EN) corresponding to IA32_PMC4-IA32_PMC7 are valid only if CPUID.0AH:EAX[15:8] reports a </span>
<span id="t6_3743" class="t s3_3743">value of ‘8’. If CPUID.0AH:EAX[15:8] = 4, attempts to set the invalid bits will cause #GP. </span>
<span id="t7_3743" class="t s3_3743">Each enable bit in IA32_PERF_GLOBAL_CTRL is AND’ed with the enable bits for all privilege levels in the respective </span>
<span id="t8_3743" class="t s3_3743">IA32_PERFEVTSELx or IA32_PERF_FIXED_CTR_CTRL MSRs to start/stop the counting of respective counters. </span>
<span id="t9_3743" class="t s3_3743">Counting is enabled if the AND’ed results is true; counting is disabled when the result is false. </span>
<span id="ta_3743" class="t s3_3743">IA32_PERF_GLOBAL_STATUS MSR provides single-bit status used by software to query the overflow condition of </span>
<span id="tb_3743" class="t s3_3743">each performance counter. IA32_PERF_GLOBAL_STATUS[bit 62] indicates overflow conditions of the DS area data </span>
<span id="tc_3743" class="t s3_3743">buffer (see Figure 20-27). A value of 1 in each bit of the PMCx_OVF field indicates an overflow condition has </span>
<span id="td_3743" class="t s3_3743">occurred in the associated counter. </span>
<span id="te_3743" class="t s3_3743">When a performance counter is configured for PEBS, an overflow condition in the counter will arm PEBS. On the </span>
<span id="tf_3743" class="t s3_3743">subsequent event following overflow, the processor will generate a PEBS event. On a PEBS event, the processor will </span>
<span id="tg_3743" class="t s3_3743">perform bounds checks based on the parameters defined in the DS Save Area (see Section 18.4.9). Upon </span>
<span id="th_3743" class="t s3_3743">successful bounds checks, the processor will store the data record in the defined buffer area, clear the counter </span>
<span id="ti_3743" class="t s3_3743">overflow status, and reload the counter. If the bounds checks fail, the PEBS will be skipped entirely. In the event </span>
<span id="tj_3743" class="t s3_3743">that the PEBS buffer fills up, the processor will set the OvfBuffer bit in MSR_PERF_GLOBAL_STATUS. </span>
<span id="tk_3743" class="t s3_3743">IA32_PERF_GLOBAL_OVF_CTL MSR allows software to clear overflow the indicators for general-purpose or fixed- </span>
<span id="tl_3743" class="t s3_3743">function counters via a single WRMSR (see Figure 20-28). Clear overflow indications when: </span>
<span id="tm_3743" class="t s4_3743">• </span><span id="tn_3743" class="t s3_3743">Setting up new values in the event select and/or UMASK field for counting or interrupt based sampling. </span>
<span id="to_3743" class="t s4_3743">• </span><span id="tp_3743" class="t s3_3743">Reloading counter values to continue sampling. </span>
<span id="tq_3743" class="t s4_3743">• </span><span id="tr_3743" class="t s3_3743">Disabling event counting or interrupt based sampling. </span>
<span id="ts_3743" class="t s5_3743">Figure 20-27. </span><span id="tt_3743" class="t s5_3743">IA32_PERF_GLOBAL_STATUS MSR in Sandy Bridge Microarchitecture </span>
<span id="tu_3743" class="t s6_3743">62 </span>
<span id="tv_3743" class="t s6_3743">FIXED_CTR2 Overflow (RO) </span>
<span id="tw_3743" class="t s6_3743">FIXED_CTR1 Overflow (RO) </span>
<span id="tx_3743" class="t s6_3743">FIXED_CTR0 Overflow (RO) </span>
<span id="ty_3743" class="t s6_3743">PMC7_OVF (RO, If PMC7 present) </span>
<span id="tz_3743" class="t s6_3743">210 </span>
<span id="t10_3743" class="t s6_3743">PMC6_OVF (RO, If PMC6 present) </span>
<span id="t11_3743" class="t s6_3743">31 </span><span id="t12_3743" class="t s6_3743">32 </span><span id="t13_3743" class="t s6_3743">33 </span><span id="t14_3743" class="t s6_3743">34 </span><span id="t15_3743" class="t s6_3743">35 </span>
<span id="t16_3743" class="t s7_3743">Reserved </span>
<span id="t17_3743" class="t s6_3743">63 </span>
<span id="t18_3743" class="t s6_3743">CondChgd </span>
<span id="t19_3743" class="t s6_3743">Ovf_DSBuffer </span>
<span id="t1a_3743" class="t s6_3743">87 </span><span id="t1b_3743" class="t s6_3743">65 </span><span id="t1c_3743" class="t s6_3743">43 </span>
<span id="t1d_3743" class="t s6_3743">PMC5_OVF (RO, If PMC5 present) </span>
<span id="t1e_3743" class="t s6_3743">PMC4_OVF (RO, If PMC4 present) </span>
<span id="t1f_3743" class="t s6_3743">PMC3_OVF (RO) </span>
<span id="t1g_3743" class="t s6_3743">PMC2_OVF (RO) </span>
<span id="t1h_3743" class="t s6_3743">PMC1_OVF (RO) </span>
<span id="t1i_3743" class="t s6_3743">PMC0_OVF (RO) </span>
<span id="t1j_3743" class="t s7_3743">Valid if CPUID.0AH:EAX[15:8] = 8; else reserved </span>
<span id="t1k_3743" class="t s6_3743">Ovf_UncorePMU </span>
<span id="t1l_3743" class="t s6_3743">61 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
