Analysis & Synthesis report for u16
Thu Dec 24 14:48:24 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |kotku|zet:zet|zet_wb_master:wb_master|cs
 11. State Machine - |kotku|timer:timer|timer_counter:cnt2|outmux
 12. State Machine - |kotku|timer:timer|timer_counter:cnt1|outmux
 13. State Machine - |kotku|timer:timer|timer_counter:cnt0|outmux
 14. State Machine - |kotku|ps2:ps2|ps2_keyb:keyb|m1_state
 15. State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver
 16. State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver
 17. State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter
 18. State Machine - |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|state
 19. State Machine - |kotku|vga_fml:vga|vga_lcd_fml:lcd|state
 20. State Machine - |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|state
 21. State Machine - |kotku|fmlarb:fmlarb|wmaster
 22. State Machine - |kotku|fmlarb:fmlarb|master
 23. State Machine - |kotku|csrbrg:csrbrg|state
 24. State Machine - |kotku|fmlbrg:fmlbrg|state
 25. Registers Removed During Synthesis
 26. Removed Registers Triggering Further Register Optimizations
 27. General Register Statistics
 28. Inverted Register Statistics
 29. Registers Packed Into Inferred Megafunctions
 30. Multiplexer Restructuring Statistics (Restructuring Performed)
 31. Source assignments for vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated
 32. Source assignments for vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated
 33. Source assignments for hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component
 34. Source assignments for hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_ddio_out:ddio_out
 35. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated
 36. Source assignments for fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1|altsyncram_cc41:auto_generated
 37. Source assignments for vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated
 38. Source assignments for exec_rom:exec_rom|altsyncram:rom_low_rtl_3|altsyncram_bic1:auto_generated
 39. Source assignments for exec_rom:exec_rom|altsyncram:rom_low_rtl_4|altsyncram_32h1:auto_generated
 40. Source assignments for exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated
 41. Source assignments for exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated
 42. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated
 43. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8|altsyncram_prg1:auto_generated
 44. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated
 45. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10|altsyncram_prg1:auto_generated
 46. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated
 47. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12|altsyncram_prg1:auto_generated
 48. Source assignments for fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13|altsyncram_ic41:auto_generated
 49. Source assignments for vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated
 50. Source assignments for fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15|altsyncram_ic41:auto_generated
 51. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16|altsyncram_dog1:auto_generated
 52. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17|altsyncram_dog1:auto_generated
 53. Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18|altsyncram_7171:auto_generated
 54. Source assignments for zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2
 55. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: clk_gen:timerclk
 57. Parameter Settings for User Entity Instance: fmlbrg:fmlbrg
 58. Parameter Settings for User Entity Instance: fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem
 59. Parameter Settings for User Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem
 60. Parameter Settings for User Entity Instance: csrbrg:csrbrg
 61. Parameter Settings for User Entity Instance: fmlarb:fmlarb
 62. Parameter Settings for User Entity Instance: hpdmc:hpdmc
 63. Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_ctlif:ctlif
 64. Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_mgmt:mgmt
 65. Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_busif:busif
 66. Parameter Settings for User Entity Instance: vga_fml:vga
 67. Parameter Settings for User Entity Instance: vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1
 68. Parameter Settings for User Entity Instance: vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2
 69. Parameter Settings for User Entity Instance: vga_fml:vga|vga_lcd_fml:lcd
 70. Parameter Settings for User Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo
 71. Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg
 72. Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem
 73. Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem
 74. Parameter Settings for User Entity Instance: serial:com1|serial_atx:atx
 75. Parameter Settings for User Entity Instance: sound:sound|dac:l
 76. Parameter Settings for User Entity Instance: sound:sound|dac:r
 77. Parameter Settings for User Entity Instance: ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout
 78. Parameter Settings for User Entity Instance: ps2:ps2|ps2_keyb:keyb
 79. Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_fetch:fetch
 80. Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate
 81. Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su
 82. Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider
 83. Parameter Settings for User Entity Instance: wb_switch:wbs
 84. Parameter Settings for User Entity Instance: hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component
 85. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0
 86. Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1
 87. Parameter Settings for Inferred Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2
 88. Parameter Settings for Inferred Entity Instance: exec_rom:exec_rom|altsyncram:rom_low_rtl_3
 89. Parameter Settings for Inferred Entity Instance: exec_rom:exec_rom|altsyncram:rom_low_rtl_4
 90. Parameter Settings for Inferred Entity Instance: exec_rom:exec_rom|altsyncram:rom_hi_rtl_5
 91. Parameter Settings for Inferred Entity Instance: exec_rom:exec_rom|altsyncram:rom_hi_rtl_6
 92. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7
 93. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8
 94. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9
 95. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10
 96. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11
 97. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12
 98. Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13
 99. Parameter Settings for Inferred Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14
100. Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15
101. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16
102. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17
103. Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18
104. Parameter Settings for Inferred Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19
105. Parameter Settings for Inferred Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0
106. altpll Parameter Settings by Entity Instance
107. altsyncram Parameter Settings by Entity Instance
108. altshift_taps Parameter Settings by Entity Instance
109. lpm_mult Parameter Settings by Entity Instance
110. Port Connectivity Checks: "hdmi:hdmi|encoder:enc2"
111. Port Connectivity Checks: "hdmi:hdmi|encoder:enc1"
112. Port Connectivity Checks: "hdmi:hdmi"
113. Port Connectivity Checks: "wb_switch:wbs"
114. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a3"
115. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a2"
116. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a1"
117. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1"
118. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0"
119. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop|zet_mux8_16:mux8_16"
120. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider"
121. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su"
122. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17"
123. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv|zet_mux8_16:mux8_16"
124. Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu"
125. Port Connectivity Checks: "zet:zet"
126. Port Connectivity Checks: "sw_leds:sw_leds"
127. Port Connectivity Checks: "wb_abrgr:sd_brg"
128. Port Connectivity Checks: "timer:timer|timer_counter:cnt2"
129. Port Connectivity Checks: "timer:timer|timer_counter:cnt1"
130. Port Connectivity Checks: "timer:timer|timer_counter:cnt0"
131. Port Connectivity Checks: "ps2:ps2|ps2_keyb:keyb"
132. Port Connectivity Checks: "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse"
133. Port Connectivity Checks: "serial:com1|serial_arx:arx"
134. Port Connectivity Checks: "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem"
135. Port Connectivity Checks: "vga_fml:vga|fmlbrg:vgafmlbrg"
136. Port Connectivity Checks: "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo"
137. Port Connectivity Checks: "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar"
138. Port Connectivity Checks: "vga_fml:vga"
139. Port Connectivity Checks: "wb_abrgr:vga_brg"
140. Port Connectivity Checks: "hpdmc:hpdmc"
141. Port Connectivity Checks: "fmlarb:fmlarb"
142. Port Connectivity Checks: "wb_abrgr:wb_csrbrg"
143. Port Connectivity Checks: "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem"
144. Port Connectivity Checks: "fmlbrg:fmlbrg"
145. Port Connectivity Checks: "flash8:flash8|spi_flash:spi_flash"
146. Analysis & Synthesis Messages
147. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 24 14:48:24 2015         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; u16                                           ;
; Top-level Entity Name              ; kotku                                         ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 14,763                                        ;
;     Total combinational functions  ; 13,103                                        ;
;     Dedicated logic registers      ; 3,729                                         ;
; Total registers                    ; 3729                                          ;
; Total pins                         ; 63                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 184,499                                       ;
; Embedded Multiplier 9-bit elements ; 2                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25E144C8       ;                    ;
; Top-level entity name                                                      ; kotku              ; u16                ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                ; On                 ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+---------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                  ;
+---------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; ../rtl/pll/pll.v                                                    ; yes             ; User Wizard-Generated File                            ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/pll/pll.v                                 ;
; ../rtl/hdmi/serializer.vhd                                          ; yes             ; User Wizard-Generated File                            ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hdmi/serializer.vhd                       ;
; ../rtl/hdmi/hdmi.vhd                                                ; yes             ; User VHDL File                                        ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hdmi/hdmi.vhd                             ;
; ../rtl/hdmi/encoder.vhd                                             ; yes             ; User VHDL File                                        ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hdmi/encoder.vhd                          ;
; ../rtl/vga/vga_write_iface.v                                        ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_write_iface.v                     ;
; ../rtl/vga/vga_read_iface.v                                         ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_read_iface.v                      ;
; ../rtl/vga/vga_cpu_mem_iface.v                                      ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_cpu_mem_iface.v                   ;
; ../rtl/vga/vga_config_iface.v                                       ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_config_iface.v                    ;
; ../rtl/vga/vga_char_rom.v                                           ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_char_rom.v                        ;
; ../rtl/vga/vga_c4_iface.v                                           ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_c4_iface.v                        ;
; ../rtl/vga/vga_text_mode_fml.v                                      ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_text_mode_fml.v                   ;
; ../rtl/vga/vga_planar_fml.v                                         ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_planar_fml.v                      ;
; ../rtl/vga/vga_linear_fml.v                                         ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_linear_fml.v                      ;
; ../rtl/vga/vga_sequencer_fml.v                                      ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_sequencer_fml.v                   ;
; ../rtl/vga/vga_palette_regs_fml.v                                   ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_palette_regs_fml.v                ;
; ../rtl/vga/vga_pal_dac_fml.v                                        ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_pal_dac_fml.v                     ;
; ../rtl/vga/vga_lcd_fml.v                                            ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_lcd_fml.v                         ;
; ../rtl/vga/vga_fml.v                                                ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_fml.v                             ;
; ../rtl/vga/vga_fifo.v                                               ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_fifo.v                            ;
; ../rtl/vga/vga_dac_regs_fml.v                                       ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_dac_regs_fml.v                    ;
; ../rtl/vga/vga_crtc_fml.v                                           ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/vga/vga_crtc_fml.v                        ;
; ../rtl/wb_switch/wb_switch.v                                        ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/wb_switch/wb_switch.v                     ;
; ../rtl/wb_switch/sw_leds.v                                          ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/wb_switch/sw_leds.v                       ;
; ../rtl/flash/spi_flash.vhd                                          ; yes             ; User VHDL File                                        ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/flash/spi_flash.vhd                       ;
; ../rtl/flash/flash8.v                                               ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/flash/flash8.v                            ;
; ../rtl/flash/exec_rom.dat                                           ; yes             ; User Unspecified File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/flash/exec_rom.dat                        ;
; ../rtl/flash/exec_rom.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/flash/exec_rom.v                          ;
; ../rtl/flash/bootrom.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/flash/bootrom.v                           ;
; ../rtl/flash/bootrom.dat                                            ; yes             ; User Unspecified File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/flash/bootrom.dat                         ;
; ../rtl/speaker/speaker.v                                            ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/speaker/speaker.v                         ;
; ../rtl/sound/sound.v                                                ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/sound/sound.v                             ;
; ../rtl/dac/dac.vhd                                                  ; yes             ; User VHDL File                                        ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/dac/dac.vhd                               ;
; ../rtl/serial/serial_atx.v                                          ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/serial/serial_atx.v                       ;
; ../rtl/serial/serial_arx.v                                          ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/serial/serial_arx.v                       ;
; ../rtl/serial/serial.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/serial/serial.v                           ;
; ../rtl/timer/clk_gen.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/timer/clk_gen.v                           ;
; ../rtl/timer/timer.v                                                ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/timer/timer.v                             ;
; ../rtl/timer/timer_counter.v                                        ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/timer/timer_counter.v                     ;
; ../rtl/ps2/ps2_mouse_nofifo.v                                       ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/ps2/ps2_mouse_nofifo.v                    ;
; ../rtl/ps2/ps2_mouse_datain.v                                       ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/ps2/ps2_mouse_datain.v                    ;
; ../rtl/ps2/ps2_mouse_cmdout.v                                       ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/ps2/ps2_mouse_cmdout.v                    ;
; ../rtl/ps2/ps2_mouse.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/ps2/ps2_mouse.v                           ;
; ../rtl/ps2/ps2_keyb_xtcodes.v                                       ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/ps2/ps2_keyb_xtcodes.v                    ;
; ../rtl/ps2/ps2_keyb.v                                               ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/ps2/ps2_keyb.v                            ;
; ../rtl/ps2/ps2.v                                                    ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/ps2/ps2.v                                 ;
; ../rtl/kotku.v                                                      ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/kotku.v                                   ;
; ../rtl/pic/simple_pic.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/pic/simple_pic.v                          ;
; ../rtl/hpdmc_sdr16/hpdmc_sdrio.v                                    ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_sdrio.v                 ;
; ../rtl/hpdmc_sdr16/hpdmc_banktimer.v                                ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_banktimer.v             ;
; ../rtl/hpdmc_sdr16/hpdmc_busif.v                                    ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_busif.v                 ;
; ../rtl/hpdmc_sdr16/hpdmc_ctlif.v                                    ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_ctlif.v                 ;
; ../rtl/hpdmc_sdr16/hpdmc_datactl.v                                  ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_datactl.v               ;
; ../rtl/hpdmc_sdr16/hpdmc_mgmt.v                                     ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_mgmt.v                  ;
; ../rtl/hpdmc_sdr16/hpdmc.v                                          ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc.v                       ;
; ../rtl/fmlarb/fmlarb.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/fmlarb/fmlarb.v                           ;
; ../rtl/fmlbrg/fmlbrg_datamem.v                                      ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/fmlbrg/fmlbrg_datamem.v                   ;
; ../rtl/fmlbrg/fmlbrg_tagmem.v                                       ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/fmlbrg/fmlbrg_tagmem.v                    ;
; ../rtl/fmlbrg/fmlbrg.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/fmlbrg/fmlbrg.v                           ;
; ../rtl/csrbrg/csrbrg.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/csrbrg/csrbrg.v                           ;
; ../rtl/wb_abrg/wb_abrgr.v                                           ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/wb_abrg/wb_abrgr.v                        ;
; ../rtl/sdspi/sdspi.v                                                ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/sdspi/sdspi.v                             ;
; ../rtl/zet/zet_wb_master.v                                          ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_wb_master.v                       ;
; ../rtl/zet/zet_signmul17.v                                          ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_signmul17.v                       ;
; ../rtl/zet/zet_shrot.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_shrot.v                           ;
; ../rtl/zet/zet_rxr16.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_rxr16.v                           ;
; ../rtl/zet/zet_rxr8.v                                               ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_rxr8.v                            ;
; ../rtl/zet/zet_regfile.v                                            ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_regfile.v                         ;
; ../rtl/zet/zet_othop.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_othop.v                           ;
; ../rtl/zet/zet_opcode_deco.v                                        ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_opcode_deco.v                     ;
; ../rtl/zet/zet_nstate.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_nstate.v                          ;
; ../rtl/zet/zet_next_or_not.v                                        ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_next_or_not.v                     ;
; ../rtl/zet/zet_mux8_16.v                                            ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_mux8_16.v                         ;
; ../rtl/zet/zet_mux8_1.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_mux8_1.v                          ;
; ../rtl/zet/zet_muldiv.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_muldiv.v                          ;
; ../rtl/zet/zet_micro_rom.v                                          ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_micro_rom.v                       ;
; ../rtl/zet/zet_micro_data.v                                         ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_micro_data.v                      ;
; ../rtl/zet/zet_memory_regs.v                                        ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_memory_regs.v                     ;
; ../rtl/zet/zet_jmp_cond.v                                           ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_jmp_cond.v                        ;
; ../rtl/zet/zet_fulladd16.v                                          ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_fulladd16.v                       ;
; ../rtl/zet/zet_fetch.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_fetch.v                           ;
; ../rtl/zet/zet_exec.v                                               ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_exec.v                            ;
; ../rtl/zet/zet_div_uu.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_div_uu.v                          ;
; ../rtl/zet/zet_div_su.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_div_su.v                          ;
; ../rtl/zet/zet_decode.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_decode.v                          ;
; ../rtl/zet/zet_core.v                                               ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_core.v                            ;
; ../rtl/zet/zet_conv.v                                               ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_conv.v                            ;
; ../rtl/zet/zet_bitlog.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_bitlog.v                          ;
; ../rtl/zet/zet_arlog.v                                              ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_arlog.v                           ;
; ../rtl/zet/zet_alu.v                                                ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_alu.v                             ;
; ../rtl/zet/zet_addsub.v                                             ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet_addsub.v                          ;
; ../rtl/zet/zet.v                                                    ; yes             ; User Verilog HDL File                                 ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/rtl/zet/zet.v                                 ;
; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/defines.v     ; yes             ; Auto-Found Verilog HDL File                           ; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/defines.v                               ;
; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/rom_def.v     ; yes             ; Auto-Found Verilog HDL File                           ; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/rom_def.v                               ;
; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/micro_rom.dat ; yes             ; Auto-Found Unspecified File                           ; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/micro_rom.dat                           ;
; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/char_rom.dat  ; yes             ; Auto-Found Unspecified File                           ; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/char_rom.dat                            ;
; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/ps2/xt_codes.dat  ; yes             ; Auto-Found Unspecified File                           ; /project/fpga/reverse/u16/project/u16_zet_vga/rtl/ps2/xt_codes.dat                            ;
; altpll.tdf                                                          ; yes             ; Megafunction                                          ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                                    ;
; db/pll_altpll.v                                                     ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/pll_altpll.v                           ;
; altsyncram.tdf                                                      ; yes             ; Megafunction                                          ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                ;
; db/altsyncram_dog1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_dog1.tdf                    ;
; db/altsyncram_bog1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_bog1.tdf                    ;
; altlvds_tx.tdf                                                      ; yes             ; Megafunction                                          ; c:/altera/91sp2/quartus/libraries/megafunctions/altlvds_tx.tdf                                ;
; db/serializer_lvds_tx.v                                             ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/serializer_lvds_tx.v                   ;
; db/altsyncram_nec1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_nec1.tdf                    ;
; db/altsyncram_cc41.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_cc41.tdf                    ;
; db/altsyncram_aql1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_aql1.tdf                    ;
; db/altsyncram_bic1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_bic1.tdf                    ;
; db/altsyncram_32h1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_32h1.tdf                    ;
; db/altsyncram_prg1.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_prg1.tdf                    ;
; db/altsyncram_ic41.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_ic41.tdf                    ;
; db/altsyncram_7171.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_7171.tdf                    ;
; db/u16.ram0_vga_char_rom_b82f6c8b.hdl.mif                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/u16.ram0_vga_char_rom_b82f6c8b.hdl.mif ;
; altshift_taps.tdf                                                   ; yes             ; Megafunction                                          ; c:/altera/91sp2/quartus/libraries/megafunctions/altshift_taps.tdf                             ;
; db/shift_taps_65m.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/shift_taps_65m.tdf                     ;
; db/altsyncram_1d81.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/altsyncram_1d81.tdf                    ;
; db/cntr_lpf.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/cntr_lpf.tdf                           ;
; db/cmpr_ifc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/cmpr_ifc.tdf                           ;
; lpm_mult.tdf                                                        ; yes             ; Megafunction                                          ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                  ;
; db/mult_u4t.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/db/mult_u4t.tdf                           ;
+---------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 14,763                                                                     ;
;                                             ;                                                                            ;
; Total combinational functions               ; 13103                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 9014                                                                       ;
;     -- 3 input functions                    ; 2526                                                                       ;
;     -- <=2 input functions                  ; 1563                                                                       ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 11893                                                                      ;
;     -- arithmetic mode                      ; 1210                                                                       ;
;                                             ;                                                                            ;
; Total registers                             ; 3729                                                                       ;
;     -- Dedicated logic registers            ; 3729                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 63                                                                         ;
; Total memory bits                           ; 184499                                                                     ;
; Embedded Multiplier 9-bit elements          ; 2                                                                          ;
; Total PLLs                                  ; 1                                                                          ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3892                                                                       ;
; Total fan-out                               ; 59470                                                                      ;
; Average fan-out                             ; 3.47                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                     ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |kotku                                                      ; 13103 (68)        ; 3729 (18)    ; 184499      ; 2            ; 0       ; 1         ; 63   ; 0            ; |kotku                                                                                                                                                                                                  ; work         ;
;    |bootrom:bootrom|                                        ; 109 (109)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|bootrom:bootrom                                                                                                                                                                                  ;              ;
;    |clk_gen:timerclk|                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|clk_gen:timerclk                                                                                                                                                                                 ;              ;
;    |csrbrg:csrbrg|                                          ; 5 (5)             ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|csrbrg:csrbrg                                                                                                                                                                                    ;              ;
;    |exec_rom:exec_rom|                                      ; 18 (18)           ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|exec_rom:exec_rom                                                                                                                                                                                ;              ;
;       |altsyncram:rom_hi_rtl_5|                             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|exec_rom:exec_rom|altsyncram:rom_hi_rtl_5                                                                                                                                                        ;              ;
;          |altsyncram_bic1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated                                                                                                                         ;              ;
;       |altsyncram:rom_hi_rtl_6|                             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|exec_rom:exec_rom|altsyncram:rom_hi_rtl_6                                                                                                                                                        ;              ;
;          |altsyncram_32h1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated                                                                                                                         ;              ;
;       |altsyncram:rom_low_rtl_3|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|exec_rom:exec_rom|altsyncram:rom_low_rtl_3                                                                                                                                                       ;              ;
;          |altsyncram_bic1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|exec_rom:exec_rom|altsyncram:rom_low_rtl_3|altsyncram_bic1:auto_generated                                                                                                                        ;              ;
;       |altsyncram:rom_low_rtl_4|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|exec_rom:exec_rom|altsyncram:rom_low_rtl_4                                                                                                                                                       ;              ;
;          |altsyncram_32h1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|exec_rom:exec_rom|altsyncram:rom_low_rtl_4|altsyncram_32h1:auto_generated                                                                                                                        ;              ;
;    |flash8:flash8|                                          ; 3757 (3680)       ; 73 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|flash8:flash8                                                                                                                                                                                    ;              ;
;       |spi_flash:spi_flash|                                 ; 77 (77)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|flash8:flash8|spi_flash:spi_flash                                                                                                                                                                ;              ;
;    |fmlarb:fmlarb|                                          ; 58 (58)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlarb:fmlarb                                                                                                                                                                                    ;              ;
;    |fmlbrg:fmlbrg|                                          ; 86 (86)           ; 57 (57)      ; 8960        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg                                                                                                                                                                                    ;              ;
;       |fmlbrg_datamem:datamem|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem                                                                                                                                                             ;              ;
;          |altsyncram:ram0_rtl_13|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13                                                                                                                                      ;              ;
;             |altsyncram_ic41:auto_generated|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13|altsyncram_ic41:auto_generated                                                                                                       ;              ;
;          |altsyncram:ram1_rtl_15|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15                                                                                                                                      ;              ;
;             |altsyncram_ic41:auto_generated|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15|altsyncram_ic41:auto_generated                                                                                                       ;              ;
;       |fmlbrg_tagmem:tagmem|                                ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem                                                                                                                                                               ;              ;
;          |altsyncram:tags_rtl_1|                            ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1                                                                                                                                         ;              ;
;             |altsyncram_cc41:auto_generated|                ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1|altsyncram_cc41:auto_generated                                                                                                          ;              ;
;    |hpdmc:hpdmc|                                            ; 303 (3)           ; 195 (17)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc                                                                                                                                                                                      ;              ;
;       |hpdmc_busif:busif|                                   ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_busif:busif                                                                                                                                                                    ;              ;
;       |hpdmc_ctlif:ctlif|                                   ; 58 (58)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif                                                                                                                                                                    ;              ;
;       |hpdmc_datactl:datactl|                               ; 84 (33)           ; 39 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl                                                                                                                                                                ;              ;
;          |hpdmc_banktimer:banktimer0|                       ; 15 (15)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0                                                                                                                                     ;              ;
;          |hpdmc_banktimer:banktimer1|                       ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1                                                                                                                                     ;              ;
;          |hpdmc_banktimer:banktimer2|                       ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2                                                                                                                                     ;              ;
;          |hpdmc_banktimer:banktimer3|                       ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3                                                                                                                                     ;              ;
;       |hpdmc_mgmt:mgmt|                                     ; 155 (155)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt                                                                                                                                                                      ;              ;
;       |hpdmc_sdrio:sdrio|                                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|hpdmc:hpdmc|hpdmc_sdrio:sdrio                                                                                                                                                                    ;              ;
;    |pll:pll|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|pll:pll                                                                                                                                                                                          ;              ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|pll:pll|altpll:altpll_component                                                                                                                                                                  ;              ;
;          |pll_altpll:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                        ;              ;
;    |ps2:ps2|                                                ; 444 (96)          ; 193 (35)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2                                                                                                                                                                                          ;              ;
;       |ps2_keyb:keyb|                                       ; 143 (65)          ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_keyb:keyb                                                                                                                                                                            ;              ;
;          |ps2_keyb_xtcodes:keyb_xtcodes|                    ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_keyb:keyb|ps2_keyb_xtcodes:keyb_xtcodes                                                                                                                                              ;              ;
;       |ps2_mouse_nofifo:mouse_nofifo|                       ; 205 (0)           ; 115 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo                                                                                                                                                            ;              ;
;          |ps2_mouse:mouse|                                  ; 205 (36)          ; 115 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse                                                                                                                                            ;              ;
;             |ps2_mouse_cmdout:mouse_cmdout|                 ; 140 (140)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout                                                                                                              ;              ;
;             |ps2_mouse_datain:mouse_datain|                 ; 29 (29)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain                                                                                                              ;              ;
;    |sdspi:sdspi|                                            ; 35 (35)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sdspi:sdspi                                                                                                                                                                                      ;              ;
;    |serial:com1|                                            ; 139 (100)         ; 108 (73)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|serial:com1                                                                                                                                                                                      ;              ;
;       |serial_arx:arx|                                      ; 23 (23)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|serial:com1|serial_arx:arx                                                                                                                                                                       ;              ;
;       |serial_atx:atx|                                      ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|serial:com1|serial_atx:atx                                                                                                                                                                       ;              ;
;    |simple_pic:pic0|                                        ; 16 (16)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|simple_pic:pic0                                                                                                                                                                                  ;              ;
;    |sound:sound|                                            ; 74 (52)           ; 87 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sound:sound                                                                                                                                                                                      ;              ;
;       |dac:l|                                               ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sound:sound|dac:l                                                                                                                                                                                ;              ;
;       |dac:r|                                               ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sound:sound|dac:r                                                                                                                                                                                ;              ;
;    |speaker:speaker|                                        ; 6 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|speaker:speaker                                                                                                                                                                                  ;              ;
;    |sw_leds:sw_leds|                                        ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|sw_leds:sw_leds                                                                                                                                                                                  ;              ;
;    |timer:timer|                                            ; 376 (24)          ; 222 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|timer:timer                                                                                                                                                                                      ;              ;
;       |timer_counter:cnt0|                                  ; 117 (117)         ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|timer:timer|timer_counter:cnt0                                                                                                                                                                   ;              ;
;       |timer_counter:cnt1|                                  ; 116 (116)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|timer:timer|timer_counter:cnt1                                                                                                                                                                   ;              ;
;       |timer_counter:cnt2|                                  ; 119 (119)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|timer:timer|timer_counter:cnt2                                                                                                                                                                   ;              ;
;    |vga_fml:vga|                                            ; 1948 (149)        ; 915 (0)      ; 44416       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga                                                                                                                                                                                      ;              ;
;       |fmlbrg:vgafmlbrg|                                    ; 249 (233)         ; 100 (69)     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg                                                                                                                                                                     ;              ;
;          |fmlbrg_datamem:datamem|                           ; 0 (0)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem                                                                                                                                              ;              ;
;             |altsyncram:ram0_rtl_2|                         ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2                                                                                                                        ;              ;
;                |altsyncram_aql1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated                                                                                         ;              ;
;             |altsyncram:ram1_rtl_14|                        ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14                                                                                                                       ;              ;
;                |altsyncram_aql1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated                                                                                        ;              ;
;          |fmlbrg_tagmem:tagmem|                             ; 16 (16)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem                                                                                                                                                ;              ;
;       |vga_config_iface:config_iface|                       ; 150 (150)         ; 215 (215)    ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface                                                                                                                                                        ;              ;
;          |altsyncram:CRTC[0][7]__2|                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2                                                                                                                               ;              ;
;             |altsyncram_bog1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated                                                                                                ;              ;
;          |altsyncram:graphics_ctrl[0][7]__1|                ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1                                                                                                                      ;              ;
;             |altsyncram_dog1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated                                                                                       ;              ;
;       |vga_cpu_mem_iface:cpu_mem_iface|                     ; 655 (26)          ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface                                                                                                                                                      ;              ;
;          |vga_c4_iface:c4_iface|                            ; 4 (4)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface                                                                                                                                ;              ;
;          |vga_read_iface:read_iface|                        ; 139 (139)         ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface                                                                                                                            ;              ;
;          |vga_write_iface:write_iface|                      ; 486 (486)         ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface                                                                                                                          ;              ;
;       |vga_lcd_fml:lcd|                                     ; 745 (79)          ; 520 (42)     ; 43776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd                                                                                                                                                                      ;              ;
;          |vga_crtc_fml:crtc|                                ; 94 (94)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc                                                                                                                                                    ;              ;
;          |vga_fifo:data_fifo|                               ; 50 (50)           ; 30 (30)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo                                                                                                                                                   ;              ;
;             |altsyncram:mem_rtl_0|                          ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0                                                                                                                              ;              ;
;                |altsyncram_nec1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated                                                                                               ;              ;
;          |vga_pal_dac_fml:pal_dac|                          ; 40 (29)           ; 23 (19)      ; 4864        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac                                                                                                                                              ;              ;
;             |vga_dac_regs_fml:dac_regs|                     ; 11 (11)           ; 4 (4)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs                                                                                                                    ;              ;
;                |altsyncram:blue_dac_rtl_11|                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11                                                                                         ;              ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated                                                          ;              ;
;                |altsyncram:blue_dac_rtl_12|                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12                                                                                         ;              ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12|altsyncram_prg1:auto_generated                                                          ;              ;
;                |altsyncram:green_dac_rtl_10|                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10                                                                                        ;              ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10|altsyncram_prg1:auto_generated                                                         ;              ;
;                |altsyncram:green_dac_rtl_9|                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9                                                                                         ;              ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated                                                          ;              ;
;                |altsyncram:red_dac_rtl_7|                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7                                                                                           ;              ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated                                                            ;              ;
;                |altsyncram:red_dac_rtl_8|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8                                                                                           ;              ;
;                   |altsyncram_prg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8|altsyncram_prg1:auto_generated                                                            ;              ;
;             |vga_palette_regs_fml:palette_regs|             ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs                                                                                                            ;              ;
;                |altsyncram:palette_rtl_16|                  ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16                                                                                  ;              ;
;                   |altsyncram_dog1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16|altsyncram_dog1:auto_generated                                                   ;              ;
;                |altsyncram:palette_rtl_17|                  ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17                                                                                  ;              ;
;                   |altsyncram_dog1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17|altsyncram_dog1:auto_generated                                                   ;              ;
;          |vga_sequencer_fml:sequencer|                      ; 482 (48)          ; 401 (2)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer                                                                                                                                          ;              ;
;             |vga_linear_fml:linear|                         ; 78 (78)           ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear                                                                                                                    ;              ;
;             |vga_planar_fml:planar|                         ; 209 (209)         ; 181 (181)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar                                                                                                                    ;              ;
;             |vga_text_mode_fml:text_mode|                   ; 147 (147)         ; 108 (108)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode                                                                                                              ;              ;
;                |vga_char_rom:char_rom|                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom                                                                                        ;              ;
;                   |altsyncram:rom_rtl_18|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18                                                                  ;              ;
;                      |altsyncram_7171:auto_generated|       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18|altsyncram_7171:auto_generated                                   ;              ;
;    |wb_abrgr:sd_brg|                                        ; 12 (12)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_abrgr:sd_brg                                                                                                                                                                                  ;              ;
;    |wb_abrgr:vga_brg|                                       ; 31 (31)           ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_abrgr:vga_brg                                                                                                                                                                                 ;              ;
;    |wb_abrgr:wb_csrbrg|                                     ; 12 (12)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_abrgr:wb_csrbrg                                                                                                                                                                               ;              ;
;    |wb_abrgr:wb_fmlbrg|                                     ; 12 (12)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_abrgr:wb_fmlbrg                                                                                                                                                                               ;              ;
;    |wb_switch:wbs|                                          ; 242 (242)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|wb_switch:wbs                                                                                                                                                                                    ; work         ;
;    |zet:zet|                                                ; 5328 (0)          ; 1443 (0)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet                                                                                                                                                                                          ;              ;
;       |zet_core:core|                                       ; 5230 (69)         ; 1366 (2)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core                                                                                                                                                                            ;              ;
;          |zet_decode:decode|                                ; 458 (198)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_decode:decode                                                                                                                                                          ;              ;
;             |zet_opcode_deco:opcode_deco|                   ; 260 (256)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_decode:decode|zet_opcode_deco:opcode_deco                                                                                                                              ;              ;
;                |zet_memory_regs:memory_regs|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_decode:decode|zet_opcode_deco:opcode_deco|zet_memory_regs:memory_regs                                                                                                  ;              ;
;          |zet_exec:exec|                                    ; 3056 (219)        ; 1285 (0)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec                                                                                                                                                              ;              ;
;             |zet_alu:alu|                                   ; 2229 (13)         ; 1020 (0)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu                                                                                                                                                  ;              ;
;                |zet_addsub:addsub|                          ; 58 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub                                                                                                                                ;              ;
;                   |zet_fulladd16:fulladd16|                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub|zet_fulladd16:fulladd16                                                                                                        ;              ;
;                |zet_arlog:arlog|                            ; 64 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_arlog:arlog                                                                                                                                  ; work         ;
;                   |zet_fulladd16:fulladd16|                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_arlog:arlog|zet_fulladd16:fulladd16                                                                                                          ; work         ;
;                |zet_conv:conv|                              ; 82 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv                                                                                                                                    ; work         ;
;                   |zet_mux8_16:mux8_16|                     ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv|zet_mux8_16:mux8_16                                                                                                                ;              ;
;                |zet_muldiv:muldiv|                          ; 1037 (173)        ; 1020 (0)     ; 51          ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv                                                                                                                                ; work         ;
;                   |zet_div_su:div_su|                       ; 864 (88)          ; 988 (85)     ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su                                                                                                              ; work         ;
;                      |zet_div_uu:divider|                   ; 776 (764)         ; 903 (898)    ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider                                                                                           ;              ;
;                         |altshift_taps:ovf_pipe_rtl_19|     ; 12 (0)            ; 5 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19                                                             ;              ;
;                            |shift_taps_65m:auto_generated|  ; 12 (0)            ; 5 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated                               ;              ;
;                               |altsyncram_1d81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2   ;              ;
;                               |cntr_lpf:cntr1|              ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|cntr_lpf:cntr1                ;              ;
;                                  |cmpr_ifc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|cntr_lpf:cntr1|cmpr_ifc:cmpr4 ;              ;
;                   |zet_signmul17:signmul17|                 ; 0 (0)             ; 32 (32)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17                                                                                                        ;              ;
;                      |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0                                                                                         ;              ;
;                         |mult_u4t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0|mult_u4t:auto_generated                                                                 ;              ;
;                |zet_mux8_16:m0|                             ; 184 (184)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0                                                                                                                                   ; work         ;
;                |zet_mux8_16:m1|                             ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1                                                                                                                                   ; work         ;
;                |zet_mux8_1:a1|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a1                                                                                                                                    ; work         ;
;                |zet_mux8_1:a2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a2                                                                                                                                    ; work         ;
;                |zet_othop:othop|                            ; 167 (98)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop                                                                                                                                  ; work         ;
;                   |zet_mux8_16:mux8_16|                     ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop|zet_mux8_16:mux8_16                                                                                                              ; work         ;
;                |zet_shrot:shrot|                            ; 574 (359)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot                                                                                                                                  ; work         ;
;                   |zet_rxr16:rxr16|                         ; 154 (154)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16                                                                                                                  ; work         ;
;                   |zet_rxr8:rxr8|                           ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr8:rxr8                                                                                                                    ; work         ;
;             |zet_jmp_cond:jmp_cond|                         ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_jmp_cond:jmp_cond                                                                                                                                        ; work         ;
;             |zet_regfile:regfile|                           ; 596 (596)         ; 265 (265)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile                                                                                                                                          ; work         ;
;          |zet_fetch:fetch|                                  ; 161 (131)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch                                                                                                                                                            ;              ;
;             |zet_next_or_not:next_or_not|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|zet_next_or_not:next_or_not                                                                                                                                ;              ;
;             |zet_nstate:nstate|                             ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate                                                                                                                                          ;              ;
;          |zet_micro_data:micro_data|                        ; 1486 (80)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data                                                                                                                                                  ;              ;
;             |zet_micro_rom:micro_rom|                       ; 1406 (1406)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data|zet_micro_rom:micro_rom                                                                                                                          ;              ;
;       |zet_wb_master:wb_master|                             ; 98 (98)           ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kotku|zet:zet|zet_wb_master:wb_master                                                                                                                                                                  ; work         ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Name                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                      ;
; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                      ;
; exec_rom:exec_rom|altsyncram:rom_low_rtl_3|altsyncram_bic1:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                      ;
; exec_rom:exec_rom|altsyncram:rom_low_rtl_4|altsyncram_32h1:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                      ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13|altsyncram_ic41:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                      ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15|altsyncram_ic41:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                      ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1|altsyncram_cc41:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; Single Port      ; 64           ; 12           ; --           ; --           ; 768   ; None                                      ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; True Dual Port   ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                      ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; True Dual Port   ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                      ;
; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                      ;
; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 512          ; 12           ; 512          ; 12           ; 6144  ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8|altsyncram_prg1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024  ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16|altsyncram_dog1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17|altsyncram_dog1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18|altsyncram_7171:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; db/u16.ram0_vga_char_rom_b82f6c8b.hdl.mif ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 17           ; 3            ; 17           ; 3            ; 51    ; None                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |kotku|zet:zet|zet_wb_master:wb_master|cs   ;
+------------+------------+------------+------------+---------+
; Name       ; cs.bloc_lo ; cs.stb2_hi ; cs.stb1_hi ; cs.IDLE ;
+------------+------------+------------+------------+---------+
; cs.IDLE    ; 0          ; 0          ; 0          ; 0       ;
; cs.stb1_hi ; 0          ; 0          ; 1          ; 1       ;
; cs.stb2_hi ; 0          ; 1          ; 0          ; 1       ;
; cs.bloc_lo ; 1          ; 0          ; 0          ; 1       ;
+------------+------------+------------+------------+---------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |kotku|timer:timer|timer_counter:cnt2|outmux ;
+-------------+-------------+-------------+--------------------+
; Name        ; outmux.DATL ; outmux.STAT ; outmux.DATH        ;
+-------------+-------------+-------------+--------------------+
; outmux.DATL ; 0           ; 0           ; 0                  ;
; outmux.DATH ; 1           ; 0           ; 1                  ;
; outmux.STAT ; 1           ; 1           ; 0                  ;
+-------------+-------------+-------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |kotku|timer:timer|timer_counter:cnt1|outmux ;
+-------------+-------------+-------------+--------------------+
; Name        ; outmux.DATL ; outmux.STAT ; outmux.DATH        ;
+-------------+-------------+-------------+--------------------+
; outmux.DATL ; 0           ; 0           ; 0                  ;
; outmux.DATH ; 1           ; 0           ; 1                  ;
; outmux.STAT ; 1           ; 1           ; 0                  ;
+-------------+-------------+-------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |kotku|timer:timer|timer_counter:cnt0|outmux ;
+-------------+-------------+-------------+--------------------+
; Name        ; outmux.DATL ; outmux.STAT ; outmux.DATH        ;
+-------------+-------------+-------------+--------------------+
; outmux.DATL ; 0           ; 0           ; 0                  ;
; outmux.DATH ; 1           ; 0           ; 1                  ;
; outmux.STAT ; 1           ; 1           ; 0                  ;
+-------------+-------------+-------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|ps2:ps2|ps2_keyb:keyb|m1_state                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------------+---------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+----------------------------+---------------------------+----------------------+----------------------+
; Name                                 ; m1_state.m1_rx_rising_edge_marker ; m1_state.m1_rx_falling_edge_marker ; m1_state.m1_tx_reset_timer ; m1_state.m1_tx_first_wait_clk_l ; m1_state.m1_tx_first_wait_clk_h ; m1_state.m1_tx_rising_edge_marker ; m1_state.m1_tx_error_no_keyboard_ack ; m1_state.m1_tx_done_recovery ; m1_state.m1_tx_wait_keyboard_ack ; m1_state.m1_tx_clk_l ; m1_state.m1_tx_clk_h ; m1_state.m1_tx_force_clk_l ; m1_state.m1_tx_wait_clk_h ; m1_state.m1_rx_clk_l ; m1_state.m1_rx_clk_h ;
+--------------------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------------+---------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+----------------------------+---------------------------+----------------------+----------------------+
; m1_state.m1_rx_clk_h                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 0                    ;
; m1_state.m1_rx_clk_l                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 1                    ; 1                    ;
; m1_state.m1_tx_wait_clk_h            ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 1                         ; 0                    ; 1                    ;
; m1_state.m1_tx_force_clk_l           ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 1                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_h                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 1                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_l                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 1                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_keyboard_ack     ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 1                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_done_recovery         ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 1                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_error_no_keyboard_ack ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 1                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_rising_edge_marker    ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 1                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_h      ; 0                                 ; 0                                  ; 0                          ; 0                               ; 1                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_l      ; 0                                 ; 0                                  ; 0                          ; 1                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_reset_timer           ; 0                                 ; 0                                  ; 1                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_rx_falling_edge_marker   ; 0                                 ; 1                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_rx_rising_edge_marker    ; 1                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
+--------------------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------------+---------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+----------------------------+---------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver                                                                                                                                                               ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver                                                                                                              ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|state                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+
; Name                  ; state.INVALIDATE ; state.TEST_INVALIDATE ; state.REFILL8 ; state.REFILL7 ; state.REFILL6 ; state.REFILL5 ; state.REFILL4 ; state.REFILL3 ; state.REFILL2 ; state.REFILL1 ; state.REFILL_WAIT ; state.REFILL ; state.EVICT8 ; state.EVICT7 ; state.EVICT6 ; state.EVICT5 ; state.EVICT4 ; state.EVICT3 ; state.EVICT2 ; state.EVICT ; state.WB_BURST ; state.TEST_HIT ; state.IDLE ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+
; state.IDLE            ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 0          ;
; state.TEST_HIT        ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 1              ; 1          ;
; state.WB_BURST        ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1              ; 0              ; 1          ;
; state.EVICT           ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0              ; 0              ; 1          ;
; state.EVICT2          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT3          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT4          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT5          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT6          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT7          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT8          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL_WAIT     ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL1         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL2         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL3         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL4         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL5         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL6         ; 0                ; 0                     ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL7         ; 0                ; 0                     ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL8         ; 0                ; 0                     ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.TEST_INVALIDATE ; 0                ; 1                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.INVALIDATE      ; 1                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|vga_fml:vga|vga_lcd_fml:lcd|state                                                                                                                                                                                                                                   ;
+----------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+-------------+------------+
; Name           ; state.FML8 ; state.FML7 ; state.FML6 ; state.FML5 ; state.FML4 ; state.FML3 ; state.FML2 ; state.FML1 ; state.CACHE8 ; state.CACHE7 ; state.CACHE6 ; state.CACHE5 ; state.CACHE4 ; state.CACHE3 ; state.CACHE2 ; state.CACHE1 ; state.TRYCACHE ; state.DELAY ; state.IDLE ;
+----------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+-------------+------------+
; state.IDLE     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 0          ;
; state.DELAY    ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1           ; 1          ;
; state.TRYCACHE ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 0           ; 1          ;
; state.CACHE1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 0           ; 1          ;
; state.CACHE2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE4   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE5   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE6   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE7   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.CACHE8   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML1     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML2     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML3     ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML4     ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML5     ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML6     ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML7     ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
; state.FML8     ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0           ; 1          ;
+----------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|state                                                                                          ;
+------------------------+------------------------+-------------------+--------------------+-------------+------------+----------------+------------+
; Name                   ; state.AUTOREFRESH_WAIT ; state.AUTOREFRESH ; state.PRECHARGEALL ; state.WRITE ; state.READ ; state.ACTIVATE ; state.IDLE ;
+------------------------+------------------------+-------------------+--------------------+-------------+------------+----------------+------------+
; state.IDLE             ; 0                      ; 0                 ; 0                  ; 0           ; 0          ; 0              ; 0          ;
; state.ACTIVATE         ; 0                      ; 0                 ; 0                  ; 0           ; 0          ; 1              ; 1          ;
; state.READ             ; 0                      ; 0                 ; 0                  ; 0           ; 1          ; 0              ; 1          ;
; state.WRITE            ; 0                      ; 0                 ; 0                  ; 1           ; 0          ; 0              ; 1          ;
; state.PRECHARGEALL     ; 0                      ; 0                 ; 1                  ; 0           ; 0          ; 0              ; 1          ;
; state.AUTOREFRESH      ; 0                      ; 1                 ; 0                  ; 0           ; 0          ; 0              ; 1          ;
; state.AUTOREFRESH_WAIT ; 1                      ; 0                 ; 0                  ; 0           ; 0          ; 0              ; 1          ;
+------------------------+------------------------+-------------------+--------------------+-------------+------------+----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |kotku|fmlarb:fmlarb|wmaster                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; wmaster.101 ; wmaster.100 ; wmaster.011 ; wmaster.010 ; wmaster.001 ; wmaster.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; wmaster.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; wmaster.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; wmaster.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; wmaster.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; wmaster.100 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; wmaster.101 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |kotku|fmlarb:fmlarb|master                                              ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; master.101 ; master.100 ; master.011 ; master.010 ; master.001 ; master.000 ;
+------------+------------+------------+------------+------------+------------+------------+
; master.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; master.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; master.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; master.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; master.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; master.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |kotku|csrbrg:csrbrg|state                                   ;
+-----------------+-----------+-----------------+-----------------+------------+
; Name            ; state.ACK ; state.DELAYACK2 ; state.DELAYACK1 ; state.IDLE ;
+-----------------+-----------+-----------------+-----------------+------------+
; state.IDLE      ; 0         ; 0               ; 0               ; 0          ;
; state.DELAYACK1 ; 0         ; 0               ; 1               ; 1          ;
; state.DELAYACK2 ; 0         ; 1               ; 0               ; 1          ;
; state.ACK       ; 1         ; 0               ; 0               ; 1          ;
+-----------------+-----------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kotku|fmlbrg:fmlbrg|state                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+
; Name                  ; state.INVALIDATE ; state.TEST_INVALIDATE ; state.REFILL8 ; state.REFILL7 ; state.REFILL6 ; state.REFILL5 ; state.REFILL4 ; state.REFILL3 ; state.REFILL2 ; state.REFILL1 ; state.REFILL_WAIT ; state.REFILL ; state.EVICT8 ; state.EVICT7 ; state.EVICT6 ; state.EVICT5 ; state.EVICT4 ; state.EVICT3 ; state.EVICT2 ; state.EVICT ; state.WB_BURST ; state.TEST_HIT ; state.IDLE ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+
; state.IDLE            ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 0          ;
; state.TEST_HIT        ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 1              ; 1          ;
; state.WB_BURST        ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1              ; 0              ; 1          ;
; state.EVICT           ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0              ; 0              ; 1          ;
; state.EVICT2          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT3          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT4          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT5          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT6          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT7          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.EVICT8          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL          ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL_WAIT     ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL1         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL2         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL3         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL4         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL5         ; 0                ; 0                     ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL6         ; 0                ; 0                     ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL7         ; 0                ; 0                     ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.REFILL8         ; 0                ; 0                     ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.TEST_INVALIDATE ; 0                ; 1                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
; state.INVALIDATE      ; 1                ; 0                     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0              ; 0              ; 1          ;
+-----------------------+------------------+-----------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-------------+----------------+----------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[0..4] ; Lost fanout                                                                                                  ;
; hdmi:hdmi|encoder:enc0|ENCODED_O[1,3,5,7,9]                                                                                                             ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[0..4] ; Lost fanout                                                                                                  ;
; hdmi:hdmi|encoder:enc0|ENCODED_O[0,2,4,6,8]                                                                                                             ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[0..4] ; Lost fanout                                                                                                  ;
; hdmi:hdmi|encoder:enc1|ENCODED_O[1,3,5,7,9]                                                                                                             ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[0..4] ; Lost fanout                                                                                                  ;
; hdmi:hdmi|encoder:enc1|ENCODED_O[0,2,4,6,8]                                                                                                             ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[0..4] ; Lost fanout                                                                                                  ;
; hdmi:hdmi|encoder:enc2|ENCODED_O[1,3,5,7,9]                                                                                                             ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[0..4] ; Lost fanout                                                                                                  ;
; hdmi:hdmi|encoder:enc2|ENCODED_O[0,2,4,6,8]                                                                                                             ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe11                                           ; Lost fanout                                                                                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][9]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][10]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][11]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][12]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][13]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][14]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][15]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][34]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][9]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][10]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][11]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][12]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][13]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][14]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][15]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][34]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][9]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][10]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][11]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][12]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][13]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][14]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][15]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][34]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][9]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][10]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][11]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][12]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][13]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][14]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][15]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][34]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][9]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][10]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][11]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][12]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][13]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][14]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][15]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][34]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][9]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][10]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][11]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][12]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][13]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][14]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][15]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][34]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][9]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][10]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][11]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][12]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][13]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][14]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][15]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][34]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][9]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][10]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][11]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][12]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][13]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][14]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][15]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][34]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][9]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][10]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][11]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][12]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][13]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][14]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][15]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][34]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][16]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][34]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][16]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][34]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][16]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][34]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][16]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][34]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][16]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][34]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][16]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][34]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][16]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][34]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][16]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][34]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; sw_leds:sw_leds|nmi_pb_pressed                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                       ;
; wb_abrgr:sd_brg|wbm_dat_i_r[8..15]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                       ;
; timer:timer|timer_counter:cnt2|bFn                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                       ;
; timer:timer|timer_counter:cnt1|bFn                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                       ;
; timer:timer|timer_counter:cnt0|bFn                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                       ;
; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[13..14]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a2_r[0..8]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                       ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a2_r[0..5]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; wb_abrgr:sd_brg|wbs_dat_o_r[8..15]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                       ;
; wb_abrgr:sd_brg|wbs_dat_o[8..15]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|sync_dffe1a                                      ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe3a[0]                                        ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe4a[0]                                        ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe5a[0]                                        ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe6a[0]                                        ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe7a[0]                                        ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe8a[0..2]                                     ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe7a[1..2]                                     ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe6a[1..2]                                     ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe5a[1..2]                                     ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe4a[1..2]                                     ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe3a[1..2]                                     ; Lost fanout                                                                                                  ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_cntr:cntr2|counter_reg_bit[0..2]      ; Lost fanout                                                                                                  ;
; hdmi:hdmi|encoder:enc2|dc_bias[0..3]                                                                                                                    ; Lost fanout                                                                                                  ;
; hdmi:hdmi|encoder:enc1|dc_bias[0..3]                                                                                                                    ; Lost fanout                                                                                                  ;
; hdmi:hdmi|encoder:enc0|dc_bias[0..3]                                                                                                                    ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_blue_o[0..1]                                                                                    ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_green_o[0..1]                                                                                   ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_red_o[0..1]                                                                                     ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue[0]                                                                   ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red[0..1]                                                                 ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green[0..1]                                                               ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue[1]                                                                   ; Lost fanout                                                                                                  ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[3][10]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[3][11]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][10]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][11]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][10]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][11]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[0][10]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[0][11]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s[16]                                            ; Lost fanout                                                                                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][33]                                   ; Lost fanout                                                                                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][33]                                   ; Lost fanout                                                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[0]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[0]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[0]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[0]                                                                   ;
; wb_abrgr:vga_brg|wbm_dat_o_r[0]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[0]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_sel_o_r[0]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_sel_o_r[0]                                                                   ;
; wb_abrgr:vga_brg|wbm_sel_o_r[0]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_sel_o_r[0]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbs_we_i_r                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbs_we_i_r                                                                       ;
; wb_abrgr:wb_csrbrg|wbs_we_i_r                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbs_we_i_r                                                                       ;
; wb_abrgr:vga_brg|wbs_we_i_r                                                                                                                             ; Merged with wb_abrgr:sd_brg|wbs_we_i_r                                                                       ;
; wb_abrgr:wb_fmlbrg|wbm_we_o_r                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_we_o_r                                                                       ;
; wb_abrgr:wb_csrbrg|wbm_we_o_r                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_we_o_r                                                                       ;
; wb_abrgr:vga_brg|wbm_we_o_r                                                                                                                             ; Merged with wb_abrgr:sd_brg|wbm_we_o_r                                                                       ;
; wb_abrgr:wb_fmlbrg|wbm_we_o                                                                                                                             ; Merged with wb_abrgr:sd_brg|wbm_we_o                                                                         ;
; wb_abrgr:wb_csrbrg|wbm_we_o                                                                                                                             ; Merged with wb_abrgr:sd_brg|wbm_we_o                                                                         ;
; wb_abrgr:vga_brg|wbm_we_o                                                                                                                               ; Merged with wb_abrgr:sd_brg|wbm_we_o                                                                         ;
; wb_abrgr:wb_fmlbrg|wbm_sel_o_r[1]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_sel_o_r[1]                                                                   ;
; wb_abrgr:vga_brg|wbm_sel_o_r[1]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_sel_o_r[1]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_sel_o[0]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_sel_o[0]                                                                     ;
; wb_abrgr:vga_brg|wbm_sel_o[0]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_sel_o[0]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_sel_o[1]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_sel_o[1]                                                                     ;
; wb_abrgr:vga_brg|wbm_sel_o[1]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_sel_o[1]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[1]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[1]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[1]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[1]                                                                   ;
; wb_abrgr:vga_brg|wbm_dat_o_r[1]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[1]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[2]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[2]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[2]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[2]                                                                   ;
; wb_abrgr:vga_brg|wbm_dat_o_r[2]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[2]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[3]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[3]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[3]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[3]                                                                   ;
; wb_abrgr:vga_brg|wbm_dat_o_r[3]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[3]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[4]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[4]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[4]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[4]                                                                   ;
; wb_abrgr:vga_brg|wbm_dat_o_r[4]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[4]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[5]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[5]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[5]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[5]                                                                   ;
; wb_abrgr:vga_brg|wbm_dat_o_r[5]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[5]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[6]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[6]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[6]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[6]                                                                   ;
; wb_abrgr:vga_brg|wbm_dat_o_r[6]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[6]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[7]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[7]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[7]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[7]                                                                   ;
; wb_abrgr:vga_brg|wbm_dat_o_r[7]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[7]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[8]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[8]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[8]                                                                                                                       ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[8]                                                                   ;
; wb_abrgr:vga_brg|wbm_dat_o_r[8]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o_r[8]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[0]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[0]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[0]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[0]                                                                     ;
; wb_abrgr:vga_brg|wbm_dat_o[0]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_dat_o[0]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[1]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[1]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[1]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[1]                                                                     ;
; wb_abrgr:vga_brg|wbm_dat_o[1]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_dat_o[1]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[2]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[2]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[2]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[2]                                                                     ;
; wb_abrgr:vga_brg|wbm_dat_o[2]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_dat_o[2]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[3]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[3]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[3]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[3]                                                                     ;
; wb_abrgr:vga_brg|wbm_dat_o[3]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_dat_o[3]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[4]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[4]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[4]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[4]                                                                     ;
; wb_abrgr:vga_brg|wbm_dat_o[4]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_dat_o[4]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[5]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[5]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[5]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[5]                                                                     ;
; wb_abrgr:vga_brg|wbm_dat_o[5]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_dat_o[5]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[6]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[6]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[6]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[6]                                                                     ;
; wb_abrgr:vga_brg|wbm_dat_o[6]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_dat_o[6]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[7]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[7]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[7]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[7]                                                                     ;
; wb_abrgr:vga_brg|wbm_dat_o[7]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_dat_o[7]                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[8]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[8]                                                                     ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[8]                                                                                                                         ; Merged with wb_abrgr:sd_brg|wbm_dat_o[8]                                                                     ;
; wb_abrgr:vga_brg|wbm_dat_o[8]                                                                                                                           ; Merged with wb_abrgr:sd_brg|wbm_dat_o[8]                                                                     ;
; serial:com1|BaudAcc8[0]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[3]                                                                          ;
; serial:com1|BaudAcc1[2]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[3]                                                                          ;
; serial:com1|BaudAcc8[3]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[3]                                                                          ;
; serial:com1|BaudAcc1[0]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[3]                                                                          ;
; serial:com1|BaudAcc8[1..2]                                                                                                                              ; Merged with serial:com1|BaudAcc1[3]                                                                          ;
; serial:com1|BaudAcc1[1]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[3]                                                                          ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|a_r[0]                                                                                                ; Merged with vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                                          ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|a2_r[0]                                                                                               ; Merged with vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a2_r[3]                                      ;
; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[19]                                                                                                                 ; Merged with vga_fml:vga|vga_lcd_fml:lcd|dcb_adr[0]                                                           ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[0]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[0]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane_addr0[1]                                                            ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|plane_addr0[0]     ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[0]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[0]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[1]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[1]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[2]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[2]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[4]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[4]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[14]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[1] ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[1]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[1]                                                                  ;
; wb_abrgr:wb_csrbrg|wbm_adr_o_r[1]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[1]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbs_tga_i_r                                                                                                                          ; Merged with wb_abrgr:vga_brg|wbs_tga_i_r                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_tga_o_r                                                                                                                          ; Merged with wb_abrgr:vga_brg|wbm_tga_o_r                                                                     ;
; wb_abrgr:wb_fmlbrg|wbm_tga_o                                                                                                                            ; Merged with wb_abrgr:vga_brg|wbm_tga_o                                                                       ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[9]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[9]                                                                  ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[9]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[9]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[10]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[10]                                                                 ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[10]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[10]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[11]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[11]                                                                 ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[11]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[11]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[12]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[12]                                                                 ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[12]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[12]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[13]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[13]                                                                 ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[13]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[13]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[14]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[14]                                                                 ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[14]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[14]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o_r[15]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[15]                                                                 ;
; wb_abrgr:wb_csrbrg|wbm_dat_o_r[15]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_dat_o_r[15]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[9]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_dat_o[9]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[9]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_dat_o[9]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[10]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[10]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[10]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[10]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[11]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[11]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[11]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[11]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[12]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[12]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[12]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[12]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[13]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[13]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[13]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[13]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[14]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[14]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[14]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[14]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_dat_o[15]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[15]                                                                   ;
; wb_abrgr:wb_csrbrg|wbm_dat_o[15]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_dat_o[15]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[2]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[2]                                                                  ;
; wb_abrgr:wb_csrbrg|wbm_adr_o_r[2]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[2]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[3]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[3]                                                                  ;
; wb_abrgr:wb_csrbrg|wbm_adr_o_r[3]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[3]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[4]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[4]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[5]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[5]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[6]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[6]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[7]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[7]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[8]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[8]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[9]                                                                                                                       ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[9]                                                                  ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[10]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[10]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[11]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[11]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[12]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[12]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[13]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[13]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[14]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[14]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o_r[15]                                                                                                                      ; Merged with wb_abrgr:vga_brg|wbm_adr_o_r[15]                                                                 ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[1]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[1]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_adr_o[1]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[1]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[2]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[2]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_adr_o[2]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[2]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[3]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[3]                                                                    ;
; wb_abrgr:wb_csrbrg|wbm_adr_o[3]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[3]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[4]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[4]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[5]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[5]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[6]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[6]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[7]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[7]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[8]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[8]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[9]                                                                                                                         ; Merged with wb_abrgr:vga_brg|wbm_adr_o[9]                                                                    ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[10]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_adr_o[10]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[11]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_adr_o[11]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[12]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_adr_o[12]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[13]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_adr_o[13]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[14]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_adr_o[14]                                                                   ;
; wb_abrgr:wb_fmlbrg|wbm_adr_o[15]                                                                                                                        ; Merged with wb_abrgr:vga_brg|wbm_adr_o[15]                                                                   ;
; fmlbrg:fmlbrg|fml_adr[1]                                                                                                                                ; Merged with csrbrg:csrbrg|csr_a[0]                                                                           ;
; fmlbrg:fmlbrg|fml_adr[2]                                                                                                                                ; Merged with csrbrg:csrbrg|csr_a[1]                                                                           ;
; fmlbrg:fmlbrg|fml_adr[3]                                                                                                                                ; Merged with csrbrg:csrbrg|csr_a[2]                                                                           ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[0]                                                                                                               ; Merged with fmlbrg:fmlbrg|fml_adr[4]                                                                         ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[1]                                                                                                               ; Merged with fmlbrg:fmlbrg|fml_adr[5]                                                                         ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[2]                                                                                                               ; Merged with fmlbrg:fmlbrg|fml_adr[6]                                                                         ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[3]                                                                                                               ; Merged with fmlbrg:fmlbrg|fml_adr[7]                                                                         ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[4]                                                                                                               ; Merged with fmlbrg:fmlbrg|fml_adr[8]                                                                         ;
; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|a_r[5]                                                                                                               ; Merged with fmlbrg:fmlbrg|fml_adr[9]                                                                         ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|hor_addr[2]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|word_offset[3]     ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|hor_addr[0]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|word_offset[1]     ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane_addr[1]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|plane_addr[0]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[3]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[3]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[1]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[1]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[16]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[1] ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[15]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[2] ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|hor_addr[3]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|word_offset[4]     ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|hor_addr[1]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|word_offset[2]     ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[0]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[0]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[0]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[0]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[1]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[1]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[0]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[0]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[6]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[6]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[2]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[2]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[2]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[2]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[2]                                                        ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[1] ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|col_addr[5]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|col_addr[5]        ;
; timer:timer|timer_counter:cnt2|bFilterClk2                                                                                                              ; Lost fanout                                                                                                  ;
; timer:timer|timer_counter:cnt2|bCurrentClk                                                                                                              ; Lost fanout                                                                                                  ;
; timer:timer|timer_counter:cnt2|bFilterClk1                                                                                                              ; Lost fanout                                                                                                  ;
; timer:timer|timer_counter:cnt1|bFilterClk2                                                                                                              ; Lost fanout                                                                                                  ;
; timer:timer|timer_counter:cnt1|bCurrentClk                                                                                                              ; Lost fanout                                                                                                  ;
; timer:timer|timer_counter:cnt1|bFilterClk1                                                                                                              ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[0,2..3,12,14]                                                        ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[3]                                                             ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[3]                                                             ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[1..6]                                                          ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[3..6]                                                          ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[1..2]                                                          ; Lost fanout                                                                                                  ;
; sw_leds:sw_leds|nmi_pb                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; timer:timer|timer_counter:cnt2|rLatchS[6]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; timer:timer|timer_counter:cnt1|rLatchS[6]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; timer:timer|timer_counter:cnt0|rLatchS[6]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; serial:com1|BaudAcc1[3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                       ;
; vga_fml:vga|vga_lcd_fml:lcd|dcb_adr[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[18]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                       ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml_adr_o[1]                                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|nmi_old                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|nmir                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_decode:decode|nmia                                                                                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|nmia_old                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                       ;
; timer:timer|timer_counter:cnt0|fCount                                                                                                                   ; Merged with timer:timer|timer_counter:cnt2|fCount                                                            ;
; timer:timer|timer_counter:cnt1|fCount                                                                                                                   ; Merged with timer:timer|timer_counter:cnt2|fCount                                                            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[4]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[4]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[4]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[4]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[1]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[1]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[4]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[4]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[5]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[5]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[6]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[6]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[7]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[7]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[8]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[8]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[9]                                                             ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[9]            ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[10]                                                            ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[10]           ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[11]                                                            ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[11]           ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[13]                                                            ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[13]           ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|pipe[15]                                                            ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[15]           ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|horiz_sync[7]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[7]      ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|video_on_h[7]                                                       ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[7]      ;
; vga_fml:vga|fmlbrg:vgafmlbrg|dcb_tag_r[14]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[1][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][0]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[2][0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][1]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][2]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][3]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][4]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][5]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][6]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][7]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][8]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[2][1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][3]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][4]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][5]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][6]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][7]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][8]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][9]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][10]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][11]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][12]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][13]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][14]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][16]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; serial:com1|BaudAcc8[4]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[4]                                                                          ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[0]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[0]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[1]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[1]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[2]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[2]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[3]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[3]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[4]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[4]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[5]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[5]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[6]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[6]        ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fml1_dat[7]                                                         ; Merged with vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|fml5_dat[7]        ;
; flash8:flash8|spi_flash:spi_flash|addr_reg[0,21..22]                                                                                                    ; Merged with flash8:flash8|spi_flash:spi_flash|addr_reg[23]                                                   ;
; serial:com1|BaudAcc8[5]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[5]                                                                          ;
; serial:com1|BaudAcc8[6]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[6]                                                                          ;
; serial:com1|BaudAcc8[7]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[7]                                                                          ;
; serial:com1|BaudAcc8[8]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[8]                                                                          ;
; serial:com1|BaudAcc8[9]                                                                                                                                 ; Merged with serial:com1|BaudAcc1[9]                                                                          ;
; serial:com1|BaudAcc8[10]                                                                                                                                ; Merged with serial:com1|BaudAcc1[10]                                                                         ;
; serial:com1|BaudAcc8[11]                                                                                                                                ; Merged with serial:com1|BaudAcc1[11]                                                                         ;
; serial:com1|BaudAcc8[12]                                                                                                                                ; Merged with serial:com1|BaudAcc1[12]                                                                         ;
; serial:com1|BaudAcc8[13]                                                                                                                                ; Merged with serial:com1|BaudAcc1[13]                                                                         ;
; serial:com1|BaudAcc8[14]                                                                                                                                ; Merged with serial:com1|BaudAcc1[14]                                                                         ;
; flash8:flash8|spi_flash:spi_flash|addr_reg[23]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                       ;
; flash8:flash8|spi_flash:spi_flash|addr_reg[20]                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                       ;
; sdspi:sdspi|tr[0]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                       ;
; timer:timer|timer_counter:cnt2|outmux.STAT                                                                                                              ; Lost fanout                                                                                                  ;
; timer:timer|timer_counter:cnt1|outmux.STAT                                                                                                              ; Lost fanout                                                                                                  ;
; timer:timer|timer_counter:cnt0|outmux.STAT                                                                                                              ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_reset_timer                                                                                                        ; Lost fanout                                                                                                  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state.WB_BURST                                                                                                             ; Lost fanout                                                                                                  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_INVALIDATE                                                                                                      ; Lost fanout                                                                                                  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state.INVALIDATE                                                                                                           ; Lost fanout                                                                                                  ;
; fmlbrg:fmlbrg|state.WB_BURST                                                                                                                            ; Lost fanout                                                                                                  ;
; zet:zet|zet_wb_master:wb_master|cs~2                                                                                                                    ; Lost fanout                                                                                                  ;
; zet:zet|zet_wb_master:wb_master|cs~3                                                                                                                    ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_keyb:keyb|m1_state~2                                                                                                                        ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_keyb:keyb|m1_state~3                                                                                                                        ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_keyb:keyb|m1_state~4                                                                                                                        ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_keyb:keyb|m1_state~5                                                                                                                        ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver~2                                                                               ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver~3                                                                               ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver~2                                                    ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver~3                                                    ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter~2                                                 ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter~3                                                 ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter~4                                                 ; Lost fanout                                                                                                  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~2                                                                                                                    ; Lost fanout                                                                                                  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~3                                                                                                                    ; Lost fanout                                                                                                  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~4                                                                                                                    ; Lost fanout                                                                                                  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~5                                                                                                                    ; Lost fanout                                                                                                  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|state~6                                                                                                                    ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|state~2                                                                                                                     ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|state~3                                                                                                                     ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|state~4                                                                                                                     ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|state~5                                                                                                                     ; Lost fanout                                                                                                  ;
; vga_fml:vga|vga_lcd_fml:lcd|state~6                                                                                                                     ; Lost fanout                                                                                                  ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~2                                                                                                                     ; Lost fanout                                                                                                  ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~3                                                                                                                     ; Lost fanout                                                                                                  ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~4                                                                                                                     ; Lost fanout                                                                                                  ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~5                                                                                                                     ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|wmaster~8                                                                                                                                 ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|wmaster~9                                                                                                                                 ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|wmaster~10                                                                                                                                ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|master~2                                                                                                                                  ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|master~3                                                                                                                                  ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|master~4                                                                                                                                  ; Lost fanout                                                                                                  ;
; csrbrg:csrbrg|state~2                                                                                                                                   ; Lost fanout                                                                                                  ;
; csrbrg:csrbrg|state~3                                                                                                                                   ; Lost fanout                                                                                                  ;
; fmlbrg:fmlbrg|state~2                                                                                                                                   ; Lost fanout                                                                                                  ;
; fmlbrg:fmlbrg|state~3                                                                                                                                   ; Lost fanout                                                                                                  ;
; fmlbrg:fmlbrg|state~4                                                                                                                                   ; Lost fanout                                                                                                  ;
; fmlbrg:fmlbrg|state~5                                                                                                                                   ; Lost fanout                                                                                                  ;
; fmlbrg:fmlbrg|state~6                                                                                                                                   ; Lost fanout                                                                                                  ;
; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_force_clk_l                                                                                                        ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|wmaster.011                                                                                                                               ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|wmaster.100                                                                                                                               ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|wmaster.101                                                                                                                               ; Lost fanout                                                                                                  ;
; fmlarb:fmlarb|master.011                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; fmlarb:fmlarb|master.100                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; fmlarb:fmlarb|master.101                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[0][9]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][9]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][9]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[3][9]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[0][8]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][8]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][8]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[3][8]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_first_wait_clk_h                                                                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~13                                                                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~30                                                                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~14                                                                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~31                                                                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_first_wait_clk_l                                                                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[18..19]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; Total Number of Removed Registers = 955                                                                                                                 ;                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][0]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][0],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][33],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][0],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[2][0],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][7],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][15]                                 ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][14]                                 ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][14],                                 ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][14],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][14],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][14],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][14],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][14],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][14],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][14],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][14]                                 ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][13]                                 ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][13],                                 ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][13],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][13],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][13],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][13],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][13],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][13],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][13],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][13]                                 ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[1][0]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[2][1],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[3][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[4][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[5][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[6][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[7][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[8][7],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[9][8],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[10][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[11][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[12][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[13][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[14][13],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[15][14],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][15],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][16]                                 ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][34]                                 ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][34],                                 ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][34],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][34],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][34],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][34],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][34],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][34],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][34],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][34],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][34],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][34],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][34],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][34],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][34],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][34],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][34]                                 ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][16]                                 ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][16],                                 ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][16],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][16],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][16],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][16],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][16],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][16],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][16],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][16],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][16],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][16],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][16],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][16],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][16],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][16],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][16]                                 ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][15]                                 ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][15],                                 ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][15],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][15],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][15],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][15],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][15],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][15],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][15],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][15],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][15],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][15],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][15],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][15],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][15],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][15],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][15]                                 ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][1]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][1],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][1],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][1],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][1]                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][2]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][2],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][2],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][2],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][2]                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][3]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][3],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][3],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][3],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][3]                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][4]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][4],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][4],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][4],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][4]                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][5]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][5],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][5],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][5],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][5]                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][6]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][6],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][6],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][6],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][6]                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][7]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][7],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][7],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][7],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][7],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][7],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][7],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][7],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][7],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][7],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][7]                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][8]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][8],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][8],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][8],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][8],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][8],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][8],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][8],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][8],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][8],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][8]                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][9]                                  ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][9],                                  ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][9],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][9],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][9],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][9],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][9],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][9],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][9],                                  ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][9],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][9]                                  ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][10]                                 ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][10],                                 ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][10],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][10],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][10],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][10],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][10],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][10],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][10],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][10],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][10]                                 ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][11]                                 ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][11],                                 ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][11],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][11],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][11],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][11],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][11],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][11],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][11],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][11],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][11]                                 ;
; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[1][12]                                 ; Stuck at GND              ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[2][12],                                 ;
;                                                                                                                                                      ; due to stuck port data_in ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[3][12],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[4][12],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[5][12],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[6][12],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[7][12],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[8][12],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[9][12],                                 ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[10][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[11][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[12][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[13][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[14][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[15][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[16][12],                                ;
;                                                                                                                                                      ;                           ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][12]                                 ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[0] ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[1], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[2], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[3], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[4], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc0|ENCODED_O[9], hdmi:hdmi|encoder:enc0|ENCODED_O[7],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc0|ENCODED_O[5], hdmi:hdmi|encoder:enc0|ENCODED_O[3],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc0|ENCODED_O[1],                                                                                                                  ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe11                                         ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[0] ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[1], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[2], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[3], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[4], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc0|ENCODED_O[8], hdmi:hdmi|encoder:enc0|ENCODED_O[6],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc0|ENCODED_O[4], hdmi:hdmi|encoder:enc0|ENCODED_O[2],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc0|ENCODED_O[0]                                                                                                                   ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[0] ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[1], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[2], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[3], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[4], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc2|ENCODED_O[8], hdmi:hdmi|encoder:enc2|ENCODED_O[6],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc2|ENCODED_O[4], hdmi:hdmi|encoder:enc2|ENCODED_O[2],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc2|ENCODED_O[0]                                                                                                                   ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[0] ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[1], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[2], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[3], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[4], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc2|ENCODED_O[9], hdmi:hdmi|encoder:enc2|ENCODED_O[7],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc2|ENCODED_O[5], hdmi:hdmi|encoder:enc2|ENCODED_O[3],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc2|ENCODED_O[1]                                                                                                                   ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[0] ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[1], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[2], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[3], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[4], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc1|ENCODED_O[8], hdmi:hdmi|encoder:enc1|ENCODED_O[6],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc1|ENCODED_O[4], hdmi:hdmi|encoder:enc1|ENCODED_O[2],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc1|ENCODED_O[0]                                                                                                                   ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[0] ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[1], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[2], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[3], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[4], ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc1|ENCODED_O[9], hdmi:hdmi|encoder:enc1|ENCODED_O[7],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc1|ENCODED_O[5], hdmi:hdmi|encoder:enc1|ENCODED_O[3],                                                                             ;
;                                                                                                                                                      ;                           ; hdmi:hdmi|encoder:enc1|ENCODED_O[1]                                                                                                                   ;
; wb_abrgr:sd_brg|wbm_dat_i_r[8]                                                                                                                       ; Stuck at GND              ; wb_abrgr:sd_brg|wbs_dat_o_r[8], wb_abrgr:sd_brg|wbs_dat_o[8]                                                                                          ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                       ;
; wb_abrgr:sd_brg|wbm_dat_i_r[9]                                                                                                                       ; Stuck at GND              ; wb_abrgr:sd_brg|wbs_dat_o_r[9], wb_abrgr:sd_brg|wbs_dat_o[9]                                                                                          ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                       ;
; wb_abrgr:sd_brg|wbm_dat_i_r[10]                                                                                                                      ; Stuck at GND              ; wb_abrgr:sd_brg|wbs_dat_o_r[10], wb_abrgr:sd_brg|wbs_dat_o[10]                                                                                        ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                       ;
; wb_abrgr:sd_brg|wbm_dat_i_r[11]                                                                                                                      ; Stuck at GND              ; wb_abrgr:sd_brg|wbs_dat_o_r[11], wb_abrgr:sd_brg|wbs_dat_o[11]                                                                                        ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                       ;
; wb_abrgr:sd_brg|wbm_dat_i_r[12]                                                                                                                      ; Stuck at GND              ; wb_abrgr:sd_brg|wbs_dat_o_r[12], wb_abrgr:sd_brg|wbs_dat_o[12]                                                                                        ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                       ;
; wb_abrgr:sd_brg|wbm_dat_i_r[13]                                                                                                                      ; Stuck at GND              ; wb_abrgr:sd_brg|wbs_dat_o_r[13], wb_abrgr:sd_brg|wbs_dat_o[13]                                                                                        ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                       ;
; wb_abrgr:sd_brg|wbm_dat_i_r[14]                                                                                                                      ; Stuck at GND              ; wb_abrgr:sd_brg|wbs_dat_o_r[14], wb_abrgr:sd_brg|wbs_dat_o[14]                                                                                        ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                       ;
; wb_abrgr:sd_brg|wbm_dat_i_r[15]                                                                                                                      ; Stuck at GND              ; wb_abrgr:sd_brg|wbs_dat_o_r[15], wb_abrgr:sd_brg|wbs_dat_o[15]                                                                                        ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                       ;
; fmlarb:fmlarb|master.011                                                                                                                             ; Stuck at GND              ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][8],                                                                                                           ;
;                                                                                                                                                      ; due to stuck port data_in ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[3][8]                                                                                                            ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe6a[1]                                     ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe4a[1]                                      ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe6a[2]                                     ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe4a[2]                                      ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe5a[1]                                     ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe3a[1]                                      ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe5a[2]                                     ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe3a[2]                                      ;
; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_cntr:cntr2|counter_reg_bit[2]      ; Lost Fanouts              ; hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_cntr:cntr2|counter_reg_bit[1]       ;
; vga_fml:vga|vga_lcd_fml:lcd|dcb_adr[0]                                                                                                               ; Stuck at GND              ; vga_fml:vga|fmlbrg:vgafmlbrg|dcb_tag_r[14]                                                                                                            ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3729  ;
; Number of registers using Synchronous Clear  ; 493   ;
; Number of registers using Synchronous Load   ; 257   ;
; Number of registers using Asynchronous Clear ; 83    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1749  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; sound:sound|dac:l|SigmaLatch_q[9]              ; 1       ;
; sound:sound|dac:r|SigmaLatch_q[9]              ; 1       ;
; flash8:flash8|spi_flash:spi_flash|shift_reg[7] ; 1       ;
; rst                                            ; 1289    ;
; flash8:flash8|spi_flash:spi_flash|shift_reg[6] ; 3       ;
; rst_debounce[16]                               ; 2       ;
; rst_debounce[0]                                ; 2       ;
; rst_debounce[1]                                ; 2       ;
; rst_debounce[2]                                ; 2       ;
; rst_debounce[3]                                ; 2       ;
; rst_debounce[4]                                ; 2       ;
; rst_debounce[5]                                ; 2       ;
; rst_debounce[6]                                ; 2       ;
; rst_debounce[7]                                ; 2       ;
; rst_debounce[8]                                ; 2       ;
; rst_debounce[9]                                ; 2       ;
; rst_debounce[10]                               ; 2       ;
; rst_debounce[11]                               ; 2       ;
; rst_debounce[12]                               ; 2       ;
; rst_debounce[13]                               ; 2       ;
; rst_debounce[14]                               ; 2       ;
; rst_debounce[15]                               ; 2       ;
; flash8:flash8|spi_flash:spi_flash|shift_reg[5] ; 3       ;
; flash8:flash8|spi_flash:spi_flash|shift_reg[4] ; 3       ;
; flash8:flash8|spi_flash:spi_flash|shift_reg[3] ; 3       ;
; serial:com1|IPEN                               ; 10      ;
; serial:com1|lcr[1]                             ; 1       ;
; flash8:flash8|spi_flash:spi_flash|shift_reg[0] ; 6       ;
; serial:com1|ier[0]                             ; 2       ;
; serial:com1|lcr[0]                             ; 1       ;
; flash8:flash8|spi_flash:spi_flash|shift_reg[1] ; 3       ;
; serial:com1|dll[6]                             ; 1       ;
; flash8:flash8|spi_flash:spi_flash|shift_reg[2] ; 3       ;
; serial:com1|dll[5]                             ; 1       ;
; Total number of inverted registers = 34        ;         ;
+------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                  ; Megafunction                                                                                                    ; Type ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red[2]                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red_dac~0                         ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red[3]                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red_dac~0                         ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green[2]                         ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green_dac~0                       ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green[3]                         ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green_dac~0                       ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue[2]                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue_dac~0                        ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue[3]                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue_dac~0                        ; RAM  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a2_r[2]                                                    ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1~0                                                      ; RAM  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a2_r[1]                                                    ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1~0                                                      ; RAM  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a2_r[0]                                                    ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1~0                                                      ; RAM  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a_r[3]                                                     ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1~0                                                      ; RAM  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a_r[2]                                                     ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1~0                                                      ; RAM  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a_r[1]                                                     ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1~0                                                      ; RAM  ;
; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|a_r[0]                                                     ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1~0                                                      ; RAM  ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[8]                                                                    ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0                                                                     ; RAM  ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[7]                                                                    ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0                                                                     ; RAM  ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[6]                                                                    ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0                                                                     ; RAM  ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[5]                                                                    ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0                                                                     ; RAM  ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[4]                                                                    ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0                                                                     ; RAM  ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[3]                                                                    ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0                                                                     ; RAM  ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[2]                                                                    ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0                                                                     ; RAM  ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[1]                                                                    ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0                                                                     ; RAM  ;
; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|a_r[0]                                                                    ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0                                                                     ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|index[0]                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~0                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|index[1]                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~0                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|index[2]                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~0                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|index[3]                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~0                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|index[4]                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~0                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|index[5]                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~0                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|index[6]                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~0                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|index[7]                 ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~0                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|read_data[0]             ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~1                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|read_data[1]             ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~1                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|read_data[2]             ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~1                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|read_data[3]             ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~1                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|read_data[4]             ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~1                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|read_data[5]             ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~1                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|read_data[6]             ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~1                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|read_data[7]             ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~1                 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|q[0] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom~0 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|q[1] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom~0 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|q[2] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom~0 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|q[3] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom~0 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|q[4] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom~0 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|q[5] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom~0 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|q[6] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom~0 ; RAM  ;
; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|q[7] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom~0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|received_data[3]            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|ps2_command[8]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_decode:decode|tfld                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |kotku|flash8:flash8|spi_flash:spi_flash|spi_data[2]                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |kotku|flash8:flash8|spi_flash:spi_flash|spi_data[9]                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sdspi:sdspi|sft[2]                                                                                              ;
; 3:1                ; 152 bits  ; 304 LEs       ; 152 LEs              ; 152 LEs                ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[1]                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |kotku|ps2:ps2|ps2_keyb:keyb|q[0]                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_shift_reg[1]           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|transfer_counter[5]         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|fml_adr[14]                                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|video_on_h_p[0]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|char_addr_in[4]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sw_leds:sw_leds|leds_[4]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|speaker:speaker|wb_dat_o[4]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|write_data_register[5]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|serial:com1|serial_arx:arx|bit_spacing[2]                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|read_data[2]                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |kotku|ps2:ps2|WD_timer_clk_r[10]                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |kotku|sound:sound|timer[5]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|dat_low[5]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|pal_addr[1]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sdspi:sdspi|wb_dat_o[0]                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rLatchS[2]                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rLatchS[1]                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rLatchS[4]                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[1]                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[3]                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                  ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |kotku|flash8:flash8|spi_flash:spi_flash|addr_reg[5]                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rLatchD[7]                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rLatchD[10]                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rLatchD[0]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |kotku|serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|nword[3]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|flash8:flash8|address[16]                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|flash8:flash8|address[0]                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[12]                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |kotku|fmlarb:fmlarb|burst_counter[2]                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |kotku|sdspi:sdspi|tr[4]                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_red_o[2]                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|sop_l[0]                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_keyb:keyb|dat_o[3]                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|h_count[4]                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[14]                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_cas_n                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|attr[2]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[2]                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|dac_state[1]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|pipe[0]                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|v_count[5]                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][0]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][5]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][2]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[0][11]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|bit_mask0[6]                      ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2[1]                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|fg_colour[3]                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[1]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sound:sound|time_inc[5]                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sound:sound|time_inc[13]                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sound:sound|dsp_audio_r[6]                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|sound:sound|dsp_audio_l[5]                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_decode:decode|div_cnt[4]                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[8]                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[9]                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|refresh_counter[8]                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rControl[3]                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rControl[3]                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rControl[2]                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|flags[5]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_initiate_counter[9] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|fml_adr[2]                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[11]                                                                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[7]                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[0]                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|simple_pic:pic0|iid[0]                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][10]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[13][10]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][11]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[11][9]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][15]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][12]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[8][13]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][13]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[6][12]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[5][10]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][10]                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|idle_counter[3]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|waiting_counter[19]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[3]                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|tim_refi[10]                                                                      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|tim_rp[2]                                                                         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[2]                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_cke                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |kotku|serial:com1|INTID[0]                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|sound:sound|start                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[1]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[0]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[1]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[2]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[0]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[2]                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |kotku|hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe_counter[1]                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[2]                                                                ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_decode:decode|seq[3]                                                                  ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |kotku|flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][2]                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[14][11]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[13][4]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][1]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[11][4]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][4]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][7]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[8][2]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][3]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[6][4]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[5][1]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][3]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][2]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[1][7]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[0][2]                                                 ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |kotku|zet:zet|zet_wb_master:wb_master|cpu_dat_i[12]                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|flags[4]                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |kotku|serial:com1|dat_o[5]                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |kotku|serial:com1|dat_o[1]                                                                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|off_l[1]                                                                  ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |kotku|sound:sound|sb_dat_o[5]                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rConstant[4]                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rConstant[1]                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rConstant[2]                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[14][6]                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[2][5]                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5]                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[3][10]                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[1][10]                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[0][15]                                                ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rCounter[12]                                                                     ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rCounter[15]                                                                     ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rCounter[4]                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[2][11]                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt2|rConstant[14]                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt1|rConstant[12]                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |kotku|timer:timer|timer_counter:cnt0|rConstant[8]                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |kotku|ps2:ps2|PS_CNTL[0]                                                                                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; Yes        ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|color_l[2]                        ;
; 23:1               ; 3 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; Yes        ; |kotku|wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |kotku|wb_abrgr:vga_brg|wbm_dat_i_r[1]                                                                                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |kotku|wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                 ;
; 27:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; Yes        ; |kotku|wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                ;
; 27:1               ; 4 bits    ; 72 LEs        ; 44 LEs               ; 28 LEs                 ; Yes        ; |kotku|wb_abrgr:vga_brg|wbm_dat_i_r[10]                                                                                ;
; 27:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; Yes        ; |kotku|wb_abrgr:vga_brg|wbm_dat_i_r[8]                                                                                 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |kotku|rst_debounce[8]                                                                                                 ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; Yes        ; |kotku|flash8:flash8|spi_flash:spi_flash|shift_reg[5]                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |kotku|flash8:flash8|spi_flash:spi_flash|shift_reg[1]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data|ir[26]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub|op2[13]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight1                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr8:rxr8|Mux8                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16|Mux16                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16|Mux16                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zi[25]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|timer:timer|timer_counter:cnt2|outmux                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|timer:timer|timer_counter:cnt1|outmux                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|timer:timer|timer_counter:cnt0|outmux                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|wbm_adr_o[1]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|fml_adr_o[14]                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|fml_adr_o[10]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|next_state                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|Mux5                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|datamem_di[0]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|datamem_di[13]                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|omemalu[6]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|omemalu[2]                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|Mux79                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|datamem_we[0]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_config_iface:config_iface|dac_read_data_register                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|datamem_we[1]                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|track_close                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |kotku|fmlarb:fmlarb|wmaster                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1|Mux2                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|Mux30                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|Mux4                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight0                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight0                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight1                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight1                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16|Mux1                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|o[29]                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|o[14]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|sdram_adr_loadrow                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|character_seq_o[4]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|character_seq_o[0]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|Mux50                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or0                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or1                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or2                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or3                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or0[10]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or1[2]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or2[0]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|val0_or3[2]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|Selector2                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|Selector2                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|ir[3]                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data|ir[9]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_micro_data:micro_data|ir[13]                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |kotku|timer:timer|wb_dat_o[8]                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|ShiftRight0                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|concat                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop|zet_mux8_16:mux8_16|Mux11                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|track_open                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1|Mux15                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|ir[15]                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|rot16[2]                                        ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |kotku|fmlarb:fmlarb|Selector23                                                                                        ;
; 17:1               ; 7 bits    ; 77 LEs        ; 77 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|a[6]                                                    ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|c[6]                                                    ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|c[2]                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |kotku|ps2:ps2|d_dat_o[2]                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |kotku|ps2:ps2|d_dat_o[6]                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate|next_state[1]                                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |kotku|timer:timer|Mux6                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |kotku|vga_fml:vga|vga_lcd_fml:lcd|state                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|state                                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|state                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |kotku|fmlbrg:fmlbrg|state                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|state                                                                              ;
; 14:1               ; 7 bits    ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|a[9]                                                    ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|c[12]                                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|c[11]                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|datamem_di[10]                                                                     ;
; 24:1               ; 5 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|bus_b[3]                                                                    ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |kotku|vga_fml:vga|fmlbrg:vgafmlbrg|datamem_di[2]                                                                      ;
; 11:1               ; 6 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |kotku|fmlarb:fmlarb|Selector0                                                                                         ;
; 27:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0|Mux1                                             ;
; 21:1               ; 8 bits    ; 112 LEs       ; 88 LEs               ; 24 LEs                 ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|bus_b[15]                                                                   ;
; 19:1               ; 4 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|state                                                                               ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |kotku|hpdmc:hpdmc|hpdmc_mgmt:mgmt|state                                                                               ;
; 36:1               ; 3 bits    ; 72 LEs        ; 45 LEs               ; 27 LEs                 ; No         ; |kotku|zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0|Mux4                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component ;
+---------------------------+-------+------+--------------------------------------------------+
; Assignment                ; Value ; From ; To                                               ;
+---------------------------+-------+------+--------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                ;
+---------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_ddio_out:ddio_out ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_nec1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1|altsyncram_cc41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2|altsyncram_aql1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for exec_rom:exec_rom|altsyncram:rom_low_rtl_3|altsyncram_bic1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for exec_rom:exec_rom|altsyncram:rom_low_rtl_4|altsyncram_32h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for exec_rom:exec_rom|altsyncram:rom_hi_rtl_5|altsyncram_bic1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for exec_rom:exec_rom|altsyncram:rom_hi_rtl_6|altsyncram_32h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12|altsyncram_prg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13|altsyncram_ic41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14|altsyncram_aql1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15|altsyncram_ic41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16|altsyncram_dog1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17|altsyncram_dog1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18|altsyncram_7171:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19|shift_taps_65m:auto_generated|altsyncram_1d81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------+
; Parameter Name                ; Value             ; Type                     ;
+-------------------------------+-------------------+--------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                  ;
; PLL_TYPE                      ; AUTO              ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                  ;
; LOCK_LOW                      ; 1                 ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                  ;
; SKIP_VCO                      ; OFF               ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                  ;
; BANDWIDTH                     ; 0                 ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 5                 ; Signed Integer           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer           ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer           ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                  ;
; VCO_MIN                       ; 0                 ; Untyped                  ;
; VCO_MAX                       ; 0                 ; Untyped                  ;
; VCO_CENTER                    ; 0                 ; Untyped                  ;
; PFD_MIN                       ; 0                 ; Untyped                  ;
; PFD_MAX                       ; 0                 ; Untyped                  ;
; M_INITIAL                     ; 0                 ; Untyped                  ;
; M                             ; 0                 ; Untyped                  ;
; N                             ; 1                 ; Untyped                  ;
; M2                            ; 1                 ; Untyped                  ;
; N2                            ; 1                 ; Untyped                  ;
; SS                            ; 1                 ; Untyped                  ;
; C0_HIGH                       ; 0                 ; Untyped                  ;
; C1_HIGH                       ; 0                 ; Untyped                  ;
; C2_HIGH                       ; 0                 ; Untyped                  ;
; C3_HIGH                       ; 0                 ; Untyped                  ;
; C4_HIGH                       ; 0                 ; Untyped                  ;
; C5_HIGH                       ; 0                 ; Untyped                  ;
; C6_HIGH                       ; 0                 ; Untyped                  ;
; C7_HIGH                       ; 0                 ; Untyped                  ;
; C8_HIGH                       ; 0                 ; Untyped                  ;
; C9_HIGH                       ; 0                 ; Untyped                  ;
; C0_LOW                        ; 0                 ; Untyped                  ;
; C1_LOW                        ; 0                 ; Untyped                  ;
; C2_LOW                        ; 0                 ; Untyped                  ;
; C3_LOW                        ; 0                 ; Untyped                  ;
; C4_LOW                        ; 0                 ; Untyped                  ;
; C5_LOW                        ; 0                 ; Untyped                  ;
; C6_LOW                        ; 0                 ; Untyped                  ;
; C7_LOW                        ; 0                 ; Untyped                  ;
; C8_LOW                        ; 0                 ; Untyped                  ;
; C9_LOW                        ; 0                 ; Untyped                  ;
; C0_INITIAL                    ; 0                 ; Untyped                  ;
; C1_INITIAL                    ; 0                 ; Untyped                  ;
; C2_INITIAL                    ; 0                 ; Untyped                  ;
; C3_INITIAL                    ; 0                 ; Untyped                  ;
; C4_INITIAL                    ; 0                 ; Untyped                  ;
; C5_INITIAL                    ; 0                 ; Untyped                  ;
; C6_INITIAL                    ; 0                 ; Untyped                  ;
; C7_INITIAL                    ; 0                 ; Untyped                  ;
; C8_INITIAL                    ; 0                 ; Untyped                  ;
; C9_INITIAL                    ; 0                 ; Untyped                  ;
; C0_MODE                       ; BYPASS            ; Untyped                  ;
; C1_MODE                       ; BYPASS            ; Untyped                  ;
; C2_MODE                       ; BYPASS            ; Untyped                  ;
; C3_MODE                       ; BYPASS            ; Untyped                  ;
; C4_MODE                       ; BYPASS            ; Untyped                  ;
; C5_MODE                       ; BYPASS            ; Untyped                  ;
; C6_MODE                       ; BYPASS            ; Untyped                  ;
; C7_MODE                       ; BYPASS            ; Untyped                  ;
; C8_MODE                       ; BYPASS            ; Untyped                  ;
; C9_MODE                       ; BYPASS            ; Untyped                  ;
; C0_PH                         ; 0                 ; Untyped                  ;
; C1_PH                         ; 0                 ; Untyped                  ;
; C2_PH                         ; 0                 ; Untyped                  ;
; C3_PH                         ; 0                 ; Untyped                  ;
; C4_PH                         ; 0                 ; Untyped                  ;
; C5_PH                         ; 0                 ; Untyped                  ;
; C6_PH                         ; 0                 ; Untyped                  ;
; C7_PH                         ; 0                 ; Untyped                  ;
; C8_PH                         ; 0                 ; Untyped                  ;
; C9_PH                         ; 0                 ; Untyped                  ;
; L0_HIGH                       ; 1                 ; Untyped                  ;
; L1_HIGH                       ; 1                 ; Untyped                  ;
; G0_HIGH                       ; 1                 ; Untyped                  ;
; G1_HIGH                       ; 1                 ; Untyped                  ;
; G2_HIGH                       ; 1                 ; Untyped                  ;
; G3_HIGH                       ; 1                 ; Untyped                  ;
; E0_HIGH                       ; 1                 ; Untyped                  ;
; E1_HIGH                       ; 1                 ; Untyped                  ;
; E2_HIGH                       ; 1                 ; Untyped                  ;
; E3_HIGH                       ; 1                 ; Untyped                  ;
; L0_LOW                        ; 1                 ; Untyped                  ;
; L1_LOW                        ; 1                 ; Untyped                  ;
; G0_LOW                        ; 1                 ; Untyped                  ;
; G1_LOW                        ; 1                 ; Untyped                  ;
; G2_LOW                        ; 1                 ; Untyped                  ;
; G3_LOW                        ; 1                 ; Untyped                  ;
; E0_LOW                        ; 1                 ; Untyped                  ;
; E1_LOW                        ; 1                 ; Untyped                  ;
; E2_LOW                        ; 1                 ; Untyped                  ;
; E3_LOW                        ; 1                 ; Untyped                  ;
; L0_INITIAL                    ; 1                 ; Untyped                  ;
; L1_INITIAL                    ; 1                 ; Untyped                  ;
; G0_INITIAL                    ; 1                 ; Untyped                  ;
; G1_INITIAL                    ; 1                 ; Untyped                  ;
; G2_INITIAL                    ; 1                 ; Untyped                  ;
; G3_INITIAL                    ; 1                 ; Untyped                  ;
; E0_INITIAL                    ; 1                 ; Untyped                  ;
; E1_INITIAL                    ; 1                 ; Untyped                  ;
; E2_INITIAL                    ; 1                 ; Untyped                  ;
; E3_INITIAL                    ; 1                 ; Untyped                  ;
; L0_MODE                       ; BYPASS            ; Untyped                  ;
; L1_MODE                       ; BYPASS            ; Untyped                  ;
; G0_MODE                       ; BYPASS            ; Untyped                  ;
; G1_MODE                       ; BYPASS            ; Untyped                  ;
; G2_MODE                       ; BYPASS            ; Untyped                  ;
; G3_MODE                       ; BYPASS            ; Untyped                  ;
; E0_MODE                       ; BYPASS            ; Untyped                  ;
; E1_MODE                       ; BYPASS            ; Untyped                  ;
; E2_MODE                       ; BYPASS            ; Untyped                  ;
; E3_MODE                       ; BYPASS            ; Untyped                  ;
; L0_PH                         ; 0                 ; Untyped                  ;
; L1_PH                         ; 0                 ; Untyped                  ;
; G0_PH                         ; 0                 ; Untyped                  ;
; G1_PH                         ; 0                 ; Untyped                  ;
; G2_PH                         ; 0                 ; Untyped                  ;
; G3_PH                         ; 0                 ; Untyped                  ;
; E0_PH                         ; 0                 ; Untyped                  ;
; E1_PH                         ; 0                 ; Untyped                  ;
; E2_PH                         ; 0                 ; Untyped                  ;
; E3_PH                         ; 0                 ; Untyped                  ;
; M_PH                          ; 0                 ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                  ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                  ;
; CBXI_PARAMETER                ; pll_altpll        ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE           ;
+-------------------------------+-------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:timerclk ;
+----------------+-----------------------+----------------------+
; Parameter Name ; Value                 ; Type                 ;
+----------------+-----------------------+----------------------+
; res            ; 21                    ; Signed Integer       ;
; phase          ; 000011000011011111011 ; Unsigned Binary      ;
+----------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fmlbrg:fmlbrg ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fml_depth      ; 20    ; Signed Integer                    ;
; cache_depth    ; 10    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; depth          ; 6     ; Signed Integer                                         ;
; width          ; 12    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; depth          ; 9     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: csrbrg:csrbrg ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; IDLE           ; 00    ; Unsigned Binary                   ;
; DELAYACK1      ; 01    ; Unsigned Binary                   ;
; DELAYACK2      ; 10    ; Unsigned Binary                   ;
; ACK            ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fmlarb:fmlarb ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fml_depth      ; 25    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hpdmc:hpdmc ;
+-------------------+-------+------------------------------+
; Parameter Name    ; Value ; Type                         ;
+-------------------+-------+------------------------------+
; csr_addr          ; 0     ; Unsigned Binary              ;
; sdram_depth       ; 25    ; Signed Integer               ;
; sdram_columndepth ; 10    ; Signed Integer               ;
; sdram_addrdepth   ; 12    ; Signed Integer               ;
+-------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_ctlif:ctlif ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; csr_addr        ; 0     ; Unsigned Binary                                  ;
; sdram_addrdepth ; 12    ; Signed Integer                                   ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_mgmt:mgmt ;
+-------------------+-------+----------------------------------------------+
; Parameter Name    ; Value ; Type                                         ;
+-------------------+-------+----------------------------------------------+
; sdram_depth       ; 25    ; Signed Integer                               ;
; sdram_columndepth ; 10    ; Signed Integer                               ;
; sdram_addrdepth   ; 12    ; Signed Integer                               ;
+-------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hpdmc:hpdmc|hpdmc_busif:busif ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; sdram_depth    ; 25    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; fml_depth      ; 20    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_dog1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_bog1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|vga_lcd_fml:lcd ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; fml_depth      ; 20    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; aw             ; 9     ; Signed Integer                                                     ;
; dw             ; 12    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; fml_depth      ; 20    ; Signed Integer                                   ;
; cache_depth    ; 5     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; depth          ; 1     ; Signed Integer                                                        ;
; width          ; 17    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial:com1|serial_atx:atx ;
+-------------------+-------+---------------------------------------------+
; Parameter Name    ; Value ; Type                                        ;
+-------------------+-------+---------------------------------------------+
; RegisterInputData ; 1     ; Signed Integer                              ;
+-------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:sound|dac:l ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; msbi_g         ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound:sound|dac:r ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; msbi_g         ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 1262                 ; Signed Integer                                                       ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                       ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                      ;
; CLOCK_CYCLES_FOR_15MS              ; 187500               ; Signed Integer                                                       ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                       ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                      ;
; CLOCK_CYCLES_FOR_2MS               ; 25000                ; Signed Integer                                                       ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                       ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                      ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                      ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                      ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                      ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                      ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                      ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                      ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                      ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2:ps2|ps2_keyb:keyb ;
+-----------------------------+-------+------------------------------+
; Parameter Name              ; Value ; Type                         ;
+-----------------------------+-------+------------------------------+
; TIMER_60USEC_VALUE_PP       ; 750   ; Signed Integer               ;
; TIMER_60USEC_BITS_PP        ; 10    ; Signed Integer               ;
; TIMER_5USEC_VALUE_PP        ; 60    ; Signed Integer               ;
; TIMER_5USEC_BITS_PP         ; 6     ; Signed Integer               ;
; TRAP_SHIFT_KEYS_PP          ; 0     ; Signed Integer               ;
; m1_rx_clk_h                 ; 1     ; Signed Integer               ;
; m1_rx_clk_l                 ; 0     ; Signed Integer               ;
; m1_rx_falling_edge_marker   ; 13    ; Signed Integer               ;
; m1_rx_rising_edge_marker    ; 14    ; Signed Integer               ;
; m1_tx_force_clk_l           ; 3     ; Signed Integer               ;
; m1_tx_first_wait_clk_h      ; 10    ; Signed Integer               ;
; m1_tx_first_wait_clk_l      ; 11    ; Signed Integer               ;
; m1_tx_reset_timer           ; 12    ; Signed Integer               ;
; m1_tx_wait_clk_h            ; 2     ; Signed Integer               ;
; m1_tx_clk_h                 ; 4     ; Signed Integer               ;
; m1_tx_clk_l                 ; 5     ; Signed Integer               ;
; m1_tx_wait_keyboard_ack     ; 6     ; Signed Integer               ;
; m1_tx_done_recovery         ; 7     ; Signed Integer               ;
; m1_tx_error_no_keyboard_ack ; 8     ; Signed Integer               ;
; m1_tx_rising_edge_marker    ; 9     ; Signed Integer               ;
+-----------------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_fetch:fetch ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; opcod_st       ; 000   ; Unsigned Binary                                           ;
; modrm_st       ; 001   ; Unsigned Binary                                           ;
; offse_st       ; 010   ; Unsigned Binary                                           ;
; immed_st       ; 011   ; Unsigned Binary                                           ;
; execu_st       ; 100   ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; opcod_st       ; 000   ; Unsigned Binary                                                             ;
; modrm_st       ; 001   ; Unsigned Binary                                                             ;
; offse_st       ; 010   ; Unsigned Binary                                                             ;
; immed_st       ; 011   ; Unsigned Binary                                                             ;
; execu_st       ; 100   ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; z_width        ; 34    ; Signed Integer                                                                                          ;
; d_width        ; 17    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; z_width        ; 34    ; Signed Integer                                                                                                             ;
; d_width        ; 17    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_switch:wbs ;
+----------------+----------------------+--------------------+
; Parameter Name ; Value                ; Type               ;
+----------------+----------------------+--------------------+
; s0_addr_1      ; 01111111111110000000 ; Unsigned Binary    ;
; s0_mask_1      ; 11111111111110000000 ; Unsigned Binary    ;
; s1_addr_1      ; 01010000000000000000 ; Unsigned Binary    ;
; s1_mask_1      ; 11110000000000000000 ; Unsigned Binary    ;
; s1_addr_2      ; 10000000000111100000 ; Unsigned Binary    ;
; s1_mask_2      ; 10000111111111110000 ; Unsigned Binary    ;
; s2_addr_1      ; 10000000000111111100 ; Unsigned Binary    ;
; s2_mask_1      ; 10000111111111111100 ; Unsigned Binary    ;
; s3_addr_1      ; 10000000000000110000 ; Unsigned Binary    ;
; s3_mask_1      ; 10000111111111111100 ; Unsigned Binary    ;
; s4_addr_1      ; 10000000000010000000 ; Unsigned Binary    ;
; s4_mask_1      ; 10000111111111111111 ; Unsigned Binary    ;
; s5_addr_1      ; 10000111100010000000 ; Unsigned Binary    ;
; s5_mask_1      ; 10000111111111111110 ; Unsigned Binary    ;
; s6_addr_1      ; 10000111100100000000 ; Unsigned Binary    ;
; s6_mask_1      ; 10000111111111111000 ; Unsigned Binary    ;
; s7_addr_1      ; 10000000000000100000 ; Unsigned Binary    ;
; s7_mask_1      ; 10000111111111111110 ; Unsigned Binary    ;
; s8_addr_1      ; 10000000000100011100 ; Unsigned Binary    ;
; s8_mask_1      ; 10000111111111111110 ; Unsigned Binary    ;
; s9_addr_1      ; 10000000000100001000 ; Unsigned Binary    ;
; s9_mask_1      ; 10000111111111111000 ; Unsigned Binary    ;
; sA_addr_1      ; 10000000000000000000 ; Unsigned Binary    ;
; sA_mask_1      ; 11111111111111111000 ; Unsigned Binary    ;
; sB_addr_1      ; 10000111100110000000 ; Unsigned Binary    ;
; sB_mask_1      ; 10000111111110000000 ; Unsigned Binary    ;
; sB_addr_2      ; 00000000000000000000 ; Unsigned Binary    ;
; sB_mask_2      ; 10000000000000000000 ; Unsigned Binary    ;
+----------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+--------------------+----------------------------------------------------------------+
; Parameter Name              ; Value              ; Type                                                           ;
+-----------------------------+--------------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON                 ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS        ; OFF                ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS         ; ON                 ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS      ; OFF                ; IGNORE_CASCADE                                                 ;
; NUMBER_OF_CHANNELS          ; 3                  ; Signed Integer                                                 ;
; DESERIALIZATION_FACTOR      ; 10                 ; Signed Integer                                                 ;
; REGISTERED_INPUT            ; OFF                ; Untyped                                                        ;
; MULTI_CLOCK                 ; OFF                ; Untyped                                                        ;
; INCLOCK_PERIOD              ; 100000             ; Signed Integer                                                 ;
; OUTCLOCK_DIVIDE_BY          ; 1                  ; Signed Integer                                                 ;
; INCLOCK_BOOST               ; 0                  ; Signed Integer                                                 ;
; CENTER_ALIGN_MSB            ; UNUSED             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY      ; Cyclone IV E       ; Untyped                                                        ;
; DEVICE_FAMILY               ; Cyclone III        ; Untyped                                                        ;
; OUTPUT_DATA_RATE            ; 800                ; Signed Integer                                                 ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED       ; Untyped                                                        ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED       ; Untyped                                                        ;
; INCLOCK_PHASE_SHIFT         ; 0                  ; Signed Integer                                                 ;
; OUTCLOCK_PHASE_SHIFT        ; 0                  ; Signed Integer                                                 ;
; COMMON_RX_TX_PLL            ; OFF                ; Untyped                                                        ;
; OUTCLOCK_RESOURCE           ; AUTO               ; Untyped                                                        ;
; USE_EXTERNAL_PLL            ; ON                 ; Untyped                                                        ;
; PREEMPHASIS_SETTING         ; 0                  ; Signed Integer                                                 ;
; VOD_SETTING                 ; 0                  ; Signed Integer                                                 ;
; DIFFERENTIAL_DRIVE          ; 0                  ; Signed Integer                                                 ;
; CORECLOCK_DIVIDE_BY         ; 2                  ; Signed Integer                                                 ;
; ENABLE_CLK_LATENCY          ; ON                 ; Untyped                                                        ;
; OUTCLOCK_DUTY_CYCLE         ; 50                 ; Signed Integer                                                 ;
; PLL_BANDWIDTH_TYPE          ; AUTO               ; Untyped                                                        ;
; IMPLEMENT_IN_LES            ; ON                 ; Untyped                                                        ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF                ; Untyped                                                        ;
; CBXI_PARAMETER              ; serializer_lvds_tx ; Untyped                                                        ;
+-----------------------------+--------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 12                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 12                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_nec1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 12                   ; Untyped                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_cc41      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_aql1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exec_rom:exec_rom|altsyncram:rom_low_rtl_3 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                         ;
; NUMWORDS_A                         ; 4096                 ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 12                   ; Untyped                         ;
; NUMWORDS_B                         ; 4096                 ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_bic1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exec_rom:exec_rom|altsyncram:rom_low_rtl_4 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                         ;
; NUMWORDS_A                         ; 4096                 ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 12                   ; Untyped                         ;
; NUMWORDS_B                         ; 4096                 ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_32h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exec_rom:exec_rom|altsyncram:rom_hi_rtl_5 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_bic1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exec_rom:exec_rom|altsyncram:rom_hi_rtl_6 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_32h1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_prg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                          ;
; WIDTHAD_A                          ; 9                    ; Untyped                                          ;
; NUMWORDS_A                         ; 512                  ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_ic41      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_aql1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                          ;
; WIDTHAD_A                          ; 9                    ; Untyped                                          ;
; NUMWORDS_A                         ; 512                  ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_ic41      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_dog1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_dog1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18 ;
+------------------------------------+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                            ;
+------------------------------------+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                         ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                                         ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 12                                        ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 4096                                      ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                         ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                         ;
; INIT_FILE                          ; db/u16.ram0_vga_char_rom_b82f6c8b.hdl.mif ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III                               ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_7171                           ; Untyped                                                                                         ;
+------------------------------------+-------------------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                             ;
; TAP_DISTANCE   ; 19             ; Untyped                                                                                                                                             ;
; WIDTH          ; 3              ; Untyped                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_65m ; Untyped                                                                                                                                             ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                       ;
+------------------------------------------------+-------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 17          ; Untyped                                                                                    ;
; LPM_WIDTHB                                     ; 17          ; Untyped                                                                                    ;
; LPM_WIDTHP                                     ; 34          ; Untyped                                                                                    ;
; LPM_WIDTHR                                     ; 34          ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_u4t    ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                    ;
+------------------------------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 21                                                                                                                              ;
; Entity Instance                           ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 12                                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 12                                                                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
; Entity Instance                           ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 12                                                                                                                              ;
;     -- NUMWORDS_A                         ; 64                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2                                                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
; Entity Instance                           ; exec_rom:exec_rom|altsyncram:rom_low_rtl_3                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
; Entity Instance                           ; exec_rom:exec_rom|altsyncram:rom_low_rtl_4                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_5                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
; Entity Instance                           ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_6                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 4                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 4                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 4                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_10                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 4                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 4                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_12                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 4                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 4                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_14                                                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
; Entity Instance                           ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_15                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_17                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                    ;
; Entity Instance            ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 19                                                                                                                                   ;
;     -- WIDTH               ; 3                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                   ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                    ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                        ;
; Entity Instance                       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                       ;
;     -- LPM_WIDTHB                     ; 17                                                                                                       ;
;     -- LPM_WIDTHP                     ; 34                                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                       ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "hdmi:hdmi|encoder:enc2" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; c_i  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "hdmi:hdmi|encoder:enc1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; c_i  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "hdmi:hdmi"                   ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; tmds_d0_o  ; Output ; Info     ; Explicitly unconnected ;
; tmds_d1_o  ; Output ; Info     ; Explicitly unconnected ;
; tmds_d2_o  ; Output ; Info     ; Explicitly unconnected ;
; tmds_clk_o ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_switch:wbs"                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; s2_adr_o[20..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3_adr_o[20..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s5_adr_o[20..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s7_adr_o[20..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s8_adr_o[20..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s9_adr_o[20..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sC_dat_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; sC_dat_o        ; Output ; Info     ; Explicitly unconnected                                                              ;
; sC_adr_o        ; Output ; Info     ; Explicitly unconnected                                                              ;
; sC_sel_o        ; Output ; Info     ; Explicitly unconnected                                                              ;
; sC_we_o         ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a3" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                    ;
; in7  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a2" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                    ;
; in3  ; Input ; Info     ; Stuck at GND                                                    ;
; in4  ; Input ; Info     ; Stuck at GND                                                    ;
; in7  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a1" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                    ;
; in7  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m1" ;
+------------+-------+----------+------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                    ;
+------------+-------+----------+------------------------------------------------------------+
; in0        ; Input ; Info     ; Stuck at GND                                               ;
; in1        ; Input ; Info     ; Stuck at GND                                               ;
; in4        ; Input ; Info     ; Stuck at GND                                               ;
; in5        ; Input ; Info     ; Stuck at GND                                               ;
; in6        ; Input ; Info     ; Stuck at GND                                               ;
; in7[15..4] ; Input ; Info     ; Stuck at GND                                               ;
+------------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_16:m0" ;
+------------+-------+----------+------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                    ;
+------------+-------+----------+------------------------------------------------------------+
; in0[15..8] ; Input ; Info     ; Stuck at GND                                               ;
+------------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop|zet_mux8_16:mux8_16" ;
+-----------+-------+----------+----------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------+
; in6[9..8] ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; div0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su"     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ena       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; p[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv|zet_mux8_16:mux8_16" ;
+-----------+-------+----------+--------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                        ;
+-----------+-------+----------+--------------------------------------------------------------------------------+
; in1[7..4] ; Input ; Info     ; Stuck at GND                                                                   ;
; in2[7..4] ; Input ; Info     ; Stuck at GND                                                                   ;
; in3       ; Input ; Info     ; Stuck at GND                                                                   ;
; in7       ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------+-------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu" ;
+----------------+-------+----------+-----------------------------------------+
; Port           ; Type  ; Severity ; Details                                 ;
+----------------+-------+----------+-----------------------------------------+
; iflags[15..12] ; Input ; Info     ; Stuck at VCC                            ;
; iflags[5]      ; Input ; Info     ; Stuck at GND                            ;
; iflags[3]      ; Input ; Info     ; Stuck at GND                            ;
; iflags[1]      ; Input ; Info     ; Stuck at VCC                            ;
+----------------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zet:zet"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; pc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sw_leds:sw_leds"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; leds_ ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pb_   ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_abrgr:sd_brg"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbm_adr_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_dat_o[15..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_dat_i[15..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbm_tga_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer|timer_counter:cnt2" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; cntnum[1]   ; Input ; Info     ; Stuck at VCC              ;
; cntnum[0]   ; Input ; Info     ; Stuck at GND              ;
; cw0[5..4]   ; Input ; Info     ; Stuck at VCC              ;
; cw0[2..1]   ; Input ; Info     ; Stuck at VCC              ;
; cw0[3]      ; Input ; Info     ; Stuck at GND              ;
; cw0[0]      ; Input ; Info     ; Stuck at GND              ;
; cr0[15..11] ; Input ; Info     ; Stuck at GND              ;
; cr0[9..8]   ; Input ; Info     ; Stuck at GND              ;
; cr0[2..1]   ; Input ; Info     ; Stuck at GND              ;
; cr0[10]     ; Input ; Info     ; Stuck at VCC              ;
; cr0[7]      ; Input ; Info     ; Stuck at VCC              ;
; cr0[6]      ; Input ; Info     ; Stuck at GND              ;
; cr0[5]      ; Input ; Info     ; Stuck at VCC              ;
; cr0[4]      ; Input ; Info     ; Stuck at GND              ;
; cr0[3]      ; Input ; Info     ; Stuck at VCC              ;
; cr0[0]      ; Input ; Info     ; Stuck at VCC              ;
+-------------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer|timer_counter:cnt1"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cntnum[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cntnum[0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cw0[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cw0[5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cw0[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cw0[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cw0[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cr0[15..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cr0[3..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cr0[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cr0[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cr0[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; gate       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer|timer_counter:cnt0" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; cntnum    ; Input ; Info     ; Stuck at GND                ;
; cw0[5..4] ; Input ; Info     ; Stuck at VCC                ;
; cw0[2..1] ; Input ; Info     ; Stuck at VCC                ;
; cw0[3]    ; Input ; Info     ; Stuck at GND                ;
; cw0[0]    ; Input ; Info     ; Stuck at GND                ;
; cr0       ; Input ; Info     ; Stuck at VCC                ;
; gate      ; Input ; Info     ; Stuck at VCC                ;
+-----------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:ps2|ps2_keyb:keyb"                                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_shifting_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; released         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse"                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; start_receiving_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wait_for_incoming_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial:com1|serial_arx:arx"                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; rxd_endofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxd_idle        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; do2[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "vga_fml:vga|fmlbrg:vgafmlbrg" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; wb_adr_i[19..18] ; Input ; Info     ; Stuck at GND       ;
; wb_cti_i         ; Input ; Info     ; Stuck at GND       ;
; wb_tga_i         ; Input ; Info     ; Stuck at GND       ;
+------------------+-------+----------+--------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo" ;
+--------+--------+----------+-----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                       ;
+--------+--------+----------+-----------------------------------------------+
; aclr   ; Input  ; Info     ; Stuck at VCC                                  ;
; aempty ; Output ; Info     ; Explicitly unconnected                        ;
; afull  ; Output ; Info     ; Explicitly unconnected                        ;
+--------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar" ;
+-------------------+-------+----------+--------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                            ;
+-------------------+-------+----------+--------------------------------------------------------------------+
; attr_plane_enable ; Input ; Info     ; Stuck at VCC                                                       ;
+-------------------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "vga_fml:vga"              ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; vga_clk ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_abrgr:vga_brg"                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbm_adr_o[19..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hpdmc:hpdmc"                                                                                                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fml_adr    ; Input  ; Warning  ; Input port expression (23 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "fml_adr[24..23]" will be connected to GND.                     ;
; sdram_cke  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; sdram_cs_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; sdram_adr  ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fmlarb:fmlarb"                                                                                                                                                                               ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_adr         ; Input  ; Warning  ; Input port expression (26 bits) is wider than the input port (25 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m0_adr[24..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m0_adr[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; m1_adr         ; Input  ; Warning  ; Input port expression (26 bits) is wider than the input port (25 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m1_adr[24..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m2_adr         ; Input  ; Warning  ; Input port expression (26 bits) is wider than the input port (25 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m2_adr[24..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m2_adr[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; m3_adr         ; Input  ; Warning  ; Input port expression (26 bits) is wider than the input port (25 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m3_adr[24..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m3_adr[20..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m3_adr[21]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; m3_stb         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m3_we          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m3_ack         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m3_sel         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m3_di          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m3_do          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m4_adr         ; Input  ; Warning  ; Input port expression (26 bits) is wider than the input port (25 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m4_adr[21..20] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; m4_adr[24..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m4_adr[19..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m4_stb         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m4_we          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m4_ack         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m4_sel         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m4_di          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m4_do          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m5_adr         ; Input  ; Warning  ; Input port expression (26 bits) is wider than the input port (25 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; m5_adr[24..23] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m5_adr[21..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m5_adr[22]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; m5_stb         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m5_we          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m5_ack         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m5_sel         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m5_di          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m5_do          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_adr          ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (23 bits) it drives; bit(s) "s_adr[24..23]" have no fanouts                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_abrgr:wb_csrbrg"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbm_adr_o[19..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_sel_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_tga_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; do2[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "fmlbrg:fmlbrg"             ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; wb_cti_i ; Input  ; Info     ; Stuck at GND           ;
; dcb_stb  ; Input  ; Info     ; Stuck at GND           ;
; dcb_adr  ; Input  ; Info     ; Stuck at GND           ;
; dcb_dat  ; Output ; Info     ; Explicitly unconnected ;
; dcb_hit  ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "flash8:flash8|spi_flash:spi_flash" ;
+------------------+-------+----------+-------------------------+
; Port             ; Type  ; Severity ; Details                 ;
+------------------+-------+----------+-------------------------+
; spi_addr[23..21] ; Input ; Info     ; Stuck at GND            ;
; spi_addr[20]     ; Input ; Info     ; Stuck at VCC            ;
; spi_addr[0]      ; Input ; Info     ; Stuck at GND            ;
+------------------+-------+----------+-------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Dec 24 14:45:13 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off u16 -c u16
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/pll/pll.v
    Info: Found entity 1: pll
Info: Found 2 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hdmi/serializer.vhd
    Info: Found design unit 1: serializer-SYN
    Info: Found entity 1: serializer
Info: Found 2 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hdmi/hdmi.vhd
    Info: Found design unit 1: hdmi-rtl
    Info: Found entity 1: hdmi
Info: Found 2 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hdmi/encoder.vhd
    Info: Found design unit 1: encoder-rtl
    Info: Found entity 1: encoder
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_write_iface.v
    Info: Found entity 1: vga_write_iface
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_read_iface.v
    Info: Found entity 1: vga_read_iface
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_mem_arbitrer.v
    Info: Found entity 1: vga_mem_arbitrer
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_cpu_mem_iface.v
    Info: Found entity 1: vga_cpu_mem_iface
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_config_iface.v
    Info: Found entity 1: vga_config_iface
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_char_rom.v
    Info: Found entity 1: vga_char_rom
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_c4_iface.v
    Info: Found entity 1: vga_c4_iface
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_text_mode_fml.v
    Info: Found entity 1: vga_text_mode_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_planar_fml.v
    Info: Found entity 1: vga_planar_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_linear_fml.v
    Info: Found entity 1: vga_linear_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_sequencer_fml.v
    Info: Found entity 1: vga_sequencer_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_palette_regs_fml.v
    Info: Found entity 1: vga_palette_regs_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_pal_dac_fml.v
    Info: Found entity 1: vga_pal_dac_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_lcd_fml.v
    Info: Found entity 1: vga_lcd_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_fml.v
    Info: Found entity 1: vga_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_fifo.v
    Info: Found entity 1: vga_fifo
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_dac_regs_fml.v
    Info: Found entity 1: vga_dac_regs_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/vga/vga_crtc_fml.v
    Info: Found entity 1: vga_crtc_fml
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/wb_switch/wb_switch.v
    Info: Found entity 1: wb_switch
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/wb_switch/sw_leds.v
    Info: Found entity 1: sw_leds
Info: Found 2 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/flash/spi_flash.vhd
    Info: Found design unit 1: spi_flash-rtl
    Info: Found entity 1: spi_flash
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/flash/flash8.v
    Info: Found entity 1: flash8
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/flash/exec_rom.v
    Info: Found entity 1: exec_rom
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/flash/bootrom.v
    Info: Found entity 1: bootrom
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/speaker/speaker.v
    Info: Found entity 1: speaker
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/sound/sound.v
    Info: Found entity 1: sound
Info: Found 2 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/dac/dac.vhd
    Info: Found design unit 1: dac-rtl
    Info: Found entity 1: dac
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/serial/serial_atx.v
    Info: Found entity 1: serial_atx
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/serial/serial_arx.v
    Info: Found entity 1: serial_arx
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/serial/serial.v
    Info: Found entity 1: serial
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/timer/clk_gen.v
    Info: Found entity 1: clk_gen
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/timer/timer.v
    Info: Found entity 1: timer
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/timer/timer_counter.v
    Info: Found entity 1: timer_counter
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/ps2/ps2_mouse_nofifo.v
    Info: Found entity 1: ps2_mouse_nofifo
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/ps2/ps2_mouse_datain.v
    Info: Found entity 1: ps2_mouse_datain
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/ps2/ps2_mouse_cmdout.v
    Info: Found entity 1: ps2_mouse_cmdout
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/ps2/ps2_mouse.v
    Info: Found entity 1: ps2_mouse
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/ps2/ps2_keyb_xtcodes.v
    Info: Found entity 1: ps2_keyb_xtcodes
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/ps2/ps2_keyb.v
    Info: Found entity 1: ps2_keyb
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/ps2/ps2.v
    Info: Found entity 1: ps2
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/kotku.v
    Info: Found entity 1: kotku
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/pic/simple_pic.v
    Info: Found entity 1: simple_pic
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_sdrio.v
    Info: Found entity 1: hpdmc_sdrio
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_banktimer.v
    Info: Found entity 1: hpdmc_banktimer
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_busif.v
    Info: Found entity 1: hpdmc_busif
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_ctlif.v
    Info: Found entity 1: hpdmc_ctlif
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_datactl.v
    Info: Found entity 1: hpdmc_datactl
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc_mgmt.v
    Info: Found entity 1: hpdmc_mgmt
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/hpdmc_sdr16/hpdmc.v
    Info: Found entity 1: hpdmc
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/fmlarb/fmlarb.v
    Info: Found entity 1: fmlarb
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/fmlbrg/fmlbrg_datamem.v
    Info: Found entity 1: fmlbrg_datamem
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/fmlbrg/fmlbrg_tagmem.v
    Info: Found entity 1: fmlbrg_tagmem
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/fmlbrg/fmlbrg.v
    Info: Found entity 1: fmlbrg
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/csrbrg/csrbrg.v
    Info: Found entity 1: csrbrg
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/wb_abrg/wb_abrgr.v
    Info: Found entity 1: wb_abrgr
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/wb_abrg/wb_abrg.v
    Info: Found entity 1: wb_abrg
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/sdspi/sdspi.v
    Info: Found entity 1: sdspi
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_wb_master.v
    Info: Found entity 1: zet_wb_master
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_signmul17.v
    Info: Found entity 1: zet_signmul17
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_shrot.v
    Info: Found entity 1: zet_shrot
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_rxr16.v
    Info: Found entity 1: zet_rxr16
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_rxr8.v
    Info: Found entity 1: zet_rxr8
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_regfile.v
    Info: Found entity 1: zet_regfile
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_othop.v
    Info: Found entity 1: zet_othop
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_opcode_deco.v
    Info: Found entity 1: zet_opcode_deco
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_nstate.v
    Info: Found entity 1: zet_nstate
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_next_or_not.v
    Info: Found entity 1: zet_next_or_not
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_mux8_16.v
    Info: Found entity 1: zet_mux8_16
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_mux8_1.v
    Info: Found entity 1: zet_mux8_1
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_muldiv.v
    Info: Found entity 1: zet_muldiv
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_micro_rom.v
    Info: Found entity 1: zet_micro_rom
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_micro_data.v
    Info: Found entity 1: zet_micro_data
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_memory_regs.v
    Info: Found entity 1: zet_memory_regs
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_jmp_cond.v
    Info: Found entity 1: zet_jmp_cond
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_fulladd16.v
    Info: Found entity 1: zet_fulladd16
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_fetch.v
    Info: Found entity 1: zet_fetch
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_exec.v
    Info: Found entity 1: zet_exec
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_div_uu.v
    Info: Found entity 1: zet_div_uu
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_div_su.v
    Info: Found entity 1: zet_div_su
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_decode.v
    Info: Found entity 1: zet_decode
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_core.v
    Info: Found entity 1: zet_core
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_conv.v
    Info: Found entity 1: zet_conv
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_bitlog.v
    Info: Found entity 1: zet_bitlog
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_arlog.v
    Info: Found entity 1: zet_arlog
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_alu.v
    Info: Found entity 1: zet_alu
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet_addsub.v
    Info: Found entity 1: zet_addsub
Info: Found 1 design units, including 1 entities, in source file /project/fpga/reverse/u16/project/u16_zet_vga/rtl/zet/zet.v
    Info: Found entity 1: zet
Warning (10236): Verilog HDL Implicit Net warning at flash8.v(138): created implicit net for "flash_ready"
Info: Elaborating entity "kotku" for the top level hierarchy
Info: Elaborating entity "pll" for hierarchy "pll:pll"
Info: Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:pll|altpll:altpll_component"
Info: Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "5"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info: Found entity 1: pll_altpll
Info: Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated"
Info: Elaborating entity "clk_gen" for hierarchy "clk_gen:timerclk"
Info: Elaborating entity "bootrom" for hierarchy "bootrom:bootrom"
Info: Elaborating entity "exec_rom" for hierarchy "exec_rom:exec_rom"
Info: Elaborating entity "flash8" for hierarchy "flash8:flash8"
Warning (10036): Verilog HDL or VHDL warning at flash8.v(52): object "st" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at flash8.v(53): object "lb" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at flash8.v(104): truncated value with size 16 to match size of target (8)
Warning (10030): Net "rom.data_a" at flash8.v(62) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at flash8.v(62) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at flash8.v(62) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "spi_flash" for hierarchy "flash8:flash8|spi_flash:spi_flash"
Info: Elaborating entity "wb_abrgr" for hierarchy "wb_abrgr:wb_fmlbrg"
Info: Elaborating entity "fmlbrg" for hierarchy "fmlbrg:fmlbrg"
Warning (10175): Verilog HDL warning at fmlbrg.v(335): ignoring unsupported system task
Warning (10175): Verilog HDL warning at fmlbrg.v(444): ignoring unsupported system task
Info: Elaborating entity "fmlbrg_tagmem" for hierarchy "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem"
Info: Elaborating entity "fmlbrg_datamem" for hierarchy "fmlbrg:fmlbrg|fmlbrg_datamem:datamem"
Info: Elaborating entity "csrbrg" for hierarchy "csrbrg:csrbrg"
Info: Elaborating entity "fmlarb" for hierarchy "fmlarb:fmlarb"
Info (10264): Verilog HDL Case Statement information at fmlarb.v(105): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at fmlarb.v(161): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at fmlarb.v(217): all case item expressions in this case statement are onehot
Info: Elaborating entity "hpdmc" for hierarchy "hpdmc:hpdmc"
Info: Elaborating entity "hpdmc_ctlif" for hierarchy "hpdmc:hpdmc|hpdmc_ctlif:ctlif"
Info: Elaborating entity "hpdmc_mgmt" for hierarchy "hpdmc:hpdmc|hpdmc_mgmt:mgmt"
Info: Elaborating entity "hpdmc_busif" for hierarchy "hpdmc:hpdmc|hpdmc_busif:busif"
Info: Elaborating entity "hpdmc_datactl" for hierarchy "hpdmc:hpdmc|hpdmc_datactl:datactl"
Info: Elaborating entity "hpdmc_banktimer" for hierarchy "hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0"
Info: Elaborating entity "hpdmc_sdrio" for hierarchy "hpdmc:hpdmc|hpdmc_sdrio:sdrio"
Info: Elaborating entity "vga_fml" for hierarchy "vga_fml:vga"
Info: Elaborating entity "vga_config_iface" for hierarchy "vga_fml:vga|vga_config_iface:config_iface"
Info: Elaborating entity "altsyncram" for hierarchy "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1"
Info: Elaborated megafunction instantiation "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1"
Info: Instantiated megafunction "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "NUMWORDS_B" = "16"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dog1.tdf
    Info: Found entity 1: altsyncram_dog1
Info: Elaborating entity "altsyncram_dog1" for hierarchy "vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_dog1:auto_generated"
Info: Elaborating entity "altsyncram" for hierarchy "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2"
Info: Elaborated megafunction instantiation "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2"
Info: Instantiated megafunction "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "32"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "32"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bog1.tdf
    Info: Found entity 1: altsyncram_bog1
Info: Elaborating entity "altsyncram_bog1" for hierarchy "vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_bog1:auto_generated"
Info: Elaborating entity "vga_lcd_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd"
Info: Elaborating entity "vga_crtc_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc"
Info: Elaborating entity "vga_sequencer_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer"
Info: Elaborating entity "vga_text_mode_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode"
Info: Elaborating entity "vga_char_rom" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom"
Info: Elaborating entity "vga_planar_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar"
Info: Elaborating entity "vga_linear_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear"
Info: Elaborating entity "vga_fifo" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo"
Info: Elaborating entity "vga_pal_dac_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac"
Info: Elaborating entity "vga_palette_regs_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs"
Info: Elaborating entity "vga_dac_regs_fml" for hierarchy "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs"
Info: Elaborating entity "vga_cpu_mem_iface" for hierarchy "vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface"
Info: Elaborating entity "vga_read_iface" for hierarchy "vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface"
Info: Elaborating entity "vga_write_iface" for hierarchy "vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface"
Info: Elaborating entity "vga_c4_iface" for hierarchy "vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface"
Info: Elaborating entity "fmlbrg" for hierarchy "vga_fml:vga|fmlbrg:vgafmlbrg"
Warning (10175): Verilog HDL warning at fmlbrg.v(335): ignoring unsupported system task
Warning (10175): Verilog HDL warning at fmlbrg.v(444): ignoring unsupported system task
Info: Elaborating entity "fmlbrg_tagmem" for hierarchy "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem"
Info: Elaborating entity "fmlbrg_datamem" for hierarchy "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem"
Info: Elaborating entity "serial" for hierarchy "serial:com1"
Info: Elaborating entity "serial_arx" for hierarchy "serial:com1|serial_arx:arx"
Info: Elaborating entity "serial_atx" for hierarchy "serial:com1|serial_atx:atx"
Info: Elaborating entity "sound" for hierarchy "sound:sound"
Info: Elaborating entity "dac" for hierarchy "sound:sound|dac:l"
Info: Elaborating entity "ps2" for hierarchy "ps2:ps2"
Info: Elaborating entity "ps2_mouse_nofifo" for hierarchy "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo"
Info: Elaborating entity "ps2_mouse" for hierarchy "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse"
Info: Elaborating entity "ps2_mouse_cmdout" for hierarchy "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout"
Info: Elaborating entity "ps2_mouse_datain" for hierarchy "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain"
Info: Elaborating entity "ps2_keyb" for hierarchy "ps2:ps2|ps2_keyb:keyb"
Info: Elaborating entity "ps2_keyb_xtcodes" for hierarchy "ps2:ps2|ps2_keyb:keyb|ps2_keyb_xtcodes:keyb_xtcodes"
Info: Elaborating entity "speaker" for hierarchy "speaker:speaker"
Info: Elaborating entity "timer" for hierarchy "timer:timer"
Info: Elaborating entity "timer_counter" for hierarchy "timer:timer|timer_counter:cnt0"
Info: Elaborating entity "simple_pic" for hierarchy "simple_pic:pic0"
Info: Elaborating entity "sdspi" for hierarchy "sdspi:sdspi"
Info: Elaborating entity "sw_leds" for hierarchy "sw_leds:sw_leds"
Info: Elaborating entity "zet" for hierarchy "zet:zet"
Info: Elaborating entity "zet_core" for hierarchy "zet:zet|zet_core:core"
Info: Elaborating entity "zet_fetch" for hierarchy "zet:zet|zet_core:core|zet_fetch:fetch"
Info: Elaborating entity "zet_next_or_not" for hierarchy "zet:zet|zet_core:core|zet_fetch:fetch|zet_next_or_not:next_or_not"
Info: Elaborating entity "zet_nstate" for hierarchy "zet:zet|zet_core:core|zet_fetch:fetch|zet_nstate:nstate"
Info: Elaborating entity "zet_decode" for hierarchy "zet:zet|zet_core:core|zet_decode:decode"
Info: Elaborating entity "zet_opcode_deco" for hierarchy "zet:zet|zet_core:core|zet_decode:decode|zet_opcode_deco:opcode_deco"
Info: Elaborating entity "zet_memory_regs" for hierarchy "zet:zet|zet_core:core|zet_decode:decode|zet_opcode_deco:opcode_deco|zet_memory_regs:memory_regs"
Info: Elaborating entity "zet_micro_data" for hierarchy "zet:zet|zet_core:core|zet_micro_data:micro_data"
Info: Elaborating entity "zet_micro_rom" for hierarchy "zet:zet|zet_core:core|zet_micro_data:micro_data|zet_micro_rom:micro_rom"
Info: Elaborating entity "zet_exec" for hierarchy "zet:zet|zet_core:core|zet_exec:exec"
Info: Elaborating entity "zet_alu" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu"
Info: Elaborating entity "zet_addsub" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub"
Info: Elaborating entity "zet_fulladd16" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_addsub:addsub|zet_fulladd16:fulladd16"
Info: Elaborating entity "zet_conv" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv"
Info: Elaborating entity "zet_mux8_16" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_conv:conv|zet_mux8_16:mux8_16"
Info: Elaborating entity "zet_muldiv" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv"
Info: Elaborating entity "zet_signmul17" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17"
Info: Elaborating entity "zet_div_su" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su"
Info: Elaborating entity "zet_div_uu" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider"
Info: Elaborating entity "zet_bitlog" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_bitlog:bitlog"
Info: Elaborating entity "zet_arlog" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_arlog:arlog"
Info: Elaborating entity "zet_shrot" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot"
Info: Elaborating entity "zet_rxr8" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr8:rxr8"
Info: Elaborating entity "zet_rxr16" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_shrot:shrot|zet_rxr16:rxr16"
Info: Elaborating entity "zet_othop" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_othop:othop"
Info: Elaborating entity "zet_mux8_1" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_mux8_1:a1"
Info: Elaborating entity "zet_regfile" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile"
Info: Elaborating entity "zet_jmp_cond" for hierarchy "zet:zet|zet_core:core|zet_exec:exec|zet_jmp_cond:jmp_cond"
Info: Elaborating entity "zet_wb_master" for hierarchy "zet:zet|zet_wb_master:wb_master"
Info (10264): Verilog HDL Case Statement information at zet_wb_master.v(107): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at zet_wb_master.v(120): all case item expressions in this case statement are onehot
Info: Elaborating entity "wb_switch" for hierarchy "wb_switch:wbs"
Info: Elaborating entity "hdmi" for hierarchy "hdmi:hdmi"
Info: Elaborating entity "encoder" for hierarchy "hdmi:hdmi|encoder:enc0"
Info: Elaborating entity "serializer" for hierarchy "hdmi:hdmi|serializer:serializer_inst"
Info: Elaborating entity "altlvds_tx" for hierarchy "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component"
Info: Elaborated megafunction instantiation "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component"
Info: Instantiated megafunction "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component" with the following parameter:
    Info: Parameter "center_align_msb" = "UNUSED"
    Info: Parameter "common_rx_tx_pll" = "OFF"
    Info: Parameter "coreclock_divide_by" = "2"
    Info: Parameter "data_rate" = "800.0 Mbps"
    Info: Parameter "deserialization_factor" = "10"
    Info: Parameter "differential_drive" = "0"
    Info: Parameter "implement_in_les" = "ON"
    Info: Parameter "inclock_boost" = "0"
    Info: Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info: Parameter "inclock_period" = "100000"
    Info: Parameter "inclock_phase_shift" = "0"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=serializer"
    Info: Parameter "lpm_type" = "altlvds_tx"
    Info: Parameter "multi_clock" = "OFF"
    Info: Parameter "number_of_channels" = "3"
    Info: Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info: Parameter "outclock_divide_by" = "1"
    Info: Parameter "outclock_duty_cycle" = "50"
    Info: Parameter "outclock_multiply_by" = "1"
    Info: Parameter "outclock_phase_shift" = "0"
    Info: Parameter "outclock_resource" = "AUTO"
    Info: Parameter "output_data_rate" = "800"
    Info: Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info: Parameter "preemphasis_setting" = "0"
    Info: Parameter "refclk_frequency" = "UNUSED"
    Info: Parameter "registered_input" = "OFF"
    Info: Parameter "use_external_pll" = "ON"
    Info: Parameter "use_no_phase_shift" = "ON"
    Info: Parameter "vod_setting" = "0"
    Info: Parameter "clk_src_is_pll" = "off"
Info: Found 6 design units, including 6 entities, in source file db/serializer_lvds_tx.v
    Info: Found entity 1: serializer_ddio_out
    Info: Found entity 2: serializer_cmpr
    Info: Found entity 3: serializer_cmpr1
    Info: Found entity 4: serializer_cntr
    Info: Found entity 5: serializer_shift_reg
    Info: Found entity 6: serializer_lvds_tx
Info: Elaborating entity "serializer_lvds_tx" for hierarchy "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated"
Info: Elaborating entity "serializer_ddio_out" for hierarchy "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_ddio_out:ddio_out"
Info: Elaborating entity "serializer_cmpr" for hierarchy "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_cmpr:cmpr10"
Info: Elaborating entity "serializer_cntr" for hierarchy "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_cntr:cntr2"
Info: Elaborating entity "serializer_cmpr1" for hierarchy "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_cntr:cntr2|serializer_cmpr1:cmpr18"
Info: Elaborating entity "serializer_shift_reg" for hierarchy "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12"
Info: Pass-through logic not created for RAM node "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|mem~0"
Info: Pass-through logic not created for RAM node "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram0~0"
Info: Pass-through logic not created for RAM node "exec_rom:exec_rom|rom_low~0"
Info: Pass-through logic not created for RAM node "exec_rom:exec_rom|rom_low~1"
Info: Pass-through logic not created for RAM node "exec_rom:exec_rom|rom_hi~0"
Info: Pass-through logic not created for RAM node "exec_rom:exec_rom|rom_hi~1"
Info: Pass-through logic not created for RAM node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red_dac~1"
Info: Pass-through logic not created for RAM node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green_dac~1"
Info: Pass-through logic not created for RAM node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue_dac~1"
Info: Pass-through logic not created for RAM node "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1~0"
Info: Found 5 instances of uninferred RAM logic
    Info: RAM logic "zet:zet|zet_core:core|zet_micro_data:micro_data|zet_micro_rom:micro_rom|rom" is uninferred due to asynchronous read logic
    Info: RAM logic "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags" is uninferred due to inappropriate RAM size
    Info: RAM logic "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|tags" is uninferred due to asynchronous read logic
    Info: RAM logic "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram0" is uninferred due to asynchronous read logic
    Info: RAM logic "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1" is uninferred due to asynchronous read logic
Info: Inferred 20 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 9
        Info: Parameter NUMWORDS_A set to 512
        Info: Parameter WIDTH_B set to 12
        Info: Parameter WIDTHAD_B set to 9
        Info: Parameter NUMWORDS_B set to 512
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|tags~0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram0~0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_REG_B set to CLOCK0
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "exec_rom:exec_rom|rom_low~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "exec_rom:exec_rom|rom_low~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "exec_rom:exec_rom|rom_hi~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "exec_rom:exec_rom|rom_hi~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red_dac~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 4
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red_dac~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 4
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green_dac~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 4
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green_dac~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 4
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue_dac~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 4
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue_dac~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 4
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram0~0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 9
        Info: Parameter NUMWORDS_A set to 512
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|ram1~0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_REG_B set to CLOCK0
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|ram1~0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 9
        Info: Parameter NUMWORDS_A set to 512
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|palette~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|rom~0" 
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/u16.ram0_vga_char_rom_b82f6c8b.hdl.mif
    Info: Inferred altshift_taps megafunction from the following design logic: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|ovf_pipe[1]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 19
        Info: Parameter WIDTH set to 3
Info: Inferred 1 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|Mult0"
Info: Elaborated megafunction instantiation "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0"
Info: Instantiated megafunction "vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "9"
    Info: Parameter "NUMWORDS_A" = "512"
    Info: Parameter "WIDTH_B" = "12"
    Info: Parameter "WIDTHAD_B" = "9"
    Info: Parameter "NUMWORDS_B" = "512"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nec1.tdf
    Info: Found entity 1: altsyncram_nec1
Info: Elaborated megafunction instantiation "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1"
Info: Instantiated megafunction "fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "64"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cc41.tdf
    Info: Found entity 1: altsyncram_cc41
Info: Elaborated megafunction instantiation "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2"
Info: Instantiated megafunction "vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_2" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "NUMWORDS_B" = "16"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_REG_B" = "CLOCK0"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aql1.tdf
    Info: Found entity 1: altsyncram_aql1
Info: Elaborated megafunction instantiation "exec_rom:exec_rom|altsyncram:rom_low_rtl_3"
Info: Instantiated megafunction "exec_rom:exec_rom|altsyncram:rom_low_rtl_3" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bic1.tdf
    Info: Found entity 1: altsyncram_bic1
Info: Elaborated megafunction instantiation "exec_rom:exec_rom|altsyncram:rom_low_rtl_4"
Info: Instantiated megafunction "exec_rom:exec_rom|altsyncram:rom_low_rtl_4" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_32h1.tdf
    Info: Found entity 1: altsyncram_32h1
Info: Elaborated megafunction instantiation "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7"
Info: Instantiated megafunction "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "4"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "WIDTH_B" = "4"
    Info: Parameter "WIDTHAD_B" = "8"
    Info: Parameter "NUMWORDS_B" = "256"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_prg1.tdf
    Info: Found entity 1: altsyncram_prg1
Info: Elaborated megafunction instantiation "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8"
Info: Instantiated megafunction "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_8" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "4"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "WIDTH_B" = "4"
    Info: Parameter "WIDTHAD_B" = "8"
    Info: Parameter "NUMWORDS_B" = "256"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Elaborated megafunction instantiation "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13"
Info: Instantiated megafunction "fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_13" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "9"
    Info: Parameter "NUMWORDS_A" = "512"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ic41.tdf
    Info: Found entity 1: altsyncram_ic41
Info: Elaborated megafunction instantiation "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16"
Info: Instantiated megafunction "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_16" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "NUMWORDS_B" = "16"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Elaborated megafunction instantiation "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18"
Info: Instantiated megafunction "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_18" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/u16.ram0_vga_char_rom_b82f6c8b.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7171.tdf
    Info: Found entity 1: altsyncram_7171
Info: Elaborated megafunction instantiation "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19"
Info: Instantiated megafunction "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_19" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "19"
    Info: Parameter "WIDTH" = "3"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_65m.tdf
    Info: Found entity 1: shift_taps_65m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1d81.tdf
    Info: Found entity 1: altsyncram_1d81
Info: Found 1 design units, including 1 entities, in source file db/cntr_lpf.tdf
    Info: Found entity 1: cntr_lpf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info: Found entity 1: cmpr_ifc
Info: Elaborated megafunction instantiation "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0"
Info: Instantiated megafunction "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "17"
    Info: Parameter "LPM_WIDTHB" = "17"
    Info: Parameter "LPM_WIDTHP" = "34"
    Info: Parameter "LPM_WIDTHR" = "34"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_u4t.tdf
    Info: Found entity 1: mult_u4t
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_11|altsyncram_prg1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_9|altsyncram_prg1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_7|altsyncram_prg1:auto_generated|ram_block1a1"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_addr_[12]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 187 registers lost all their fanouts during netlist optimizations. The first 187 are displayed below.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg13|shift_reg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[9]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[7]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[5]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg12|shift_reg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[8]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[6]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[4]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|ENCODED_O[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg15|shift_reg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[9]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[7]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[5]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg14|shift_reg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[8]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[6]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[4]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|ENCODED_O[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg17|shift_reg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[9]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[7]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[5]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_shift_reg:shift_reg16|shift_reg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[8]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[6]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[4]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|ENCODED_O[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe11" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|sync_dffe1a" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe3a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe4a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe5a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe6a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe7a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe8a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe8a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe8a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe7a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe7a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe6a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe6a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe5a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe5a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe4a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe4a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe3a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|dffe3a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_cntr:cntr2|counter_reg_bit[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_cntr:cntr2|counter_reg_bit[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|serializer:serializer_inst|altlvds_tx:ALTLVDS_TX_component|serializer_lvds_tx:auto_generated|serializer_cntr:cntr2|counter_reg_bit[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|dc_bias[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|dc_bias[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|dc_bias[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc2|dc_bias[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|dc_bias[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|dc_bias[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|dc_bias[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc1|dc_bias[0]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|dc_bias[3]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|dc_bias[2]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|dc_bias[1]" lost all its fanouts during netlist optimizations.
    Info: Register "hdmi:hdmi|encoder:enc0|dc_bias[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_blue_o[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_blue_o[1]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_green_o[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_green_o[1]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_red_o[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_red_o[1]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red[1]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|red[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green[1]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|green[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|blue[1]" lost all its fanouts during netlist optimizations.
    Info: Register "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s[16]" lost all its fanouts during netlist optimizations.
    Info: Register "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[17][33]" lost all its fanouts during netlist optimizations.
    Info: Register "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|d_pipe[17][33]" lost all its fanouts during netlist optimizations.
    Info: Register "timer:timer|timer_counter:cnt2|bFilterClk2" lost all its fanouts during netlist optimizations.
    Info: Register "timer:timer|timer_counter:cnt2|bCurrentClk" lost all its fanouts during netlist optimizations.
    Info: Register "timer:timer|timer_counter:cnt2|bFilterClk1" lost all its fanouts during netlist optimizations.
    Info: Register "timer:timer|timer_counter:cnt1|bFilterClk2" lost all its fanouts during netlist optimizations.
    Info: Register "timer:timer|timer_counter:cnt1|bCurrentClk" lost all its fanouts during netlist optimizations.
    Info: Register "timer:timer|timer_counter:cnt1|bFilterClk1" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[14]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[12]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[3]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[2]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|pipe[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|video_on_h[3]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[3]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[6]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[5]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[4]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[3]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[2]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|video_on_h[1]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[6]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[5]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[4]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|horiz_sync[3]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[2]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_linear_fml:linear|horiz_sync[1]" lost all its fanouts during netlist optimizations.
    Info: Register "timer:timer|timer_counter:cnt2|outmux.STAT" lost all its fanouts during netlist optimizations.
    Info: Register "timer:timer|timer_counter:cnt1|outmux.STAT" lost all its fanouts during netlist optimizations.
    Info: Register "timer:timer|timer_counter:cnt0|outmux.STAT" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_reset_timer" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|fmlbrg:vgafmlbrg|state.WB_BURST" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_INVALIDATE" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|fmlbrg:vgafmlbrg|state.INVALIDATE" lost all its fanouts during netlist optimizations.
    Info: Register "fmlbrg:fmlbrg|state.WB_BURST" lost all its fanouts during netlist optimizations.
    Info: Register "zet:zet|zet_wb_master:wb_master|cs~2" lost all its fanouts during netlist optimizations.
    Info: Register "zet:zet|zet_wb_master:wb_master|cs~3" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_keyb:keyb|m1_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_keyb:keyb|m1_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_keyb:keyb|m1_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_keyb:keyb|m1_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver~2" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver~3" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver~2" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver~3" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter~2" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter~3" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter~4" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|fmlbrg:vgafmlbrg|state~2" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|fmlbrg:vgafmlbrg|state~3" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|fmlbrg:vgafmlbrg|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|fmlbrg:vgafmlbrg|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|fmlbrg:vgafmlbrg|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|state~2" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|state~3" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "vga_fml:vga|vga_lcd_fml:lcd|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~2" lost all its fanouts during netlist optimizations.
    Info: Register "hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~3" lost all its fanouts during netlist optimizations.
    Info: Register "hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "hpdmc:hpdmc|hpdmc_mgmt:mgmt|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "fmlarb:fmlarb|wmaster~8" lost all its fanouts during netlist optimizations.
    Info: Register "fmlarb:fmlarb|wmaster~9" lost all its fanouts during netlist optimizations.
    Info: Register "fmlarb:fmlarb|wmaster~10" lost all its fanouts during netlist optimizations.
    Info: Register "fmlarb:fmlarb|master~2" lost all its fanouts during netlist optimizations.
    Info: Register "fmlarb:fmlarb|master~3" lost all its fanouts during netlist optimizations.
    Info: Register "fmlarb:fmlarb|master~4" lost all its fanouts during netlist optimizations.
    Info: Register "csrbrg:csrbrg|state~2" lost all its fanouts during netlist optimizations.
    Info: Register "csrbrg:csrbrg|state~3" lost all its fanouts during netlist optimizations.
    Info: Register "fmlbrg:fmlbrg|state~2" lost all its fanouts during netlist optimizations.
    Info: Register "fmlbrg:fmlbrg|state~3" lost all its fanouts during netlist optimizations.
    Info: Register "fmlbrg:fmlbrg|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "fmlbrg:fmlbrg|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "fmlbrg:fmlbrg|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "ps2:ps2|ps2_keyb:keyb|m1_state.m1_tx_force_clk_l" lost all its fanouts during netlist optimizations.
    Info: Register "fmlarb:fmlarb|wmaster.011" lost all its fanouts during netlist optimizations.
    Info: Register "fmlarb:fmlarb|wmaster.100" lost all its fanouts during netlist optimizations.
    Info: Register "fmlarb:fmlarb|wmaster.101" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|s_pipe[16][16]~376"
Info: Generated suppressed messages file E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/u16.map.smsg
Warning: PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Info: Implemented 15245 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 38 output pins
    Info: Implemented 19 bidirectional pins
    Info: Implemented 15030 logic cells
    Info: Implemented 149 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 2 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Thu Dec 24 14:48:24 2015
    Info: Elapsed time: 00:03:11
    Info: Total CPU time (on all processors): 00:03:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/PROJECT/FPGA/ReVerSE/U16/PROJECT/u16_zet_vga/syn/u16.map.smsg.


