
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004696                       # Number of seconds simulated
sim_ticks                                  4696175457                       # Number of ticks simulated
final_tick                                 4696175457                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107875                       # Simulator instruction rate (inst/s)
host_op_rate                                   301784                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               27227286                       # Simulator tick rate (ticks/s)
host_mem_usage                               33831784                       # Number of bytes of host memory used
host_seconds                                   172.48                       # Real time elapsed on the host
sim_insts                                    18606366                       # Number of instructions simulated
sim_ops                                      52051837                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          57088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3620480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          56832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        3629184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          56768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        3604992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          56384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        3581184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14662912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        57088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        56832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        56768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        56384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        227072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       878080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          878080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           56570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           56706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           56328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           55956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              229108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         13720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13720                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          12156275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         770942234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          12101762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         772795657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          12088134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         767644232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          12006366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         762574574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3122309235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     12156275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     12101762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     12088134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     12006366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         48352538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       186977682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186977682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       186977682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         12156275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        770942234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         12101762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        772795657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         12088134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        767644232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         12006366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        762574574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3309286917                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 855550                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           855550                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3662                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              732743                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  86347                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               458                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         732743                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            317131                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          415612                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         2657                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    1497870                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                     748348                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        23609                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         1200                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                     579313                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          170                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   31                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        14102630                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            608031                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       4755815                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     855550                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            403478                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     13413228                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   7704                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          513                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   579209                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1347                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          14025888                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.943760                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.439436                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                11935535     85.10%     85.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  118934      0.85%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  161910      1.15%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  110351      0.79%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  142961      1.02%     88.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   76953      0.55%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  112695      0.80%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  101902      0.73%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1264647      9.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            14025888                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.060666                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.337229                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  469469                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             11879190                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   594437                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1078940                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  3852                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              13204796                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  3852                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  857491                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                8354769                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          4015                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1275091                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              3530670                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              13189127                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  426                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               1999254                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   121                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               1319892                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           17990960                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             42602185                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        26994937                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            52979                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             17847648                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  143178                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                93                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            90                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  5190693                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1503129                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             753723                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           206256                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           72968                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  13160051                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               1148                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 13124738                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1170                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         100021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       147416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           841                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     14025888                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.935751                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.707935                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            9587334     68.35%     68.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1009034      7.19%     75.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1135156      8.09%     83.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1002779      7.15%     90.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             527137      3.76%     94.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             277843      1.98%     96.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             200576      1.43%     97.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             152396      1.09%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             133633      0.95%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       14025888                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  59901     51.97%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   17      0.01%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 30998     26.89%     78.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                24096     20.90%     99.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               10      0.01%     99.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             245      0.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           185289      1.41%      1.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              9279599     70.70%     72.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              125218      0.95%     73.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1284765      9.79%     82.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1335      0.01%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1497008     11.41%     94.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             699554      5.33%     99.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           2289      0.02%     99.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         49681      0.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              13124738                       # Type of FU issued
system.cpu0.iq.rate                          0.930659                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     115267                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008782                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          40284578                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         13206948                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     13060079                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             107222                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             54421                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses        53324                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              13000998                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  53718                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          520987                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        13054                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         8657                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  3852                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                7571145                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               568536                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           13161199                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              206                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1503129                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              753723                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               440                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 32780                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               499113                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           153                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           892                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         3886                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                4778                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             13116865                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1497825                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             7872                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2246161                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  841974                       # Number of branches executed
system.cpu0.iew.exec_stores                    748336                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.930101                       # Inst execution rate
system.cpu0.iew.wb_sent                      13114882                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     13113403                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 10386265                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 27637109                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.929855                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.375809                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         100078                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             3726                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     14010238                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.932255                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.089808                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      9788399     69.87%     69.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2315605     16.53%     86.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       288859      2.06%     88.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       231091      1.65%     90.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       136037      0.97%     91.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       240972      1.72%     92.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       124105      0.89%     93.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       100484      0.72%     94.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       784686      5.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     14010238                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             4667284                       # Number of instructions committed
system.cpu0.commit.committedOps              13061110                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2235139                       # Number of memory references committed
system.cpu0.commit.loads                      1490073                       # Number of loads committed
system.cpu0.commit.membars                        184                       # Number of memory barriers committed
system.cpu0.commit.branches                    837885                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                     52977                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 12875766                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               85199                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       184022      1.41%      1.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         9231044     70.68%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         124993      0.96%     73.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1284724      9.84%     82.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1188      0.01%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1487916     11.39%     94.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        695569      5.33%     99.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2157      0.02%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        49497      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         13061110                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               784686                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    26386740                       # The number of ROB reads
system.cpu0.rob.rob_writes                   26338422                       # The number of ROB writes
system.cpu0.timesIdled                            505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          76742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    4667284                       # Number of Instructions Simulated
system.cpu0.committedOps                     13061110                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.021592                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.021592                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.330951                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.330951                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                26863515                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14213557                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    52436                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    3544                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 11673580                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 3687051                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                3798905                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            56143                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.241598                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1525654                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            56655                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.928850                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   508.241598                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.992659                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992659                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13829231                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13829231                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data       790691                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         790691                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       734953                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        734953                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1525644                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1525644                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1525644                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1525644                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       185817                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185817                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        10111                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10111                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data       195928                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195928                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       195928                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195928                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  12126482712                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12126482712                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    671787872                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    671787872                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  12798270584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12798270584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  12798270584                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12798270584                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       976508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       976508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       745064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       745064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1721572                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1721572                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1721572                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1721572                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.190287                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.190287                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.013571                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013571                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.113808                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.113808                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.113808                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.113808                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 65260.351378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65260.351378                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 66441.288893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66441.288893                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 65321.294476                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65321.294476                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 65321.294476                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65321.294476                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          986                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    98.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         9695                       # number of writebacks
system.cpu0.dcache.writebacks::total             9695                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       139261                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       139261                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       139265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       139265                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139265                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        46556                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        46556                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        10107                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        10107                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        56663                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56663                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        56663                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56663                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   3063790809                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3063790809                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    664794540                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    664794540                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   3728585349                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3728585349                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   3728585349                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3728585349                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.047676                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047676                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.013565                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013565                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032914                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032914                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032914                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032914                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65808.720874                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65808.720874                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 65775.654497                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65775.654497                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 65802.822812                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65802.822812                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 65802.822812                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65802.822812                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              463                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.250717                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             577981                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              975                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           592.801026                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   510.250717                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.996583                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.996583                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4634639                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4634639                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst       577981                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         577981                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       577981                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          577981                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       577981                       # number of overall hits
system.cpu0.icache.overall_hits::total         577981                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1227                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1227                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1227                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1227                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1227                       # number of overall misses
system.cpu0.icache.overall_misses::total         1227                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     76248340                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     76248340                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     76248340                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     76248340                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     76248340                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     76248340                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       579208                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       579208                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       579208                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       579208                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       579208                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       579208                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002118                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002118                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002118                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002118                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002118                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 62142.086390                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62142.086390                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 62142.086390                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62142.086390                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 62142.086390                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62142.086390                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1922                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    96.100000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          463                       # number of writebacks
system.cpu0.icache.writebacks::total              463                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          252                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          252                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          252                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          252                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          252                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          252                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          975                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          975                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          975                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          975                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     61684253                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     61684253                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     61684253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     61684253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     61684253                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     61684253                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001683                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001683                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001683                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001683                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001683                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001683                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 63265.900513                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63265.900513                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 63265.900513                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63265.900513                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 63265.900513                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63265.900513                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           53571                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3985.079207                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             56569                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           57667                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.980960                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks   105.747643                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   185.124141                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3694.207422                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.025817                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.045196                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.901906                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.972920                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          500                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         3468                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          514611                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         514611                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks         9695                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         9695                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          460                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          460                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data            8                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           67                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           67                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data           40                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           40                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           67                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data           48                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total            115                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           67                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data           48                       # number of overall hits
system.cpu0.l2cache.overall_hits::total           115                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data        10091                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        10091                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          908                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          908                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        46516                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        46516                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          908                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        56607                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        57515                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          908                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        56607                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        57515                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    654647031                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    654647031                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     60495111                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     60495111                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   3017151162                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   3017151162                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     60495111                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   3671798193                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   3732293304                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     60495111                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   3671798193                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   3732293304                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks         9695                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         9695                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          460                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          460                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data        10099                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        10099                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          975                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          975                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        46556                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        46556                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          975                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        56655                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        57630                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          975                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        56655                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        57630                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.999208                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.999208                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.931282                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.931282                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.999141                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.999141                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.931282                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.999153                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.998005                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.931282                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.999153                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.998005                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 64874.346546                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 64874.346546                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 66624.571586                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 66624.571586                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 64862.652894                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 64862.652894                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 66624.571586                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 64864.737453                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 64892.520282                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 66624.571586                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 64864.737453                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 64892.520282                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks         6488                       # number of writebacks
system.cpu0.l2cache.writebacks::total            6488                       # number of writebacks
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        10091                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        10091                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          908                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          908                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        46516                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        46516                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          908                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        56607                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        57515                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          908                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        56607                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        57515                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    626080336                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    626080336                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     57921282                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     57921282                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   2885521340                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   2885521340                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     57921282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   3511601676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   3569522958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     57921282                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   3511601676                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   3569522958                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.999208                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.999208                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.931282                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.931282                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.999141                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999141                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.931282                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.999153                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.998005                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.931282                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.999153                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.998005                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 62043.438311                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 62043.438311                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 63789.958150                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63789.958150                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 62032.877719                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62032.877719                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 63789.958150                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 62034.760295                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 62062.469930                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 63789.958150                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 62034.760295                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 62062.469930                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       114244                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        56614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          571                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        47531                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        16183                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          463                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        93569                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        10099                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        10099                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          975                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        46556                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         2413                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       169469                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           171882                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        92032                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      4246400                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           4338432                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      53609                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic               415232                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       111247                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.005205                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.071955                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            110668     99.48%     99.48% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               579      0.52%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        111247                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      44808480                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       974025                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     56601009                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu1.branchPred.lookups                 858189                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           858189                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             3745                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              728708                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  86671                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               499                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         728708                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            317722                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          410986                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2694                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    1502571                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                     750467                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        23714                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         1201                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                     581097                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          199                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   31                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        14102630                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            610771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       4770978                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     858189                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            404393                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     13411823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   7924                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          681                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   580964                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1392                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          14027499                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.946874                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.441676                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                11930339     85.05%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  115987      0.83%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  161832      1.15%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  113832      0.81%     87.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  139421      0.99%     88.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   83786      0.60%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  116770      0.83%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  100360      0.72%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1265172      9.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            14027499                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.060853                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.338304                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  474191                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             11868866                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   594337                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1086143                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  3962                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              13249349                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  3962                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  857619                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                8329875                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          4835                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1287873                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              3543335                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              13233193                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  467                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               2012849                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   208                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               1329317                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           18051760                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             42748019                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        27088857                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            52825                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             17905392                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  146218                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                88                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            86                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  5171956                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1508083                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             755875                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           204752                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          101801                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  13203049                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               1195                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 13166492                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1270                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         102250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       153107                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           888                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     14027499                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.938620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.709769                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            9578239     68.28%     68.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1002546      7.15%     75.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1150250      8.20%     83.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1003367      7.15%     90.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             515996      3.68%     94.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             291271      2.08%     96.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             202443      1.44%     97.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             148748      1.06%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             134639      0.96%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       14027499                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  58800     51.81%     51.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     51.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     51.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   18      0.02%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 30321     26.71%     78.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                24101     21.23%     99.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.01%     99.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             254      0.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           186048      1.41%      1.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              9308588     70.70%     72.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              125582      0.95%     73.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1289582      9.79%     82.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1291      0.01%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1501769     11.41%     94.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             701671      5.33%     99.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           2253      0.02%     99.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         49708      0.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              13166492                       # Type of FU issued
system.cpu1.iq.rate                          0.933620                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     113500                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008620                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          40368121                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         13252382                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     13101479                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             107130                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             54255                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        53287                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              13040276                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  53668                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          522457                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        13454                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          149                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         8739                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  3962                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                7547905                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               561806                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           13204244                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              165                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1508083                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              755875                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               455                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 33481                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               491038                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           149                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           927                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         4004                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                4931                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             13158432                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1502522                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             8058                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2252977                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  843954                       # Number of branches executed
system.cpu1.iew.exec_stores                    750455                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.933048                       # Inst execution rate
system.cpu1.iew.wb_sent                      13156356                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     13154766                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 10406777                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 27708612                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.932788                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.375579                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         102304                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             3841                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     14011516                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.935080                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.092205                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      9775691     69.77%     69.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2323731     16.58%     86.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       289736      2.07%     88.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       231888      1.65%     90.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       136282      0.97%     91.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       241796      1.73%     92.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       124651      0.89%     93.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       100914      0.72%     94.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       786827      5.62%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     14011516                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             4680648                       # Number of instructions committed
system.cpu1.commit.committedOps              13101895                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2241748                       # Number of memory references committed
system.cpu1.commit.loads                      1494615                       # Number of loads committed
system.cpu1.commit.membars                        184                       # Number of memory barriers committed
system.cpu1.commit.branches                    839814                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                     52977                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 12915862                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               85474                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       184711      1.41%      1.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         9259291     70.67%     72.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         125407      0.96%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1289550      9.84%     82.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1188      0.01%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1492458     11.39%     94.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        697636      5.32%     99.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         2157      0.02%     99.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        49497      0.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         13101895                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               786827                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    26428888                       # The number of ROB reads
system.cpu1.rob.rob_writes                   26424790                       # The number of ROB writes
system.cpu1.timesIdled                            501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          75131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    4680648                       # Number of Instructions Simulated
system.cpu1.committedOps                     13101895                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.012965                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.012965                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.331899                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.331899                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                26953348                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14260913                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    52372                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    3486                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 11711849                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 3697945                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                3809147                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            56312                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.272809                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1530260                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            56824                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            26.929818                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   508.272809                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.992720                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992720                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13870880                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13870880                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data       793241                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         793241                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       737012                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        737012                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1530253                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1530253                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1530253                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1530253                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       186389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       186389                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        10115                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10115                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data       196504                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        196504                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       196504                       # number of overall misses
system.cpu1.dcache.overall_misses::total       196504                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  12106969911                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12106969911                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    673358632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    673358632                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  12780328543                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12780328543                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  12780328543                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12780328543                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       979630                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       979630                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       747127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       747127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1726757                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1726757                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1726757                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1726757                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.190265                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.190265                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.013539                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013539                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.113799                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.113799                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.113799                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.113799                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 64955.388521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64955.388521                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 66570.304696                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66570.304696                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 65038.515974                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65038.515974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 65038.515974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65038.515974                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1088                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         9705                       # number of writebacks
system.cpu1.dcache.writebacks::total             9705                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       139670                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       139670                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       139673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       139673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       139673                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       139673                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        46719                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46719                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        10112                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10112                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        56831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        56831                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56831                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3060862074                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3060862074                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    666408590                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    666408590                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   3727270664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3727270664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   3727270664                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3727270664                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.047690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.013535                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013535                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.032912                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.032912                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.032912                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.032912                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65516.429590                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65516.429590                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 65902.748220                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65902.748220                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 65585.167673                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65585.167673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 65585.167673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65585.167673                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              461                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.226963                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             579738                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              973                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           595.825283                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   510.226963                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.996537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4648685                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4648685                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst       579738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         579738                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       579738                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          579738                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       579738                       # number of overall hits
system.cpu1.icache.overall_hits::total         579738                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1226                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1226                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1226                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1226                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1226                       # number of overall misses
system.cpu1.icache.overall_misses::total         1226                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     72640618                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     72640618                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     72640618                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     72640618                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     72640618                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     72640618                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       580964                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       580964                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       580964                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       580964                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       580964                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       580964                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002110                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002110                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002110                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002110                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002110                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002110                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59250.096248                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59250.096248                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59250.096248                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59250.096248                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59250.096248                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59250.096248                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          835                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          461                       # number of writebacks
system.cpu1.icache.writebacks::total              461                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          253                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          253                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          253                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          253                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          253                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          253                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          973                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          973                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          973                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          973                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          973                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          973                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     60027578                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     60027578                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     60027578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     60027578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     60027578                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     60027578                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001675                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001675                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001675                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001675                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001675                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001675                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 61693.297020                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61693.297020                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 61693.297020                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61693.297020                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 61693.297020                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61693.297020                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           53726                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3989.520501                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             56745                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57822                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.981374                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks   104.268364                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   172.292423                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3712.959714                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.025456                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.042064                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.906484                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.974004                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         3468                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          516090                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         516090                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks         9705                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         9705                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          457                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          457                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data            7                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data            8                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           71                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           71                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           52                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           52                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           71                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data           60                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total            131                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           71                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data           60                       # number of overall hits
system.cpu1.l2cache.overall_hits::total           131                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data        10097                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        10097                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          902                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          902                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        46667                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        46667                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          902                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        56764                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        57666                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          902                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        56764                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        57666                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    656259417                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    656259417                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     58828446                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     58828446                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   3014011971                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3014011971                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     58828446                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   3670271388                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3729099834                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     58828446                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   3670271388                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3729099834                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks         9705                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         9705                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          457                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          457                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        10105                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        10105                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          973                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          973                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        46719                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        46719                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          973                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        56824                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        57797                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          973                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        56824                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        57797                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.999208                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.999208                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.927030                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.927030                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.998887                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.998887                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.927030                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.998944                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.997733                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.927030                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.998944                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.997733                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 64995.485491                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 64995.485491                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 65220.006652                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 65220.006652                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 64585.509482                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 64585.509482                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 65220.006652                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 64658.434712                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 64667.218708                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 65220.006652                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 64658.434712                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 64667.218708                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks         6481                       # number of writebacks
system.cpu1.l2cache.writebacks::total            6481                       # number of writebacks
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        10097                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        10097                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          902                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          902                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        46667                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        46667                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          902                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        56764                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        57666                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          902                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        56764                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        57666                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    627684036                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    627684036                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     56276448                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     56276448                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   2881946169                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   2881946169                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     56276448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   3509630205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3565906653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     56276448                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   3509630205                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3565906653                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.999208                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.999208                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.927030                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.927030                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.998887                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998887                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.927030                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.998944                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.997733                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.927030                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.998944                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.997733                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 62165.399227                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 62165.399227                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 62390.740576                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62390.740576                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 61755.548225                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61755.548225                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 62390.740576                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 61828.451219                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 61837.246436                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 62390.740576                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 61828.451219                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 61837.246436                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       114577                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        56780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          591                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        47692                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        16186                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          461                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        93892                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        10105                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        10105                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          973                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        46719                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         2407                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       169974                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           172381                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        91776                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      4257856                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           4349632                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      53766                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic               414784                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples       111570                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.005387                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.073197                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0            110969     99.46%     99.46% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               601      0.54%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total        111570                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      44924697                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       972027                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     56769507                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu2.branchPred.lookups                 853570                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           853570                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             3778                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              721043                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  86009                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               493                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         721043                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            315989                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          405054                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2714                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    1491600                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                     745449                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        23500                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         1206                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                     577444                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          192                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   31                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        14102630                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            605985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       4739907                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     853570                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            401998                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     13413467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   7970                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          663                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   577319                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 1369                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          14024524                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.940206                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.435613                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                11941695     85.15%     85.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  120251      0.86%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  159493      1.14%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  111536      0.80%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  141114      1.01%     88.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   76538      0.55%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  112314      0.80%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  101601      0.72%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1259982      8.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            14024524                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.060526                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.336101                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  465892                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             11886344                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   602474                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1065829                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  3985                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              13152063                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  3985                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  849310                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                8372359                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          4121                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  1275386                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              3519363                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              13135607                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                  450                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents               1992215                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   209                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               1318100                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           17913700                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             42417475                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        26874714                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            52843                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             17765667                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  147904                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                84                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            79                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  5141690                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1497153                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             750955                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           203346                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           97361                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  13105322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               1100                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 13068211                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1254                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         103165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       153761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           793                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     14024524                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.931811                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.706664                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            9612617     68.54%     68.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             994463      7.09%     75.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1135246      8.09%     83.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             995485      7.10%     90.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             520174      3.71%     94.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             282621      2.02%     96.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             198820      1.42%     97.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             150704      1.07%     99.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             134394      0.96%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       14024524                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  58149     51.40%     51.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     51.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     51.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   20      0.02%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     51.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 30596     27.05%     78.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                24097     21.30%     99.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                7      0.01%     99.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             252      0.22%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           184384      1.41%      1.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              9240555     70.71%     72.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              124633      0.95%     73.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv              1277917      9.78%     82.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               1277      0.01%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.86% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1490790     11.41%     94.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             696657      5.33%     99.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           2269      0.02%     99.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         49729      0.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              13068211                       # Type of FU issued
system.cpu2.iq.rate                          0.926651                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     113121                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008656                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          40168157                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         13155398                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     13003202                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             107160                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             54335                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses        53313                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              12943256                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                  53692                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          518822                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        13540                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         8828                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  3985                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                7577701                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               583122                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           13106422                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              179                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1497153                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              750955                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               417                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 33199                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               513642                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           152                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           926                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         4046                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                4972                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             13060116                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1491552                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             8091                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     2236989                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  839353                       # Number of branches executed
system.cpu2.iew.exec_stores                    745437                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.926077                       # Inst execution rate
system.cpu2.iew.wb_sent                      13058058                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     13056515                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 10329813                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 27490021                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.925821                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.375766                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         103215                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             3860                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     14008349                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.928245                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.086294                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      9806099     70.00%     70.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2304148     16.45%     86.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       287727      2.05%     88.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       229938      1.64%     90.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       135947      0.97%     91.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       239793      1.71%     92.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       123322      0.88%     93.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        99927      0.71%     94.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       781448      5.58%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     14008349                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             4648285                       # Number of instructions committed
system.cpu2.commit.committedOps              13003174                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       2225733                       # Number of memory references committed
system.cpu2.commit.loads                      1483607                       # Number of loads committed
system.cpu2.commit.membars                        184                       # Number of memory barriers committed
system.cpu2.commit.branches                    835143                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                     52977                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 12818808                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               84807                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       183044      1.41%      1.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9190919     70.68%     72.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         124406      0.96%     73.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv         1277884      9.83%     82.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          1188      0.01%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1481450     11.39%     94.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        692629      5.33%     99.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         2157      0.02%     99.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        49497      0.38%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13003174                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               781448                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    26333290                       # The number of ROB reads
system.cpu2.rob.rob_writes                   26229356                       # The number of ROB writes
system.cpu2.timesIdled                            500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          78106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    4648285                       # Number of Instructions Simulated
system.cpu2.committedOps                     13003174                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.033943                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.033943                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.329604                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.329604                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                26737633                       # number of integer regfile reads
system.cpu2.int_regfile_writes               14147982                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                    52382                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    3491                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 11619466                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 3671637                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                3785623                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            55966                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.239651                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1519355                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            56478                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            26.901714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   508.239651                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.992656                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.992656                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13772478                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13772478                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data       787328                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         787328                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       732020                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        732020                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1519348                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1519348                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1519348                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1519348                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       185044                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185044                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        10108                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        10108                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data       195152                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        195152                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       195152                       # number of overall misses
system.cpu2.dcache.overall_misses::total       195152                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  12124738791                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12124738791                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    675999656                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    675999656                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  12800738447                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12800738447                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  12800738447                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12800738447                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       972372                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       972372                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       742128                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       742128                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1714500                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1714500                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1714500                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1714500                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.190302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.190302                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.013620                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.013620                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.113824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.113824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.113824                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.113824                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 65523.544622                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65523.544622                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 66877.686585                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66877.686585                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 65593.683114                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 65593.683114                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 65593.683114                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 65593.683114                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1045                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.470588                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         9700                       # number of writebacks
system.cpu2.dcache.writebacks::total             9700                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       138666                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       138666                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       138668                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       138668                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       138668                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       138668                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        46378                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46378                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        10106                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        10106                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        56484                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        56484                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        56484                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        56484                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   3063509424                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3063509424                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    669127202                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    669127202                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   3732636626                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3732636626                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   3732636626                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3732636626                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.047696                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.047696                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.013618                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.013618                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.032945                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.032945                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.032945                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032945                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 66055.229290                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66055.229290                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 66210.884821                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66210.884821                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 66083.078854                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 66083.078854                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 66083.078854                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 66083.078854                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              449                       # number of replacements
system.cpu2.icache.tags.tagsinuse          510.226576                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             576107                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              961                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           599.486993                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   510.226576                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.996536                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.996536                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4619505                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4619505                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst       576107                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         576107                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       576107                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          576107                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       576107                       # number of overall hits
system.cpu2.icache.overall_hits::total         576107                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1211                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1211                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1211                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1211                       # number of overall misses
system.cpu2.icache.overall_misses::total         1211                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     77857729                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     77857729                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     77857729                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     77857729                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     77857729                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     77857729                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       577318                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       577318                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       577318                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       577318                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       577318                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       577318                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002098                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002098                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002098                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002098                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002098                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002098                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 64292.096614                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64292.096614                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 64292.096614                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64292.096614                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 64292.096614                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64292.096614                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1180                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    69.411765                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          449                       # number of writebacks
system.cpu2.icache.writebacks::total              449                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          250                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          250                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          250                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          250                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          961                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          961                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          961                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          961                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          961                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          961                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     62422847                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     62422847                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     62422847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     62422847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     62422847                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     62422847                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001665                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001665                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001665                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001665                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001665                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001665                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 64956.136316                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64956.136316                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 64956.136316                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64956.136316                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 64956.136316                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64956.136316                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           53390                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3985.060470                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             56367                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           57486                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.980534                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks   104.378137                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   157.761200                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3722.921133                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.025483                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.038516                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.908916                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.972915                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3466                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          512902                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         512902                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks         9700                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         9700                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          446                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          446                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            6                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data            9                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total            9                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           58                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           58                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data           49                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total           49                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           58                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data           58                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total            116                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           58                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data           58                       # number of overall hits
system.cpu2.l2cache.overall_hits::total           116                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data        10091                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        10091                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          903                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          903                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data        46329                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        46329                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          903                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        56420                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        57323                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          903                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        56420                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        57323                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    658983024                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    658983024                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     61276329                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     61276329                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data   3017011635                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   3017011635                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     61276329                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   3675994659                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   3737270988                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     61276329                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   3675994659                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   3737270988                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks         9700                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         9700                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          446                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          446                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data        10100                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        10100                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          961                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          961                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        46378                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        46378                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          961                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        56478                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        57439                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          961                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        56478                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        57439                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.999109                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.999109                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.939646                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.939646                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.998943                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.998943                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.939646                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.998973                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.997980                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.939646                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.998973                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.997980                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 65304.035675                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 65304.035675                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 67858.614618                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 67858.614618                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 65121.449524                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 65121.449524                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 67858.614618                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 65154.105973                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 65196.709663                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 67858.614618                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 65154.105973                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 65196.709663                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks         6517                       # number of writebacks
system.cpu2.l2cache.writebacks::total            6517                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data        10091                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        10091                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          903                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          903                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data        46329                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        46329                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          903                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        56420                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        57323                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          903                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        56420                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        57323                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    630418892                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    630418892                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     58722936                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     58722936                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data   2885901102                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   2885901102                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     58722936                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data   3516319994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   3575042930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     58722936                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data   3516319994                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   3575042930                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.999109                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.999109                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.939646                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.939646                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.998943                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998943                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.939646                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.998973                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.997980                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.939646                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.998973                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.997980                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 62473.381429                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 62473.381429                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 65030.936877                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65030.936877                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 62291.461115                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62291.461115                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 65030.936877                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 62323.998476                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 62366.640441                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 65030.936877                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 62323.998476                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 62366.640441                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       113860                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        56421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          596                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          596                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        47339                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        16217                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          449                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict        93178                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq        10100                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp        10100                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          961                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        46378                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         2371                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       168934                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           171305                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        90240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      4235392                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           4325632                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      53429                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic               417088                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples       110874                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.005430                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.073486                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0            110272     99.46%     99.46% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               602      0.54%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total        110874                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      44674614                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       960039                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     56423520                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu3.branchPred.lookups                 847534                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           847534                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             3762                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              721016                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  85174                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               464                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         721016                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            312969                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses          408047                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2759                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    1478688                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                     739488                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        23348                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         1209                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                     572557                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          171                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   31                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        14102630                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            601168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       4700905                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     847534                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            398143                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     13416588                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   7884                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 240                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          562                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   572453                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 1333                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          14022622                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.931726                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.427056                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                11958716     85.28%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  121254      0.86%     86.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  159061      1.13%     87.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  109876      0.78%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  137410      0.98%     89.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   73774      0.53%     89.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  110736      0.79%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  101053      0.72%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1250742      8.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            14022622                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.060098                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.333335                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  465420                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             11899934                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   589361                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1063965                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  3942                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              13032850                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  3942                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  842775                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                8373096                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          3633                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  1265841                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              3533335                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              13016773                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                  431                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents               1967216                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               1359457                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.FullRegisterEvents               1                       # Number of times there has been no free registers
system.cpu3.rename.RenamedOperands           17747180                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             42016832                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        26614200                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            52806                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             17600544                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  146476                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                79                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            74                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  5081038                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1483918                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             745014                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           199808                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          105967                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  12986487                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               1115                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 12950569                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1197                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         101823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       149802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           808                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     14022622                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.923548                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.702858                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            9655294     68.86%     68.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             980448      6.99%     75.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1128074      8.04%     83.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             983031      7.01%     90.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             516586      3.68%     94.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             276213      1.97%     96.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             198057      1.41%     97.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             150223      1.07%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             134696      0.96%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       14022622                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  57229     50.72%     50.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     50.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     50.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   20      0.02%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     50.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 31201     27.65%     78.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                24121     21.38%     99.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                6      0.01%     99.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             246      0.22%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           182408      1.41%      1.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              9158939     70.72%     72.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              123459      0.95%     73.08% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv              1263958      9.76%     82.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               1267      0.01%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1477833     11.41%     94.27% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             690718      5.33%     99.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           2274      0.02%     99.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         49713      0.38%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              12950569                       # Type of FU issued
system.cpu3.iq.rate                          0.918309                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     112823                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.008712                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          39930659                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         13035233                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     12885686                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             107120                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             54327                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        53294                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              12827320                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                  53664                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          514497                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        13173                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         8865                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  3942                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                7568018                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               591579                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           12987602                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              255                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1483918                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts              745014                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               422                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 31970                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               523609                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           138                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           881                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         4057                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                4938                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             12942497                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              1478636                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             8071                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     2218110                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  833473                       # Number of branches executed
system.cpu3.iew.exec_stores                    739474                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.917736                       # Inst execution rate
system.cpu3.iew.wb_sent                      12940517                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     12938980                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 10238533                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 27230636                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.917487                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.375993                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         101896                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             3827                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     14006721                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.919962                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.079101                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      9844224     70.28%     70.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2281188     16.29%     86.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       285318      2.04%     88.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       227838      1.63%     90.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       135257      0.97%     91.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       237053      1.69%     92.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       121998      0.87%     93.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        98721      0.70%     94.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       775124      5.53%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     14006721                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             4610149                       # Number of instructions committed
system.cpu3.commit.committedOps              12885658                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       2206864                       # Number of memory references committed
system.cpu3.commit.loads                      1470727                       # Number of loads committed
system.cpu3.commit.membars                        184                       # Number of memory barriers committed
system.cpu3.commit.branches                    829266                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                     52977                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 12703287                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               84009                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       181049      1.41%      1.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9109423     70.69%     72.10% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         123210      0.96%     73.06% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv         1263924      9.81%     82.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          1188      0.01%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1468570     11.40%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        686640      5.33%     99.60% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         2157      0.02%     99.62% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        49497      0.38%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         12885658                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               775124                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    26219151                       # The number of ROB reads
system.cpu3.rob.rob_writes                   25991480                       # The number of ROB writes
system.cpu3.timesIdled                            509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          80008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    4610149                       # Number of Instructions Simulated
system.cpu3.committedOps                     12885658                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.059040                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.059040                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.326900                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.326900                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                26479648                       # number of integer regfile reads
system.cpu3.int_regfile_writes               14013113                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    52344                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    3490                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 11508462                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 3641402                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                3757303                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            55570                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.189326                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1506340                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            56082                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.859598                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   508.189326                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.992557                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.992557                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13655330                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13655330                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data       780304                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         780304                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       726031                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        726031                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1506335                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1506335                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1506335                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1506335                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       183463                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       183463                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        10108                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        10108                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data       193571                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        193571                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       193571                       # number of overall misses
system.cpu3.dcache.overall_misses::total       193571                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  12097139418                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12097139418                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    692656316                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    692656316                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  12789795734                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12789795734                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  12789795734                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12789795734                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       963767                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       963767                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       736139                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       736139                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1699906                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1699906                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1699906                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1699906                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.190360                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.190360                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.013731                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.013731                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.113872                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.113872                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.113872                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.113872                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 65937.760846                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 65937.760846                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 68525.555600                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68525.555600                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 66072.891776                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 66072.891776                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 66072.891776                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 66072.891776                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1161                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         9699                       # number of writebacks
system.cpu3.dcache.writebacks::total             9699                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       137483                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       137483                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       137485                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       137485                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       137485                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       137485                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        45980                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        45980                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        10106                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        10106                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        56086                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        56086                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        56086                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        56086                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   3055103505                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3055103505                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    685732581                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    685732581                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   3740836086                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3740836086                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   3740836086                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3740836086                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.047709                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047709                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.013728                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.013728                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.032994                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.032994                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.032994                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032994                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 66444.182362                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 66444.182362                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 67854.005640                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67854.005640                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 66698.214991                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66698.214991                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 66698.214991                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66698.214991                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              445                       # number of replacements
system.cpu3.icache.tags.tagsinuse          510.191222                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             571248                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              957                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           596.915361                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   510.191222                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.996467                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.996467                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4580557                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4580557                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst       571248                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         571248                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       571248                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          571248                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       571248                       # number of overall hits
system.cpu3.icache.overall_hits::total         571248                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1202                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1202                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1202                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1202                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1202                       # number of overall misses
system.cpu3.icache.overall_misses::total         1202                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     74616306                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     74616306                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     74616306                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     74616306                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     74616306                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     74616306                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       572450                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       572450                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       572450                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       572450                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       572450                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       572450                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002100                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002100                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002100                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002100                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002100                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002100                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 62076.793677                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62076.793677                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 62076.793677                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62076.793677                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 62076.793677                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62076.793677                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1511                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.964286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          445                       # number of writebacks
system.cpu3.icache.writebacks::total              445                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          245                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          245                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          245                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          245                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          245                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          245                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          957                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          957                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          957                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          957                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          957                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          957                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     61869732                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     61869732                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     61869732                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     61869732                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     61869732                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     61869732                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001672                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001672                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001672                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001672                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001672                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001672                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 64649.667712                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64649.667712                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 64649.667712                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64649.667712                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 64649.667712                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64649.667712                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           52973                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3976.555664                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             55978                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           57069                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.980883                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks   104.035515                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   160.050018                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3712.470131                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.025399                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.039075                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.906365                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.970839                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3465                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          509265                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         509265                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks         9699                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total         9699                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          442                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          442                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            3                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data            8                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           64                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           64                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data           50                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total           50                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           64                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data           58                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total            122                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           64                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data           58                       # number of overall hits
system.cpu3.l2cache.overall_hits::total           122                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data        10095                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        10095                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          893                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          893                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data        45930                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        45930                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          893                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        56025                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        56918                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          893                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        56025                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        56918                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    675601722                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    675601722                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     60705234                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     60705234                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data   3009002985                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   3009002985                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     60705234                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   3684604707                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3745309941                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     60705234                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   3684604707                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3745309941                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks         9699                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total         9699                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          442                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          442                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data        10103                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        10103                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          957                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          957                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        45980                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        45980                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          957                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        56083                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        57040                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          957                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        56083                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        57040                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.999208                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.999208                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.933124                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.933124                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.998913                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.998913                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.933124                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.998966                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.997861                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.933124                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.998966                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.997861                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 66924.390490                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 66924.390490                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 67978.985442                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 67978.985442                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 65512.801764                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 65512.801764                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 67978.985442                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 65767.152289                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 65801.854264                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 67978.985442                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 65767.152289                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 65801.854264                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks         6494                       # number of writebacks
system.cpu3.l2cache.writebacks::total            6494                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data        10095                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        10095                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          893                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          893                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data        45930                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        45930                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          893                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        56025                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        56918                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          893                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        56025                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        56918                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    647034476                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    647034476                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     58175907                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     58175907                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data   2879061566                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   2879061566                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     58175907                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data   3526096042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3584271949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     58175907                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data   3526096042                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3584271949                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.999208                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.999208                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.933124                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.933124                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.998913                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998913                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.933124                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.998966                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.997861                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.933124                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.998966                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.997861                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 64094.549381                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 64094.549381                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 65146.592385                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65146.592385                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 62683.683126                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62683.683126                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 65146.592385                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 62937.903472                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 62972.556116                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 65146.592385                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 62937.903472                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 62972.556116                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       113058                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        56018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          585                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          585                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        46936                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        16193                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          445                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict        92390                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            3                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            3                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq        10103                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp        10103                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          957                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        45980                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         2359                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       167741                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           170100                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        89728                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      4209984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           4299712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      53013                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic               415616                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples       110056                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.005397                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.073268                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0            109462     99.46%     99.46% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               594      0.54%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total        110056                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      44404218                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       956043                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     56026917                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                    194412                       # number of replacements
system.l3.tags.tagsinuse                 29516.861617                       # Cycle average of tags in use
system.l3.tags.total_refs                      211763                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    229112                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.924277                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.051829                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst       809.172627                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      6521.776812                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       805.956537                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      6570.652040                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       807.341428                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      6609.519773                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       798.693434                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      6593.697138                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.006173                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.049757                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.006149                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.050130                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.006160                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.050427                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.006094                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.050306                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.225196                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         34700                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          470                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         3614                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1990                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        28626                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.264740                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   7283544                       # Number of tag accesses
system.l3.tags.data_accesses                  7283544                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        25980                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            25980                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                 4                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                 2                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                 3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst            16                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data            35                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst            14                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data            54                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst            16                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data            90                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst            12                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data            65                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               302                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                   16                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                   37                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                   14                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                   58                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                   16                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                   92                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                   12                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                   68                       # number of demand (read+write) hits
system.l3.demand_hits::total                      313                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                  16                       # number of overall hits
system.l3.overall_hits::cpu0.data                  37                       # number of overall hits
system.l3.overall_hits::cpu1.inst                  14                       # number of overall hits
system.l3.overall_hits::cpu1.data                  58                       # number of overall hits
system.l3.overall_hits::cpu2.inst                  16                       # number of overall hits
system.l3.overall_hits::cpu2.data                  92                       # number of overall hits
system.l3.overall_hits::cpu3.inst                  12                       # number of overall hits
system.l3.overall_hits::cpu3.data                  68                       # number of overall hits
system.l3.overall_hits::total                     313                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           10089                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data           10093                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data           10089                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data           10092                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               40363                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          892                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data        46481                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          888                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data        46613                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          887                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data        46239                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          881                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data        45865                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          188746                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                892                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              56570                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                888                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              56706                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                887                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              56328                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                881                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              55957                       # number of demand (read+write) misses
system.l3.demand_misses::total                 229109                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               892                       # number of overall misses
system.l3.overall_misses::cpu0.data             56570                       # number of overall misses
system.l3.overall_misses::cpu1.inst               888                       # number of overall misses
system.l3.overall_misses::cpu1.data             56706                       # number of overall misses
system.l3.overall_misses::cpu2.inst               887                       # number of overall misses
system.l3.overall_misses::cpu2.data             56328                       # number of overall misses
system.l3.overall_misses::cpu3.inst               881                       # number of overall misses
system.l3.overall_misses::cpu3.data             55957                       # number of overall misses
system.l3.overall_misses::total                229109                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    583079232                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    584735444                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    587456107                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    604293794                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2359564577                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     53785140                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data   2689849076                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     52179832                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data   2685464051                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     54617343                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data   2690549105                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     54103415                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data   2685469665                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  10966017627                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     53785140                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data   3272928308                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     52179832                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data   3270199495                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     54617343                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data   3278005212                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     54103415                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data   3289763459                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      13325582204                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     53785140                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data   3272928308                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     52179832                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data   3270199495                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     54617343                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data   3278005212                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     54103415                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data   3289763459                       # number of overall miss cycles
system.l3.overall_miss_latency::total     13325582204                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        25980                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        25980                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         10091                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         10097                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data         10091                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data         10095                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             40374                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          908                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data        46516                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          902                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data        46667                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          903                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data        46329                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          893                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data        45930                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        189048                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              908                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            56607                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              902                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            56764                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              903                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            56420                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              893                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            56025                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               229422                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             908                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           56607                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             902                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           56764                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             903                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           56420                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             893                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           56025                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              229422                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.999802                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.999604                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.999802                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.999703                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999728                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.982379                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.999248                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.984479                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.998843                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.982281                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.998057                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.986562                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.998585                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.998403                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.982379                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.999346                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.984479                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.998978                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.982281                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.998369                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.986562                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.998786                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.998636                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.982379                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.999346                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.984479                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.998978                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.982281                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.998369                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.986562                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.998786                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.998636                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 57793.560511                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 57934.751214                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 58227.386956                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 59878.497226                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 58458.602606                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 60297.242152                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 57869.862438                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 58761.072072                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 57611.911934                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 61575.358512                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 58187.873981                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 61411.367764                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 58551.611577                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 58099.337877                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 60297.242152                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 57856.254340                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 58761.072072                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 57669.373523                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 61575.358512                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 58194.951214                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 61411.367764                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 58790.919081                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 58162.630905                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 60297.242152                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 57856.254340                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 58761.072072                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 57669.373523                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 61575.358512                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 58194.951214                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 61411.367764                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 58790.919081                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 58162.630905                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                13720                       # number of writebacks
system.l3.writebacks::total                     13720                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           26                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data        10089                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data        10093                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data        10089                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data        10092                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          40363                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          892                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data        46481                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          888                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data        46613                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          887                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data        46239                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          881                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data        45865                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       188746                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           892                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         56570                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           888                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         56706                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           887                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         56328                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           881                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         55957                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            229109                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          892                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        56570                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          888                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        56706                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          887                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        56328                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          881                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        55957                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           229109                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    514211408                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    515838339                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    518587134                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    535405811                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2084042692                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     47692340                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data   2372589852                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     46119274                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data   2367289656                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     48560528                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data   2374925866                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     48088666                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data   2372425333                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   9677691515                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     47692340                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data   2886801260                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     46119274                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data   2883127995                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     48560528                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data   2893513000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     48088666                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data   2907831144                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  11761734207                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     47692340                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data   2886801260                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     46119274                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data   2883127995                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     48560528                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data   2893513000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     48088666                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data   2907831144                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  11761734207                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.999802                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.999604                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.999802                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.999703                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999728                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.982379                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.999248                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.984479                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.998843                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.982281                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.998057                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.986562                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.998585                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.998403                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.982379                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.999346                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.984479                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.998978                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.982281                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.998369                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.986562                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.998786                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.998636                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.982379                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.999346                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.984479                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.998978                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.982281                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.998369                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.986562                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.998786                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.998636                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 50967.529785                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 51108.524621                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 51401.242343                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 53052.498117                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 51632.502341                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 53466.748879                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51044.294486                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51936.119369                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 50786.039431                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 54746.931229                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51361.964273                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 54584.183882                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 51726.269116                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 51273.624421                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 53466.748879                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 51030.603854                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51936.119369                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 50843.437996                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 54746.931229                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 51368.999432                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 54584.183882                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 51965.458191                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 51336.849303                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 53466.748879                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 51030.603854                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51936.119369                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 50843.437996                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 54746.931229                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 51368.999432                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 54584.183882                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 51965.458191                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 51336.849303                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        423389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       194283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             188745                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13720                       # Transaction distribution
system.membus.trans_dist::CleanEvict           180561                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40363                       # Transaction distribution
system.membus.trans_dist::ReadExResp            40363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        188745                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       652497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       652497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 652497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     15540992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     15540992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15540992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            229108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  229108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              229108                       # Request fanout histogram
system.membus.reqLayer8.occupancy           581651155                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              12.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1238955387                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.4                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       440902                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       211482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            157                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   4696175457                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            189047                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        39700                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          366192                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            40374                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           40374                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       189048                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side       168069                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side       168508                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side       167482                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side       166264                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                670323                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      4096192                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      4105408                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      4085760                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      4058304                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               16345664                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          194412                       # Total snoops (count)
system.tol3bus.snoopTraffic                    878080                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           423834                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000370                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.019243                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 423677     99.96%     99.96% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    157      0.04%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             423834                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          645317104                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         182573853                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy         183042277                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy         181956689                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             3.9                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy         180687151                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
