<stg><name>single_lin_process.1</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="10" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="10" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="24" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="25" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:1 %EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN

]]></Node>
<StgValue><ssdm name="EN_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp

]]></Node>
<StgValue><ssdm name="timestamp_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr

]]></Node>
<StgValue><ssdm name="ddr_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %linbase_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %linbase

]]></Node>
<StgValue><ssdm name="linbase_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
entry:5 %EN_cast = zext i4 %EN_read

]]></Node>
<StgValue><ssdm name="EN_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 10, void @empty, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
entry:8 %lin_frame = alloca i64 1

]]></Node>
<StgValue><ssdm name="lin_frame"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:9 %store_ln138 = store i5 0, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln138 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i5 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
memset.loop:1 %p_cast = zext i5 %p_load

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop:2 %exitcond181 = icmp_eq  i5 %p_load, i5 28

]]></Node>
<StgValue><ssdm name="exitcond181"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:3 %empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop:4 %empty_67 = add i5 %p_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond181, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:0 %lin_frame_addr = getelementptr i8 %lin_frame, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="lin_frame_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
memset.loop.split:1 %store_ln0 = store i8 0, i5 %lin_frame_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i5 %empty_67, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
split:3 %add_ln81 = add i64 %linbase_read, i64 20

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:4 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="62">
<![CDATA[
split:5 %sext_ln81 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
split:6 %clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln81

]]></Node>
<StgValue><ssdm name="clu_addr_addr"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="4">
<![CDATA[
split:0 %zext_ln140 = zext i4 %EN_read

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:1 %PLIN_Ctrl_run_state_addr = getelementptr i1 %PLIN_Ctrl_run_state, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="PLIN_Ctrl_run_state_addr"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4">
<![CDATA[
split:2 %PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr

]]></Node>
<StgValue><ssdm name="PLIN_Ctrl_run_state_load"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="80" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4">
<![CDATA[
split:2 %PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr

]]></Node>
<StgValue><ssdm name="PLIN_Ctrl_run_state_load"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
split:8 %clu_addr_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr

]]></Node>
<StgValue><ssdm name="clu_addr_addr_read"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32">
<![CDATA[
split:9 %trunc_ln140 = trunc i32 %clu_addr_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:10 %br_ln140 = br i1 %PLIN_Ctrl_run_state_load, void %if.then, void %if.else15

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:0 %br_ln147 = br i1 %trunc_ln140, void %cleanup, void %if.then3

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then3:0 %add_ln81_1 = add i64 %linbase_read, i64 8

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then3:1 %trunc_ln81_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln81_2"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="62">
<![CDATA[
if.then3:2 %sext_ln81_1 = sext i62 %trunc_ln81_2

]]></Node>
<StgValue><ssdm name="sext_ln81_1"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then3:3 %clu_addr_addr_2 = getelementptr i32 %clu_addr, i64 %sext_ln81_1

]]></Node>
<StgValue><ssdm name="clu_addr_addr_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_2_req"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then3:18 %store_ln158 = store i1 1, i4 %PLIN_Ctrl_run_state_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="91" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_2_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="92" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_2_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="93" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_2_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="94" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_2_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="95" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_2_req"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then3:8 %add_ln87 = add i64 %linbase_read, i64 4

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then3:9 %trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln87, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="62">
<![CDATA[
if.then3:10 %sext_ln87 = sext i62 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then3:11 %clu_addr_addr_3 = getelementptr i32 %clu_addr, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="clu_addr_addr_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="100" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_load_2_req"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then3:12 %clu_addr_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %clu_addr_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_addr_3_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="102" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:5 %clu_addr_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr_2

]]></Node>
<StgValue><ssdm name="clu_addr_addr_2_read"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32">
<![CDATA[
if.then3:6 %reg_lid = trunc i32 %clu_addr_addr_2_read

]]></Node>
<StgValue><ssdm name="reg_lid"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then3:7 %store_ln152 = store i6 %reg_lid, i6 %PL_Data

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then3:13 %write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %clu_addr_addr_3, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then3:15 %clu_addr_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_addr_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="107" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_3

]]></Node>
<StgValue><ssdm name="clu_addr_addr_3_resp"/></StgValue>
</operation>

<operation id="108" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then3:16 %write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %clu_addr_addr, i32 59, i4 15

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="109" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_3

]]></Node>
<StgValue><ssdm name="clu_addr_addr_3_resp"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr

]]></Node>
<StgValue><ssdm name="clu_addr_addr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="111" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_3

]]></Node>
<StgValue><ssdm name="clu_addr_addr_3_resp"/></StgValue>
</operation>

<operation id="112" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr

]]></Node>
<StgValue><ssdm name="clu_addr_addr_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="113" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_3

]]></Node>
<StgValue><ssdm name="clu_addr_addr_3_resp"/></StgValue>
</operation>

<operation id="114" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr

]]></Node>
<StgValue><ssdm name="clu_addr_addr_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="115" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_3

]]></Node>
<StgValue><ssdm name="clu_addr_addr_3_resp"/></StgValue>
</operation>

<operation id="116" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr

]]></Node>
<StgValue><ssdm name="clu_addr_addr_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="117" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr

]]></Node>
<StgValue><ssdm name="clu_addr_addr_resp"/></StgValue>
</operation>

<operation id="118" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.then3:19 %br_ln161 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="119" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else15:0 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %clu_addr_addr_read, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else15:1 %icmp_ln164 = icmp_eq  i3 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="121" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else15:2 %br_ln164 = br i1 %icmp_ln164, void %if.then19, void %if.end103

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="122" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then19:0 %tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %clu_addr_addr_read, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="123" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then19:1 %icmp_ln167 = icmp_eq  i2 %tmp_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="124" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then19:2 %br_ln167 = br i1 %icmp_ln167, void %if.end102, void %if.then23

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="125" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:0 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %clu_addr_addr_read, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="126" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then23:2 %add_ln87_1 = add i64 %linbase_read, i64 4

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="127" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:3 %trunc_ln87_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln87_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln87_1"/></StgValue>
</operation>

<operation id="128" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="62">
<![CDATA[
if.then23:4 %sext_ln87_1 = sext i62 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="sext_ln87_1"/></StgValue>
</operation>

<operation id="129" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then23:5 %clu_addr_addr_4 = getelementptr i32 %clu_addr, i64 %sext_ln87_1

]]></Node>
<StgValue><ssdm name="clu_addr_addr_4"/></StgValue>
</operation>

<operation id="130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
if.then23:57 %internal_lin_counter_load = load i32 %internal_lin_counter

]]></Node>
<StgValue><ssdm name="internal_lin_counter_load"/></StgValue>
</operation>

<operation id="131" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then23:58 %add_ln200 = add i32 %internal_lin_counter_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="132" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:59 %store_ln200 = store i32 %add_ln200, i32 %internal_lin_counter

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="133" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:60 %write_ln201 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_lin, i32 %add_ln200

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="134" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then23:62 %store_ln203 = store i1 0, i4 %PLIN_Ctrl_run_state_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="135" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:6 %clu_addr_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %clu_addr_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="clu_addr_addr_4_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="136" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then23:7 %write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %clu_addr_addr_4, i32 128, i4 15

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="137" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_4

]]></Node>
<StgValue><ssdm name="clu_addr_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="138" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_4

]]></Node>
<StgValue><ssdm name="clu_addr_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="139" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_4

]]></Node>
<StgValue><ssdm name="clu_addr_addr_4_resp"/></StgValue>
</operation>

<operation id="140" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:11 %trunc_ln81_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %linbase_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln81_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="141" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_4

]]></Node>
<StgValue><ssdm name="clu_addr_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="142" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_4

]]></Node>
<StgValue><ssdm name="clu_addr_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="143" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="4">
<![CDATA[
if.then23:9 %zext_ln176 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="144" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then23:10 %add_ln176 = add i5 %zext_ln176, i5 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="145" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="5" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then23:12 %call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_176_1, i32 %clu_addr, i62 %trunc_ln81_4, i5 %add_ln176, i8 %lin_frame

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="146" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="5" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then23:12 %call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_176_1, i32 %clu_addr, i62 %trunc_ln81_4, i5 %add_ln176, i8 %lin_frame

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="147" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:13 %trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="148" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:14 %lin_frame_addr_1 = getelementptr i8 %lin_frame, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="lin_frame_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:15 %store_ln182 = store i8 %trunc_ln10, i5 %lin_frame_addr_1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="150" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:16 %trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="151" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:17 %lin_frame_addr_2 = getelementptr i8 %lin_frame, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="lin_frame_addr_2"/></StgValue>
</operation>

<operation id="152" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:18 %store_ln183 = store i8 %trunc_ln11, i5 %lin_frame_addr_2

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="153" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:19 %trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="154" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:22 %trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="155" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:25 %trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="156" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:28 %trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="157" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:31 %trunc_ln16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="158" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64">
<![CDATA[
if.then23:34 %trunc_ln189 = trunc i64 %timestamp_read

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="159" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:20 %lin_frame_addr_3 = getelementptr i8 %lin_frame, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="lin_frame_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:21 %store_ln184 = store i8 %trunc_ln12, i5 %lin_frame_addr_3

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="161" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:23 %lin_frame_addr_4 = getelementptr i8 %lin_frame, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="lin_frame_addr_4"/></StgValue>
</operation>

<operation id="162" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:24 %store_ln185 = store i8 %trunc_ln13, i5 %lin_frame_addr_4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="163" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:26 %lin_frame_addr_5 = getelementptr i8 %lin_frame, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="lin_frame_addr_5"/></StgValue>
</operation>

<operation id="164" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:27 %store_ln186 = store i8 %trunc_ln14, i5 %lin_frame_addr_5

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="165" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:29 %lin_frame_addr_6 = getelementptr i8 %lin_frame, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="lin_frame_addr_6"/></StgValue>
</operation>

<operation id="166" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:30 %store_ln187 = store i8 %trunc_ln15, i5 %lin_frame_addr_6

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="167" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:32 %lin_frame_addr_7 = getelementptr i8 %lin_frame, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="lin_frame_addr_7"/></StgValue>
</operation>

<operation id="168" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:33 %store_ln188 = store i8 %trunc_ln16, i5 %lin_frame_addr_7

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="169" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:35 %lin_frame_addr_8 = getelementptr i8 %lin_frame, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="lin_frame_addr_8"/></StgValue>
</operation>

<operation id="170" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:36 %store_ln189 = store i8 %trunc_ln189, i5 %lin_frame_addr_8

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="171" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:37 %lin_frame_addr_9 = getelementptr i8 %lin_frame, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="lin_frame_addr_9"/></StgValue>
</operation>

<operation id="172" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:38 %store_ln190 = store i8 3, i5 %lin_frame_addr_9

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="173" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:39 %lin_frame_addr_10 = getelementptr i8 %lin_frame, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="lin_frame_addr_10"/></StgValue>
</operation>

<operation id="174" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:40 %store_ln191 = store i8 %EN_cast, i5 %lin_frame_addr_10

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="175" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:41 %lin_frame_addr_11 = getelementptr i8 %lin_frame, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="lin_frame_addr_11"/></StgValue>
</operation>

<operation id="176" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:42 %store_ln192 = store i8 0, i5 %lin_frame_addr_11

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="177" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then23:43 %add_ln193 = add i5 %zext_ln176, i5 4

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="178" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="5">
<![CDATA[
if.then23:44 %zext_ln193 = zext i5 %add_ln193

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:45 %lin_frame_addr_12 = getelementptr i8 %lin_frame, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="lin_frame_addr_12"/></StgValue>
</operation>

<operation id="180" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:46 %store_ln193 = store i8 %zext_ln193, i5 %lin_frame_addr_12

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="181" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:47 %lin_frame_addr_13 = getelementptr i8 %lin_frame, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="lin_frame_addr_13"/></StgValue>
</operation>

<operation id="182" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:48 %store_ln195 = store i8 0, i5 %lin_frame_addr_13

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="183" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6">
<![CDATA[
if.then23:49 %PL_Data_load = load i6 %PL_Data

]]></Node>
<StgValue><ssdm name="PL_Data_load"/></StgValue>
</operation>

<operation id="184" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="6">
<![CDATA[
if.then23:50 %zext_ln196 = zext i6 %PL_Data_load

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="185" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:51 %lin_frame_addr_14 = getelementptr i8 %lin_frame, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="lin_frame_addr_14"/></StgValue>
</operation>

<operation id="186" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:52 %store_ln196 = store i8 %zext_ln196, i5 %lin_frame_addr_14

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="187" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
if.then23:1 %zext_ln172 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="188" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:53 %lin_frame_addr_15 = getelementptr i8 %lin_frame, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="lin_frame_addr_15"/></StgValue>
</operation>

<operation id="189" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:54 %store_ln197 = store i8 0, i5 %lin_frame_addr_15

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="190" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23:55 %lin_frame_addr_16 = getelementptr i8 %lin_frame, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="lin_frame_addr_16"/></StgValue>
</operation>

<operation id="191" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:56 %store_ln198 = store i8 %zext_ln172, i5 %lin_frame_addr_16

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="192" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
if.then23:61 %call_ln202 = call void @write_lin_ddr.1, i8 %ps_ddr, i64 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="193" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
if.then23:61 %call_ln202 = call void @write_lin_ddr.1, i8 %ps_ddr, i64 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>

<operation id="194" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
<literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
if.then23:63 %br_ln204 = br void %if.end102

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="195" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
<literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
if.end102:0 %br_ln205 = br void %if.end103

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="196" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
if.end103:0 %br_ln0 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="197" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln140" val="1"/>
</and_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
if.end104:0 %br_ln207 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="198" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0">
<![CDATA[
cleanup:0 %ret_ln207 = ret

]]></Node>
<StgValue><ssdm name="ret_ln207"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
