
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 362.680 ; gain = 101.777
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/dkaputa/blink_rover_axi/src/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (48#1) [c:/dkaputa/blink_rover_axi/src/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:63]
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 678.504 ; gain = 417.602
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 678.504 ; gain = 417.602
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 733.602 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:58 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:10 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:10 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 733.602 ; gain = 472.699
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 733.602 ; gain = 472.699

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    27|
|2     |CFGLUT5    |    42|
|3     |LUT1       |    73|
|4     |LUT2       |    45|
|5     |LUT3       |    98|
|6     |LUT4       |    86|
|7     |LUT5       |    57|
|8     |LUT6       |   280|
|9     |MUXF7      |     3|
|10    |RAMB36E1   |     3|
|11    |RAMB36E1_1 |     3|
|12    |SRL16E     |     6|
|13    |SRLC16E    |     2|
|14    |SRLC32E    |    17|
|15    |FDRE       |   994|
|16    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 733.602 ; gain = 472.699
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:19 . Memory (MB): peak = 733.602 ; gain = 472.699
