// Seed: 2964109514
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  input logic [7:0] id_7;
  output reg id_6;
  inout reg id_5;
  input wire id_4;
  inout reg id_3;
  module_0 modCall_1 ();
  inout reg id_2;
  output reg id_1;
  assign id_1 = 1;
  always @(posedge -1 or posedge id_5) begin : LABEL_0
    id_1 <= id_9;
    id_1 <= 1;
    id_3 <= id_3;
    id_3 = id_10;
    id_5 <= id_9;
    if (1'b0) id_2 = 1;
    else if (-1'b0) begin : LABEL_1
      assume (id_2);
    end
    id_3 = id_7[1];
    id_9[-1] = (1 - id_4);
    id_6 <= -1;
    id_2 = id_2;
  end
  wire id_11;
  parameter id_12 = (1);
  assign id_8 = 1'b0;
  logic id_13, id_14;
endmodule
