{
  "DESIGN_NAME": "riscv32_singlecycle_top",
  "VERILOG_FILES": "dir::src/*.v",

  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 50,

  "FP_CORE_UTIL": 30,
  "PL_TARGET_DENSITY": 0.35,

  "SYNTH_STRATEGY": "DELAY 0",

  "RUN_CTS": true,
  "CTS_TARGET_SKEW": 200,

  "GRT_REPAIR_ANTENNAS": true,
  "DIODE_ON_PORTS": "in",
  "RUN_HEURISTIC_DIODE_INSERTION": true,

  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2400 2400",
  "CORE_AREA": "300 300 2100 2100",

  "MAX_TRANSITION_CONSTRAINT": 1.5,
  "MAX_FANOUT_CONSTRAINT": 10,

  "SYNTH_NO_FLAT": true
}

