# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PROJET_SYSTEME_INFO.srcs/sources_1/new/Banc_de_registres.vhd" \
"../../../../PROJET_SYSTEME_INFO.srcs/sim_1/new/testRegistres.vhd" \

# Do not sort compile order
nosort
