Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Sep  8 16:54:56 2021
| Host         : DESKTOP-JBGI6VD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_example_control_sets_placed.rpt
| Design       : vga_example
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           18 |
| No           | No                    | Yes                    |             106 |           39 |
| No           | Yes                   | No                     |             341 |          160 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              49 |           16 |
| Yes          | Yes                   | No                     |             139 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+------------------------------------------------------+------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                     Enable Signal                    |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------------------------+------------------------------------------------------+------------------------------------------+------------------+----------------+
|  clk_wiz_0_my/inst/pclk                      |                                                      | my_randomizer/random[3]_i_1_n_0          |                1 |              4 |
|  clk_wiz_0_my/inst/pclk                      | uart_1/uart_rx_unit/s_reg[3]_i_1_n_0                 | rst_IBUF                                 |                2 |              4 |
|  clk_wiz_0_my/inst/pclk                      | uart_1/uart_tx_unit/s_reg[3]_i_1__0_n_0              | rst_IBUF                                 |                2 |              4 |
|  clk_wiz_0_my/inst/pclk                      | uart_2/uart_tx_unit/s_reg[3]_i_1__1_n_0              | rst_IBUF                                 |                1 |              4 |
|  clk_wiz_0_my/inst/pclk                      | my_fallen_blocks/level[3]_i_1_n_0                    | rst_IBUF                                 |                3 |              4 |
|  clk_wiz_0_my/inst/pclk                      | my_rect_ctl/xpos_nxt[3]                              | rst_IBUF                                 |                2 |              4 |
|  my_rect_ctl/E[0]                            |                                                      |                                          |                3 |              4 |
|  clk_wiz_0_my/inst/pclk                      |                                                      | my_fallen_blocks/rgb_out_reg[9]_0        |                1 |              5 |
|  clk_wiz_0_my/inst/pclk                      | my_rect_ctl/ypos[4]_i_1_n_0                          | rst_IBUF                                 |                1 |              5 |
|  clk_wiz_0_my/inst/clk75MHz_clk_wiz_0_en_clk |                                                      | rst_IBUF                                 |                1 |              8 |
|  clk_wiz_0_my/inst/pclk                      |                                                      | my_timing/rgb_out_nxt_reg[11]_0[0]       |                3 |              8 |
|  clk_wiz_0_my/inst/pclk                      | uart_1/uart_rx_unit/b_reg[7]_i_1_n_0                 | rst_IBUF                                 |                1 |              8 |
|  clk_wiz_0_my/inst/pclk                      | uart_1/uart_tx_unit/b_reg[7]_i_1__0_n_0              | rst_IBUF                                 |                2 |              8 |
|  clk_wiz_0_my/inst/pclk                      | uart_2/uart_tx_unit/b_reg[7]_i_1__1_n_0              | rst_IBUF                                 |                2 |              8 |
|  clk_wiz_0_my/inst/pclk                      | my_rect_ctl/deleted_rows_reg[8][0]                   | my_fallen_blocks/deleted_rows[8]_i_1_n_0 |                3 |              9 |
|  clk_wiz_0_my/inst/pclk                      |                                                      | my_draw_nxt_block/SR[0]                  |                6 |             12 |
|  clk_wiz_0_my/inst/pclk                      |                                                      | my_background/SR[0]                      |                8 |             12 |
|  clk_wiz_0_my/inst/pclk                      |                                                      | my_draw_rect/SR[0]                       |                3 |             12 |
|  clk_wiz_0_my/inst/pclk                      | my_timing/vsync_nxt                                  | rst_IBUF                                 |                6 |             13 |
|  clk_wiz_0_my/inst/pclk                      | uart_1/uart_rx_unit/wr_en                            |                                          |                2 |             16 |
|  clk_wiz_0_my/inst/pclk                      | uart_2/fifo_tx_unit/array_reg_reg_0_3_0_5_i_1__0_n_0 |                                          |                2 |             16 |
|  clk_wiz_0_my/inst/pclk                      | uart_1/fifo_tx_unit/array_reg_reg_0_3_0_5_i_1_n_0    |                                          |                2 |             16 |
|  clk_wiz_0_my/inst/pclk                      | my_fallen_blocks/points0                             | rst_IBUF                                 |                5 |             20 |
|  clk_wiz_0_my/inst/pclk                      | my_rect_ctl/buf_block_nxt                            | rst_IBUF                                 |                6 |             21 |
|  clk_wiz_0_my/inst/pclk                      |                                                      |                                          |               15 |             24 |
|  clk_wiz_0_my/inst/pclk                      | my_rect_ctl/iterator_nxt                             | rst_IBUF                                 |                7 |             38 |
|  clk_wiz_0_my/inst/pclk                      | my_rect_ctl/debounce2_nxt                            | rst_IBUF                                 |                8 |             38 |
|  clk_wiz_0_my/inst/pclk                      |                                                      | rst_IBUF                                 |              176 |            386 |
+----------------------------------------------+------------------------------------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     7 |
| 5      |                     2 |
| 8      |                     5 |
| 9      |                     1 |
| 12     |                     3 |
| 13     |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


