
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001788c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000824  08017a50  08017a50  00027a50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018274  08018274  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08018274  08018274  00028274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801827c  0801827c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801827c  0801827c  0002827c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018284  08018284  00028284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08018288  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003b250  200001e0  08018464  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2003b430  08018464  0003b430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00035674  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000760d  00000000  00000000  00065880  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002100  00000000  00000000  0006ce90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001e40  00000000  00000000  0006ef90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00036dcd  00000000  00000000  00070dd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00024805  00000000  00000000  000a7b9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001101e5  00000000  00000000  000cc3a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001dc587  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a1c8  00000000  00000000  001dc604  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08017a34 	.word	0x08017a34

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	08017a34 	.word	0x08017a34

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f007 fb6c 	bl	80086b4 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20038f24 	.word	0x20038f24

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f007 fb54 	bl	80086b4 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20038f24 	.word	0x20038f24

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f007 f9dd 	bl	80083e0 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f005 ff44 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f005 ff3e 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f005 ff38 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f005 ff32 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f005 ff2c 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f005 ff26 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f005 ff20 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f005 ff1a 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f005 ff14 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f005 ff0e 	bl	8006eb4 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f005 ff02 	bl	8006eb4 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f005 fefc 	bl	8006eb4 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f013 fbd1 	bl	80148d0 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_r;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), total_distance_(0){}
 8001154:	b490      	push	{r4, r7}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	f04f 0300 	mov.w	r3, #0
 8001162:	f04f 0400 	mov.w	r4, #0
 8001166:	e9c2 3400 	strd	r3, r4, [r2]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	f04f 0400 	mov.w	r4, #0
 8001174:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	f04f 0300 	mov.w	r3, #0
 800117e:	f04f 0400 	mov.w	r4, #0
 8001182:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	f04f 0300 	mov.w	r3, #0
 800118c:	f04f 0400 	mov.w	r4, #0
 8001190:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	f04f 0400 	mov.w	r4, #0
 800119e:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	f04f 0300 	mov.w	r3, #0
 80011a8:	f04f 0400 	mov.w	r4, #0
 80011ac:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc90      	pop	{r4, r7}
 80011ba:	4770      	bx	lr

080011bc <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011c4:	213c      	movs	r1, #60	; 0x3c
 80011c6:	4809      	ldr	r0, [pc, #36]	; (80011ec <_ZN7Encoder4initEv+0x30>)
 80011c8:	f00b f90c 	bl	800c3e4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011cc:	213c      	movs	r1, #60	; 0x3c
 80011ce:	4808      	ldr	r0, [pc, #32]	; (80011f0 <_ZN7Encoder4initEv+0x34>)
 80011d0:	f00b f908 	bl	800c3e4 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <_ZN7Encoder4initEv+0x38>)
 80011d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011da:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <_ZN7Encoder4initEv+0x3c>)
 80011de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20039178 	.word	0x20039178
 80011f0:	20038e5c 	.word	0x20038e5c
 80011f4:	40010000 	.word	0x40010000
 80011f8:	40010400 	.word	0x40010400
 80011fc:	00000000 	.word	0x00000000

08001200 <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	cnt_l_ = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001208:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <_ZN7Encoder9updateCntEv+0x138>)
 800120a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001214:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800133c <_ZN7Encoder9updateCntEv+0x13c>
 8001218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800121c:	ee17 0a90 	vmov	r0, s15
 8001220:	f7ff f9aa 	bl	8000578 <__aeabi_f2d>
 8001224:	a340      	add	r3, pc, #256	; (adr r3, 8001328 <_ZN7Encoder9updateCntEv+0x128>)
 8001226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122a:	f7ff f9fd 	bl	8000628 <__aeabi_dmul>
 800122e:	4603      	mov	r3, r0
 8001230:	460c      	mov	r4, r1
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r_ = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001238:	4b41      	ldr	r3, [pc, #260]	; (8001340 <_ZN7Encoder9updateCntEv+0x140>)
 800123a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123c:	ee07 3a90 	vmov	s15, r3
 8001240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001244:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800133c <_ZN7Encoder9updateCntEv+0x13c>
 8001248:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800124c:	ee17 0a90 	vmov	r0, s15
 8001250:	f7ff f992 	bl	8000578 <__aeabi_f2d>
 8001254:	a334      	add	r3, pc, #208	; (adr r3, 8001328 <_ZN7Encoder9updateCntEv+0x128>)
 8001256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125a:	f7ff f9e5 	bl	8000628 <__aeabi_dmul>
 800125e:	4603      	mov	r3, r0
 8001260:	460c      	mov	r4, r1
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	e9c2 3402 	strd	r3, r4, [r2, #8]

	total_cnt_l_ += cnt_l_;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001274:	461a      	mov	r2, r3
 8001276:	4623      	mov	r3, r4
 8001278:	f7ff f820 	bl	80002bc <__adddf3>
 800127c:	4603      	mov	r3, r0
 800127e:	460c      	mov	r4, r1
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	e9c2 3406 	strd	r3, r4, [r2, #24]
	total_cnt_r_ += cnt_r_;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001292:	461a      	mov	r2, r3
 8001294:	4623      	mov	r3, r4
 8001296:	f7ff f811 	bl	80002bc <__adddf3>
 800129a:	4603      	mov	r3, r0
 800129c:	460c      	mov	r4, r1
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	e9c2 3408 	strd	r3, r4, [r2, #32]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4623      	mov	r3, r4
 80012b4:	f7ff f802 	bl	80002bc <__adddf3>
 80012b8:	4603      	mov	r3, r0
 80012ba:	460c      	mov	r4, r1
 80012bc:	4618      	mov	r0, r3
 80012be:	4621      	mov	r1, r4
 80012c0:	a31b      	add	r3, pc, #108	; (adr r3, 8001330 <_ZN7Encoder9updateCntEv+0x130>)
 80012c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c6:	f7ff f9af 	bl	8000628 <__aeabi_dmul>
 80012ca:	4603      	mov	r3, r0
 80012cc:	460c      	mov	r4, r1
 80012ce:	4618      	mov	r0, r3
 80012d0:	4621      	mov	r1, r4
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012da:	f7ff facf 	bl	800087c <__aeabi_ddiv>
 80012de:	4603      	mov	r3, r0
 80012e0:	460c      	mov	r4, r1
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	total_distance_ += distance_;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80012f4:	461a      	mov	r2, r3
 80012f6:	4623      	mov	r3, r4
 80012f8:	f7fe ffe0 	bl	80002bc <__adddf3>
 80012fc:	4603      	mov	r3, r0
 80012fe:	460c      	mov	r4, r1
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	monitor_distance = distance_;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800130c:	4618      	mov	r0, r3
 800130e:	4621      	mov	r1, r4
 8001310:	f7ff fc82 	bl	8000c18 <__aeabi_d2f>
 8001314:	4602      	mov	r2, r0
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <_ZN7Encoder9updateCntEv+0x144>)
 8001318:	601a      	str	r2, [r3, #0]
}
 800131a:	bf00      	nop
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	bd90      	pop	{r4, r7, pc}
 8001322:	bf00      	nop
 8001324:	f3af 8000 	nop.w
 8001328:	e9a19657 	.word	0xe9a19657
 800132c:	3ff224a8 	.word	0x3ff224a8
 8001330:	1ab1d998 	.word	0x1ab1d998
 8001334:	3f7830b5 	.word	0x3f7830b5
 8001338:	40010000 	.word	0x40010000
 800133c:	47000000 	.word	0x47000000
 8001340:	40010400 	.word	0x40010400
 8001344:	200001fc 	.word	0x200001fc

08001348 <_ZN7Encoder6getCntERdS0_>:

void Encoder::getCnt(double &cnt_l, double &cnt_r)
{
 8001348:	b490      	push	{r4, r7}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	e9d3 3400 	ldrd	r3, r4, [r3]
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r = cnt_r_;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	e9c2 3400 	strd	r3, r4, [r2]
}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bc90      	pop	{r4, r7}
 8001374:	4770      	bx	lr

08001376 <_ZN7Encoder11getDistanceEv>:

double Encoder::getDistance()
{
 8001376:	b490      	push	{r4, r7}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
	return distance_;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001384:	ec44 3b17 	vmov	d7, r3, r4
}
 8001388:	eeb0 0a47 	vmov.f32	s0, s14
 800138c:	eef0 0a67 	vmov.f32	s1, s15
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bc90      	pop	{r4, r7}
 8001396:	4770      	bx	lr

08001398 <_ZN7Encoder16getTotalDistanceEv>:

double Encoder::getTotalDistance()
{
 8001398:	b490      	push	{r4, r7}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	return total_distance_;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 80013a6:	ec44 3b17 	vmov	d7, r3, r4
}
 80013aa:	eeb0 0a47 	vmov.f32	s0, s14
 80013ae:	eef0 0a67 	vmov.f32	s1, s15
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc90      	pop	{r4, r7}
 80013b8:	4770      	bx	lr

080013ba <_ZN7Encoder13clearDistanceEv>:

void Encoder::clearDistance()
{
 80013ba:	b490      	push	{r4, r7}
 80013bc:	b082      	sub	sp, #8
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
	distance_ = 0;
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	f04f 0300 	mov.w	r3, #0
 80013c8:	f04f 0400 	mov.w	r4, #0
 80013cc:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc90      	pop	{r4, r7}
 80013d8:	4770      	bx	lr
	...

080013dc <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 80013dc:	b490      	push	{r4, r7}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	f04f 0300 	mov.w	r3, #0
 80013ea:	f04f 0400 	mov.w	r4, #0
 80013ee:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r_ = 0;
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	f04f 0300 	mov.w	r3, #0
 80013f8:	f04f 0400 	mov.w	r4, #0
 80013fc:	e9c2 3402 	strd	r3, r4, [r2, #8]
	TIM1 -> CNT = CNT_OFFSET;
 8001400:	4b09      	ldr	r3, [pc, #36]	; (8001428 <_ZN7Encoder8clearCntEv+0x4c>)
 8001402:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001406:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001408:	4b08      	ldr	r3, [pc, #32]	; (800142c <_ZN7Encoder8clearCntEv+0x50>)
 800140a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800140e:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	f04f 0300 	mov.w	r3, #0
 8001416:	f04f 0400 	mov.w	r4, #0
 800141a:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bc90      	pop	{r4, r7}
 8001426:	4770      	bx	lr
 8001428:	40010000 	.word	0x40010000
 800142c:	40010400 	.word	0x40010400

08001430 <_ZN7Encoder13clearTotalCntEv>:
{
	return (total_cnt_l_ + total_cnt_r_) / 2;
}

void Encoder::clearTotalCnt()
{
 8001430:	b490      	push	{r4, r7}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	total_cnt_l_ = 0;
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	f04f 0300 	mov.w	r3, #0
 800143e:	f04f 0400 	mov.w	r4, #0
 8001442:	e9c2 3406 	strd	r3, r4, [r2, #24]
	total_cnt_r_ = 0;
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	f04f 0300 	mov.w	r3, #0
 800144c:	f04f 0400 	mov.w	r4, #0
 8001450:	e9c2 3408 	strd	r3, r4, [r2, #32]
	total_distance_ = 0;
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	f04f 0300 	mov.w	r3, #0
 800145a:	f04f 0400 	mov.w	r4, #0
 800145e:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bc90      	pop	{r4, r7}
 800146a:	4770      	bx	lr

0800146c <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 800147a:	6839      	ldr	r1, [r7, #0]
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f000 fa37 	bl	80018f0 <create_path>

	fopen_folder_and_file();	//
 8001482:	f000 fa4b 	bl	800191c <fopen_folder_and_file>

	return ret;
 8001486:	7bfb      	ldrb	r3, [r7, #15]
}
 8001488:	4618      	mov	r0, r3
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 800149a:	4804      	ldr	r0, [pc, #16]	; (80014ac <user_fclose+0x1c>)
 800149c:	f00f fcff 	bl	8010e9e <f_close>

	return ret;
 80014a0:	79fb      	ldrb	r3, [r7, #7]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20037d68 	.word	0x20037d68

080014b0 <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 80014b0:	b590      	push	{r4, r7, lr}
 80014b2:	b087      	sub	sp, #28
 80014b4:	af02      	add	r7, sp, #8
 80014b6:	4603      	mov	r3, r0
 80014b8:	6039      	str	r1, [r7, #0]
 80014ba:	80fb      	strh	r3, [r7, #6]
 80014bc:	4613      	mov	r3, r2
 80014be:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 80014c4:	2300      	movs	r3, #0
 80014c6:	81fb      	strh	r3, [r7, #14]
 80014c8:	e030      	b.n	800152c <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80014ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	4413      	add	r3, r2
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f84e 	bl	8000578 <__aeabi_f2d>
 80014dc:	4603      	mov	r3, r0
 80014de:	460c      	mov	r4, r1
 80014e0:	e9cd 3400 	strd	r3, r4, [sp]
 80014e4:	4a17      	ldr	r2, [pc, #92]	; (8001544 <sd_write_float+0x94>)
 80014e6:	2180      	movs	r1, #128	; 0x80
 80014e8:	4817      	ldr	r0, [pc, #92]	; (8001548 <sd_write_float+0x98>)
 80014ea:	f012 fa61 	bl	80139b0 <sniprintf>

		if(state == ADD_WRITE){
 80014ee:	797b      	ldrb	r3, [r7, #5]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d106      	bne.n	8001502 <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 80014f4:	4b15      	ldr	r3, [pc, #84]	; (800154c <sd_write_float+0x9c>)
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	4619      	mov	r1, r3
 80014fa:	4814      	ldr	r0, [pc, #80]	; (800154c <sd_write_float+0x9c>)
 80014fc:	f00f fd43 	bl	8010f86 <f_lseek>
 8001500:	e003      	b.n	800150a <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 8001502:	2100      	movs	r1, #0
 8001504:	4811      	ldr	r0, [pc, #68]	; (800154c <sd_write_float+0x9c>)
 8001506:	f00f fd3e 	bl	8010f86 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 800150a:	480f      	ldr	r0, [pc, #60]	; (8001548 <sd_write_float+0x98>)
 800150c:	f7fe fe78 	bl	8000200 <strlen>
 8001510:	4602      	mov	r2, r0
 8001512:	4b0f      	ldr	r3, [pc, #60]	; (8001550 <sd_write_float+0xa0>)
 8001514:	490c      	ldr	r1, [pc, #48]	; (8001548 <sd_write_float+0x98>)
 8001516:	480d      	ldr	r0, [pc, #52]	; (800154c <sd_write_float+0x9c>)
 8001518:	f00f faaf 	bl	8010a7a <f_write>

		bufclear();	//
 800151c:	f000 fa18 	bl	8001950 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001520:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001524:	b29b      	uxth	r3, r3
 8001526:	3301      	adds	r3, #1
 8001528:	b29b      	uxth	r3, r3
 800152a:	81fb      	strh	r3, [r7, #14]
 800152c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001530:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001534:	429a      	cmp	r2, r3
 8001536:	dbc8      	blt.n	80014ca <sd_write_float+0x1a>
	}
	return ret;
 8001538:	7b7b      	ldrb	r3, [r7, #13]
}
 800153a:	4618      	mov	r0, r3
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	bd90      	pop	{r4, r7, pc}
 8001542:	bf00      	nop
 8001544:	08017a50 	.word	0x08017a50
 8001548:	20037cd8 	.word	0x20037cd8
 800154c:	20037d68 	.word	0x20037d68
 8001550:	20037d58 	.word	0x20037d58

08001554 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b089      	sub	sp, #36	; 0x24
 8001558:	af02      	add	r7, sp, #8
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	603b      	str	r3, [r7, #0]
 8001560:	4613      	mov	r3, r2
 8001562:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001568:	68b9      	ldr	r1, [r7, #8]
 800156a:	68f8      	ldr	r0, [r7, #12]
 800156c:	f000 f9c0 	bl	80018f0 <create_path>

	if(state == OVER_WRITE){
 8001570:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001574:	2b00      	cmp	r3, #0
 8001576:	d108      	bne.n	800158a <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001578:	4822      	ldr	r0, [pc, #136]	; (8001604 <sd_write_array_float+0xb0>)
 800157a:	f00f fcba 	bl	8010ef2 <f_chdir>
		f_unlink(filepath);	//	
 800157e:	4822      	ldr	r0, [pc, #136]	; (8001608 <sd_write_array_float+0xb4>)
 8001580:	f00f ff25 	bl	80113ce <f_unlink>
		f_chdir("..");
 8001584:	4821      	ldr	r0, [pc, #132]	; (800160c <sd_write_array_float+0xb8>)
 8001586:	f00f fcb4 	bl	8010ef2 <f_chdir>
	}

	fopen_folder_and_file();	//	
 800158a:	f000 f9c7 	bl	800191c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800158e:	2300      	movs	r3, #0
 8001590:	82fb      	strh	r3, [r7, #22]
 8001592:	e028      	b.n	80015e6 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001594:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	4413      	add	r3, r2
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe ffe9 	bl	8000578 <__aeabi_f2d>
 80015a6:	4603      	mov	r3, r0
 80015a8:	460c      	mov	r4, r1
 80015aa:	e9cd 3400 	strd	r3, r4, [sp]
 80015ae:	4a18      	ldr	r2, [pc, #96]	; (8001610 <sd_write_array_float+0xbc>)
 80015b0:	2180      	movs	r1, #128	; 0x80
 80015b2:	4818      	ldr	r0, [pc, #96]	; (8001614 <sd_write_array_float+0xc0>)
 80015b4:	f012 f9fc 	bl	80139b0 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <sd_write_array_float+0xc4>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	4619      	mov	r1, r3
 80015be:	4816      	ldr	r0, [pc, #88]	; (8001618 <sd_write_array_float+0xc4>)
 80015c0:	f00f fce1 	bl	8010f86 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 80015c4:	4813      	ldr	r0, [pc, #76]	; (8001614 <sd_write_array_float+0xc0>)
 80015c6:	f7fe fe1b 	bl	8000200 <strlen>
 80015ca:	4602      	mov	r2, r0
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <sd_write_array_float+0xc8>)
 80015ce:	4911      	ldr	r1, [pc, #68]	; (8001614 <sd_write_array_float+0xc0>)
 80015d0:	4811      	ldr	r0, [pc, #68]	; (8001618 <sd_write_array_float+0xc4>)
 80015d2:	f00f fa52 	bl	8010a7a <f_write>

		bufclear();	//	
 80015d6:	f000 f9bb 	bl	8001950 <bufclear>
	for(short i = 0 ; i < size; i++){
 80015da:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015de:	b29b      	uxth	r3, r3
 80015e0:	3301      	adds	r3, #1
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	82fb      	strh	r3, [r7, #22]
 80015e6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80015ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	dbd0      	blt.n	8001594 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 80015f2:	4809      	ldr	r0, [pc, #36]	; (8001618 <sd_write_array_float+0xc4>)
 80015f4:	f00f fc53 	bl	8010e9e <f_close>

	return ret;
 80015f8:	7d7b      	ldrb	r3, [r7, #21]
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	371c      	adds	r7, #28
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd90      	pop	{r4, r7, pc}
 8001602:	bf00      	nop
 8001604:	20037bd8 	.word	0x20037bd8
 8001608:	20036a98 	.word	0x20036a98
 800160c:	08017a6c 	.word	0x08017a6c
 8001610:	08017a50 	.word	0x08017a50
 8001614:	20037cd8 	.word	0x20037cd8
 8001618:	20037d68 	.word	0x20037d68
 800161c:	20037d58 	.word	0x20037d58

08001620 <sd_write_array_double>:
//* SD
//* char *, char *, short, double *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data, char state){
 8001620:	b590      	push	{r4, r7, lr}
 8001622:	b089      	sub	sp, #36	; 0x24
 8001624:	af02      	add	r7, sp, #8
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	603b      	str	r3, [r7, #0]
 800162c:	4613      	mov	r3, r2
 800162e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001634:	68b9      	ldr	r1, [r7, #8]
 8001636:	68f8      	ldr	r0, [r7, #12]
 8001638:	f000 f95a 	bl	80018f0 <create_path>

	if(state == OVER_WRITE){
 800163c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001640:	2b00      	cmp	r3, #0
 8001642:	d108      	bne.n	8001656 <sd_write_array_double+0x36>
		f_chdir(dirpath);
 8001644:	4820      	ldr	r0, [pc, #128]	; (80016c8 <sd_write_array_double+0xa8>)
 8001646:	f00f fc54 	bl	8010ef2 <f_chdir>
		f_unlink(filepath);	//	
 800164a:	4820      	ldr	r0, [pc, #128]	; (80016cc <sd_write_array_double+0xac>)
 800164c:	f00f febf 	bl	80113ce <f_unlink>
		f_chdir("..");
 8001650:	481f      	ldr	r0, [pc, #124]	; (80016d0 <sd_write_array_double+0xb0>)
 8001652:	f00f fc4e 	bl	8010ef2 <f_chdir>
	}

	fopen_folder_and_file();	//	
 8001656:	f000 f961 	bl	800191c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800165a:	2300      	movs	r3, #0
 800165c:	82fb      	strh	r3, [r7, #22]
 800165e:	e024      	b.n	80016aa <sd_write_array_double+0x8a>
		snprintf(buffer, BUFF_SIZE, "%23.10e\n", *(data + i));	//doublestring
 8001660:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	683a      	ldr	r2, [r7, #0]
 8001668:	4413      	add	r3, r2
 800166a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800166e:	e9cd 3400 	strd	r3, r4, [sp]
 8001672:	4a18      	ldr	r2, [pc, #96]	; (80016d4 <sd_write_array_double+0xb4>)
 8001674:	2180      	movs	r1, #128	; 0x80
 8001676:	4818      	ldr	r0, [pc, #96]	; (80016d8 <sd_write_array_double+0xb8>)
 8001678:	f012 f99a 	bl	80139b0 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 800167c:	4b17      	ldr	r3, [pc, #92]	; (80016dc <sd_write_array_double+0xbc>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	4619      	mov	r1, r3
 8001682:	4816      	ldr	r0, [pc, #88]	; (80016dc <sd_write_array_double+0xbc>)
 8001684:	f00f fc7f 	bl	8010f86 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 8001688:	4813      	ldr	r0, [pc, #76]	; (80016d8 <sd_write_array_double+0xb8>)
 800168a:	f7fe fdb9 	bl	8000200 <strlen>
 800168e:	4602      	mov	r2, r0
 8001690:	4b13      	ldr	r3, [pc, #76]	; (80016e0 <sd_write_array_double+0xc0>)
 8001692:	4911      	ldr	r1, [pc, #68]	; (80016d8 <sd_write_array_double+0xb8>)
 8001694:	4811      	ldr	r0, [pc, #68]	; (80016dc <sd_write_array_double+0xbc>)
 8001696:	f00f f9f0 	bl	8010a7a <f_write>

		bufclear();	//	
 800169a:	f000 f959 	bl	8001950 <bufclear>
	for(short i = 0 ; i < size; i++){
 800169e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	3301      	adds	r3, #1
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	82fb      	strh	r3, [r7, #22]
 80016aa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80016ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	dbd4      	blt.n	8001660 <sd_write_array_double+0x40>
	}

	f_close(&fil);	//	
 80016b6:	4809      	ldr	r0, [pc, #36]	; (80016dc <sd_write_array_double+0xbc>)
 80016b8:	f00f fbf1 	bl	8010e9e <f_close>

	return ret;
 80016bc:	7d7b      	ldrb	r3, [r7, #21]
}
 80016be:	4618      	mov	r0, r3
 80016c0:	371c      	adds	r7, #28
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd90      	pop	{r4, r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20037bd8 	.word	0x20037bd8
 80016cc:	20036a98 	.word	0x20036a98
 80016d0:	08017a6c 	.word	0x08017a6c
 80016d4:	08017a70 	.word	0x08017a70
 80016d8:	20037cd8 	.word	0x20037cd8
 80016dc:	20037d68 	.word	0x20037d68
 80016e0:	20037d58 	.word	0x20037d58

080016e4 <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	4613      	mov	r3, r2
 80016f2:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016f4:	2300      	movs	r3, #0
 80016f6:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016fc:	68b9      	ldr	r1, [r7, #8]
 80016fe:	68f8      	ldr	r0, [r7, #12]
 8001700:	f000 f8f6 	bl	80018f0 <create_path>
	fopen_folder_and_file();	//
 8001704:	f000 f90a 	bl	800191c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001708:	e019      	b.n	800173e <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 800170a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800170e:	00db      	lsls	r3, r3, #3
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	4413      	add	r3, r2
 8001714:	461a      	mov	r2, r3
 8001716:	4913      	ldr	r1, [pc, #76]	; (8001764 <sd_read_array_double+0x80>)
 8001718:	4813      	ldr	r0, [pc, #76]	; (8001768 <sd_read_array_double+0x84>)
 800171a:	f012 f99d 	bl	8013a58 <siscanf>
		i++;
 800171e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001722:	b29b      	uxth	r3, r3
 8001724:	3301      	adds	r3, #1
 8001726:	b29b      	uxth	r3, r3
 8001728:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 800172a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800172e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001732:	429a      	cmp	r2, r3
 8001734:	db03      	blt.n	800173e <sd_read_array_double+0x5a>
 8001736:	88fb      	ldrh	r3, [r7, #6]
 8001738:	3b01      	subs	r3, #1
 800173a:	b29b      	uxth	r3, r3
 800173c:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800173e:	4a0b      	ldr	r2, [pc, #44]	; (800176c <sd_read_array_double+0x88>)
 8001740:	2180      	movs	r1, #128	; 0x80
 8001742:	4809      	ldr	r0, [pc, #36]	; (8001768 <sd_read_array_double+0x84>)
 8001744:	f010 f81e 	bl	8011784 <f_gets>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1dd      	bne.n	800170a <sd_read_array_double+0x26>

	}

	bufclear();	//
 800174e:	f000 f8ff 	bl	8001950 <bufclear>

	f_close(&fil);	//
 8001752:	4806      	ldr	r0, [pc, #24]	; (800176c <sd_read_array_double+0x88>)
 8001754:	f00f fba3 	bl	8010e9e <f_close>

	return ret;
 8001758:	7d7b      	ldrb	r3, [r7, #21]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	08017a68 	.word	0x08017a68
 8001768:	20037cd8 	.word	0x20037cd8
 800176c:	20037d68 	.word	0x20037d68

08001770 <sd_write_array_int>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_int(const char *p_folder_name, const char *p_file_name, short size, int *data, char state){
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	603b      	str	r3, [r7, #0]
 800177c:	4613      	mov	r3, r2
 800177e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001784:	68b9      	ldr	r1, [r7, #8]
 8001786:	68f8      	ldr	r0, [r7, #12]
 8001788:	f000 f8b2 	bl	80018f0 <create_path>

	if(state == OVER_WRITE){
 800178c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d108      	bne.n	80017a6 <sd_write_array_int+0x36>
		f_chdir(dirpath);
 8001794:	481e      	ldr	r0, [pc, #120]	; (8001810 <sd_write_array_int+0xa0>)
 8001796:	f00f fbac 	bl	8010ef2 <f_chdir>
		f_unlink(filepath);	//
 800179a:	481e      	ldr	r0, [pc, #120]	; (8001814 <sd_write_array_int+0xa4>)
 800179c:	f00f fe17 	bl	80113ce <f_unlink>
		f_chdir("..");
 80017a0:	481d      	ldr	r0, [pc, #116]	; (8001818 <sd_write_array_int+0xa8>)
 80017a2:	f00f fba6 	bl	8010ef2 <f_chdir>
	}

	fopen_folder_and_file();	//
 80017a6:	f000 f8b9 	bl	800191c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 80017aa:	2300      	movs	r3, #0
 80017ac:	82fb      	strh	r3, [r7, #22]
 80017ae:	e021      	b.n	80017f4 <sd_write_array_int+0x84>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatstring
 80017b0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	4413      	add	r3, r2
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a17      	ldr	r2, [pc, #92]	; (800181c <sd_write_array_int+0xac>)
 80017be:	2180      	movs	r1, #128	; 0x80
 80017c0:	4817      	ldr	r0, [pc, #92]	; (8001820 <sd_write_array_int+0xb0>)
 80017c2:	f012 f8f5 	bl	80139b0 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//
		}
*/
		f_lseek(&fil, f_size(&fil));	//
 80017c6:	4b17      	ldr	r3, [pc, #92]	; (8001824 <sd_write_array_int+0xb4>)
 80017c8:	68db      	ldr	r3, [r3, #12]
 80017ca:	4619      	mov	r1, r3
 80017cc:	4815      	ldr	r0, [pc, #84]	; (8001824 <sd_write_array_int+0xb4>)
 80017ce:	f00f fbda 	bl	8010f86 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80017d2:	4813      	ldr	r0, [pc, #76]	; (8001820 <sd_write_array_int+0xb0>)
 80017d4:	f7fe fd14 	bl	8000200 <strlen>
 80017d8:	4602      	mov	r2, r0
 80017da:	4b13      	ldr	r3, [pc, #76]	; (8001828 <sd_write_array_int+0xb8>)
 80017dc:	4910      	ldr	r1, [pc, #64]	; (8001820 <sd_write_array_int+0xb0>)
 80017de:	4811      	ldr	r0, [pc, #68]	; (8001824 <sd_write_array_int+0xb4>)
 80017e0:	f00f f94b 	bl	8010a7a <f_write>

		bufclear();	//
 80017e4:	f000 f8b4 	bl	8001950 <bufclear>
	for(short i = 0 ; i < size; i++){
 80017e8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	3301      	adds	r3, #1
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	82fb      	strh	r3, [r7, #22]
 80017f4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80017f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	dbd7      	blt.n	80017b0 <sd_write_array_int+0x40>
	}

	f_close(&fil);	//
 8001800:	4808      	ldr	r0, [pc, #32]	; (8001824 <sd_write_array_int+0xb4>)
 8001802:	f00f fb4c 	bl	8010e9e <f_close>

	return ret;
 8001806:	7d7b      	ldrb	r3, [r7, #21]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20037bd8 	.word	0x20037bd8
 8001814:	20036a98 	.word	0x20036a98
 8001818:	08017a6c 	.word	0x08017a6c
 800181c:	08017a7c 	.word	0x08017a7c
 8001820:	20037cd8 	.word	0x20037cd8
 8001824:	20037d68 	.word	0x20037d68
 8001828:	20037d58 	.word	0x20037d58

0800182c <sd_read_array_int>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_int(const char  *p_folder_name, const char *p_file_name, short size, int *data){
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	603b      	str	r3, [r7, #0]
 8001838:	4613      	mov	r3, r2
 800183a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800183c:	2300      	movs	r3, #0
 800183e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001840:	2300      	movs	r3, #0
 8001842:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001844:	68b9      	ldr	r1, [r7, #8]
 8001846:	68f8      	ldr	r0, [r7, #12]
 8001848:	f000 f852 	bl	80018f0 <create_path>
	fopen_folder_and_file();	//
 800184c:	f000 f866 	bl	800191c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001850:	e019      	b.n	8001886 <sd_read_array_int+0x5a>
		sscanf(buffer, "%d", data + i);
 8001852:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	683a      	ldr	r2, [r7, #0]
 800185a:	4413      	add	r3, r2
 800185c:	461a      	mov	r2, r3
 800185e:	4913      	ldr	r1, [pc, #76]	; (80018ac <sd_read_array_int+0x80>)
 8001860:	4813      	ldr	r0, [pc, #76]	; (80018b0 <sd_read_array_int+0x84>)
 8001862:	f012 f8f9 	bl	8013a58 <siscanf>
		i++;
 8001866:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800186a:	b29b      	uxth	r3, r3
 800186c:	3301      	adds	r3, #1
 800186e:	b29b      	uxth	r3, r3
 8001870:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001872:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800187a:	429a      	cmp	r2, r3
 800187c:	db03      	blt.n	8001886 <sd_read_array_int+0x5a>
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	3b01      	subs	r3, #1
 8001882:	b29b      	uxth	r3, r3
 8001884:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001886:	4a0b      	ldr	r2, [pc, #44]	; (80018b4 <sd_read_array_int+0x88>)
 8001888:	2180      	movs	r1, #128	; 0x80
 800188a:	4809      	ldr	r0, [pc, #36]	; (80018b0 <sd_read_array_int+0x84>)
 800188c:	f00f ff7a 	bl	8011784 <f_gets>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1dd      	bne.n	8001852 <sd_read_array_int+0x26>

	}

	bufclear();	//
 8001896:	f000 f85b 	bl	8001950 <bufclear>

	f_close(&fil);	//
 800189a:	4806      	ldr	r0, [pc, #24]	; (80018b4 <sd_read_array_int+0x88>)
 800189c:	f00f faff 	bl	8010e9e <f_close>

	return ret;
 80018a0:	7d7b      	ldrb	r3, [r7, #21]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	08017a80 	.word	0x08017a80
 80018b0:	20037cd8 	.word	0x20037cd8
 80018b4:	20037d68 	.word	0x20037d68

080018b8 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80018c2:	2201      	movs	r2, #1
 80018c4:	4908      	ldr	r1, [pc, #32]	; (80018e8 <sd_mount+0x30>)
 80018c6:	4809      	ldr	r0, [pc, #36]	; (80018ec <sd_mount+0x34>)
 80018c8:	f00e fd66 	bl	8010398 <f_mount>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d102      	bne.n	80018d8 <sd_mount+0x20>
 80018d2:	2301      	movs	r3, #1
 80018d4:	71fb      	strb	r3, [r7, #7]
 80018d6:	e001      	b.n	80018dc <sd_mount+0x24>
	else ret = 0;
 80018d8:	2300      	movs	r3, #0
 80018da:	71fb      	strb	r3, [r7, #7]

	return ret;
 80018dc:	79fb      	ldrb	r3, [r7, #7]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	08017a84 	.word	0x08017a84
 80018ec:	20036b98 	.word	0x20036b98

080018f0 <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 80018fa:	6879      	ldr	r1, [r7, #4]
 80018fc:	4805      	ldr	r0, [pc, #20]	; (8001914 <create_path+0x24>)
 80018fe:	f012 f91a 	bl	8013b36 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001902:	6839      	ldr	r1, [r7, #0]
 8001904:	4804      	ldr	r0, [pc, #16]	; (8001918 <create_path+0x28>)
 8001906:	f012 f916 	bl	8013b36 <strcpy>

}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20037bd8 	.word	0x20037bd8
 8001918:	20036a98 	.word	0x20036a98

0800191c <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001920:	4807      	ldr	r0, [pc, #28]	; (8001940 <fopen_folder_and_file+0x24>)
 8001922:	f00f fe15 	bl	8011550 <f_mkdir>

	f_chdir(dirpath);
 8001926:	4806      	ldr	r0, [pc, #24]	; (8001940 <fopen_folder_and_file+0x24>)
 8001928:	f00f fae3 	bl	8010ef2 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 800192c:	2213      	movs	r2, #19
 800192e:	4905      	ldr	r1, [pc, #20]	; (8001944 <fopen_folder_and_file+0x28>)
 8001930:	4805      	ldr	r0, [pc, #20]	; (8001948 <fopen_folder_and_file+0x2c>)
 8001932:	f00e fd77 	bl	8010424 <f_open>

	f_chdir("..");
 8001936:	4805      	ldr	r0, [pc, #20]	; (800194c <fopen_folder_and_file+0x30>)
 8001938:	f00f fadb 	bl	8010ef2 <f_chdir>


}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20037bd8 	.word	0x20037bd8
 8001944:	20036a98 	.word	0x20036a98
 8001948:	20037d68 	.word	0x20037d68
 800194c:	08017a6c 	.word	0x08017a6c

08001950 <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001956:	2300      	movs	r3, #0
 8001958:	607b      	str	r3, [r7, #4]
 800195a:	e007      	b.n	800196c <bufclear+0x1c>
		buffer[i] = '\0';
 800195c:	4a08      	ldr	r2, [pc, #32]	; (8001980 <bufclear+0x30>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4413      	add	r3, r2
 8001962:	2200      	movs	r2, #0
 8001964:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3301      	adds	r3, #1
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b7f      	cmp	r3, #127	; 0x7f
 8001970:	ddf4      	ble.n	800195c <bufclear+0xc>
	}
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	20037cd8 	.word	0x20037cd8

08001984 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001994:	b2db      	uxtb	r3, r3
 8001996:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001998:	2200      	movs	r2, #0
 800199a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800199e:	480e      	ldr	r0, [pc, #56]	; (80019d8 <read_byte+0x54>)
 80019a0:	f006 fd1e 	bl	80083e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80019a4:	f107 010f 	add.w	r1, r7, #15
 80019a8:	2364      	movs	r3, #100	; 0x64
 80019aa:	2201      	movs	r2, #1
 80019ac:	480b      	ldr	r0, [pc, #44]	; (80019dc <read_byte+0x58>)
 80019ae:	f009 fedf 	bl	800b770 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80019b2:	f107 010e 	add.w	r1, r7, #14
 80019b6:	2364      	movs	r3, #100	; 0x64
 80019b8:	2201      	movs	r2, #1
 80019ba:	4808      	ldr	r0, [pc, #32]	; (80019dc <read_byte+0x58>)
 80019bc:	f00a f80c 	bl	800b9d8 <HAL_SPI_Receive>
	CS_SET;
 80019c0:	2201      	movs	r2, #1
 80019c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019c6:	4804      	ldr	r0, [pc, #16]	; (80019d8 <read_byte+0x54>)
 80019c8:	f006 fd0a 	bl	80083e0 <HAL_GPIO_WritePin>

	return val;
 80019cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40020400 	.word	0x40020400
 80019dc:	20038e04 	.word	0x20038e04

080019e0 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	460a      	mov	r2, r1
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	4613      	mov	r3, r2
 80019ee:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80019fa:	2200      	movs	r2, #0
 80019fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a00:	480c      	ldr	r0, [pc, #48]	; (8001a34 <write_byte+0x54>)
 8001a02:	f006 fced 	bl	80083e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001a06:	f107 010f 	add.w	r1, r7, #15
 8001a0a:	2364      	movs	r3, #100	; 0x64
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	480a      	ldr	r0, [pc, #40]	; (8001a38 <write_byte+0x58>)
 8001a10:	f009 feae 	bl	800b770 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001a14:	1db9      	adds	r1, r7, #6
 8001a16:	2364      	movs	r3, #100	; 0x64
 8001a18:	2201      	movs	r2, #1
 8001a1a:	4807      	ldr	r0, [pc, #28]	; (8001a38 <write_byte+0x58>)
 8001a1c:	f009 fea8 	bl	800b770 <HAL_SPI_Transmit>
	CS_SET;
 8001a20:	2201      	movs	r2, #1
 8001a22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a26:	4803      	ldr	r0, [pc, #12]	; (8001a34 <write_byte+0x54>)
 8001a28:	f006 fcda 	bl	80083e0 <HAL_GPIO_WritePin>
}
 8001a2c:	bf00      	nop
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40020400 	.word	0x40020400
 8001a38:	20038e04 	.word	0x20038e04

08001a3c <IMU_init>:

uint16_t IMU_init() {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001a46:	2000      	movs	r0, #0
 8001a48:	f7ff ff9c 	bl	8001984 <read_byte>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001a50:	797b      	ldrb	r3, [r7, #5]
 8001a52:	2be0      	cmp	r3, #224	; 0xe0
 8001a54:	d119      	bne.n	8001a8a <IMU_init+0x4e>
		ret = 1;
 8001a56:	2301      	movs	r3, #1
 8001a58:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	2006      	movs	r0, #6
 8001a5e:	f7ff ffbf 	bl	80019e0 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001a62:	2110      	movs	r1, #16
 8001a64:	2003      	movs	r0, #3
 8001a66:	f7ff ffbb 	bl	80019e0 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001a6a:	2120      	movs	r1, #32
 8001a6c:	207f      	movs	r0, #127	; 0x7f
 8001a6e:	f7ff ffb7 	bl	80019e0 <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001a72:	2106      	movs	r1, #6
 8001a74:	2001      	movs	r0, #1
 8001a76:	f7ff ffb3 	bl	80019e0 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 8001a7a:	2106      	movs	r1, #6
 8001a7c:	2014      	movs	r0, #20
 8001a7e:	f7ff ffaf 	bl	80019e0 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001a82:	2100      	movs	r1, #0
 8001a84:	207f      	movs	r0, #127	; 0x7f
 8001a86:	f7ff ffab 	bl	80019e0 <write_byte>
	}
	return ret;
 8001a8a:	88fb      	ldrh	r3, [r7, #6]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <read_gyro_data>:

void read_gyro_data() {
 8001a94:	b598      	push	{r3, r4, r7, lr}
 8001a96:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001a98:	2033      	movs	r0, #51	; 0x33
 8001a9a:	f7ff ff73 	bl	8001984 <read_byte>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	b21c      	sxth	r4, r3
 8001aa4:	2034      	movs	r0, #52	; 0x34
 8001aa6:	f7ff ff6d 	bl	8001984 <read_byte>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	b21b      	sxth	r3, r3
 8001aae:	4323      	orrs	r3, r4
 8001ab0:	b21a      	sxth	r2, r3
 8001ab2:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <read_gyro_data+0x64>)
 8001ab4:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001ab6:	2035      	movs	r0, #53	; 0x35
 8001ab8:	f7ff ff64 	bl	8001984 <read_byte>
 8001abc:	4603      	mov	r3, r0
 8001abe:	021b      	lsls	r3, r3, #8
 8001ac0:	b21c      	sxth	r4, r3
 8001ac2:	2036      	movs	r0, #54	; 0x36
 8001ac4:	f7ff ff5e 	bl	8001984 <read_byte>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	b21b      	sxth	r3, r3
 8001acc:	4323      	orrs	r3, r4
 8001ace:	b21a      	sxth	r2, r3
 8001ad0:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <read_gyro_data+0x68>)
 8001ad2:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001ad4:	2037      	movs	r0, #55	; 0x37
 8001ad6:	f7ff ff55 	bl	8001984 <read_byte>
 8001ada:	4603      	mov	r3, r0
 8001adc:	021b      	lsls	r3, r3, #8
 8001ade:	b21c      	sxth	r4, r3
 8001ae0:	2038      	movs	r0, #56	; 0x38
 8001ae2:	f7ff ff4f 	bl	8001984 <read_byte>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	b21b      	sxth	r3, r3
 8001aea:	4323      	orrs	r3, r4
 8001aec:	b21a      	sxth	r2, r3
 8001aee:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <read_gyro_data+0x6c>)
 8001af0:	801a      	strh	r2, [r3, #0]
}
 8001af2:	bf00      	nop
 8001af4:	bd98      	pop	{r3, r4, r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20038da0 	.word	0x20038da0
 8001afc:	20038d9e 	.word	0x20038d9e
 8001b00:	20038d98 	.word	0x20038d98

08001b04 <read_accel_data>:

void read_accel_data() {
 8001b04:	b598      	push	{r3, r4, r7, lr}
 8001b06:	af00      	add	r7, sp, #0
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
 8001b08:	202d      	movs	r0, #45	; 0x2d
 8001b0a:	f7ff ff3b 	bl	8001984 <read_byte>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	021b      	lsls	r3, r3, #8
 8001b12:	b21c      	sxth	r4, r3
 8001b14:	202e      	movs	r0, #46	; 0x2e
 8001b16:	f7ff ff35 	bl	8001984 <read_byte>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	b21b      	sxth	r3, r3
 8001b1e:	4323      	orrs	r3, r4
 8001b20:	b21a      	sxth	r2, r3
 8001b22:	4b11      	ldr	r3, [pc, #68]	; (8001b68 <read_accel_data+0x64>)
 8001b24:	801a      	strh	r2, [r3, #0]
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
 8001b26:	202f      	movs	r0, #47	; 0x2f
 8001b28:	f7ff ff2c 	bl	8001984 <read_byte>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	021b      	lsls	r3, r3, #8
 8001b30:	b21c      	sxth	r4, r3
 8001b32:	2030      	movs	r0, #48	; 0x30
 8001b34:	f7ff ff26 	bl	8001984 <read_byte>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	b21b      	sxth	r3, r3
 8001b3c:	4323      	orrs	r3, r4
 8001b3e:	b21a      	sxth	r2, r3
 8001b40:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <read_accel_data+0x68>)
 8001b42:	801a      	strh	r2, [r3, #0]
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
 8001b44:	2031      	movs	r0, #49	; 0x31
 8001b46:	f7ff ff1d 	bl	8001984 <read_byte>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	021b      	lsls	r3, r3, #8
 8001b4e:	b21c      	sxth	r4, r3
 8001b50:	2032      	movs	r0, #50	; 0x32
 8001b52:	f7ff ff17 	bl	8001984 <read_byte>
 8001b56:	4603      	mov	r3, r0
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	4323      	orrs	r3, r4
 8001b5c:	b21a      	sxth	r2, r3
 8001b5e:	4b04      	ldr	r3, [pc, #16]	; (8001b70 <read_accel_data+0x6c>)
 8001b60:	801a      	strh	r2, [r3, #0]
}
 8001b62:	bf00      	nop
 8001b64:	bd98      	pop	{r3, r4, r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20038d9c 	.word	0x20038d9c
 8001b6c:	20038da2 	.word	0x20038da2
 8001b70:	20038d9a 	.word	0x20038d9a

08001b74 <_ZN3IMUC1Ev>:
#include "stdio.h"
#include <vector>

#define PI 3.1415926535

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001b74:	b490      	push	{r4, r7}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	801a      	strh	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	805a      	strh	r2, [r3, #2]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	809a      	strh	r2, [r3, #4]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	80da      	strh	r2, [r3, #6]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	811a      	strh	r2, [r3, #8]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	815a      	strh	r2, [r3, #10]
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	f04f 0300 	mov.w	r3, #0
 8001ba6:	f04f 0400 	mov.w	r4, #0
 8001baa:	e9c2 3404 	strd	r3, r4, [r2, #16]
{

}
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc90      	pop	{r4, r7}
 8001bb8:	4770      	bx	lr
	...

08001bbc <_ZN3IMU4initEv>:

void IMU::init()
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001bc4:	f7ff ff3a 	bl	8001a3c <IMU_init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	81fb      	strh	r3, [r7, #14]
	printf("who i am: %d\n", who_i_am);
 8001bcc:	89fb      	ldrh	r3, [r7, #14]
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4803      	ldr	r0, [pc, #12]	; (8001be0 <_ZN3IMU4initEv+0x24>)
 8001bd2:	f011 fe57 	bl	8013884 <iprintf>

}
 8001bd6:	bf00      	nop
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	08017a88 	.word	0x08017a88

08001be4 <_ZN3IMU12updateValuesEv>:

void IMU::updateValues()
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001bec:	f7ff ff52 	bl	8001a94 <read_gyro_data>
	read_accel_data();
 8001bf0:	f7ff ff88 	bl	8001b04 <read_accel_data>

	xa_ = xa;
 8001bf4:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <_ZN3IMU12updateValuesEv+0x54>)
 8001bf6:	881b      	ldrh	r3, [r3, #0]
 8001bf8:	b21a      	sxth	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	801a      	strh	r2, [r3, #0]
	ya_ = ya;
 8001bfe:	4b0f      	ldr	r3, [pc, #60]	; (8001c3c <_ZN3IMU12updateValuesEv+0x58>)
 8001c00:	881b      	ldrh	r3, [r3, #0]
 8001c02:	b21a      	sxth	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	805a      	strh	r2, [r3, #2]
	za_ = za;
 8001c08:	4b0d      	ldr	r3, [pc, #52]	; (8001c40 <_ZN3IMU12updateValuesEv+0x5c>)
 8001c0a:	881b      	ldrh	r3, [r3, #0]
 8001c0c:	b21a      	sxth	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	809a      	strh	r2, [r3, #4]
	xg_ = xg;
 8001c12:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <_ZN3IMU12updateValuesEv+0x60>)
 8001c14:	881b      	ldrh	r3, [r3, #0]
 8001c16:	b21a      	sxth	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001c1c:	4b0a      	ldr	r3, [pc, #40]	; (8001c48 <_ZN3IMU12updateValuesEv+0x64>)
 8001c1e:	881b      	ldrh	r3, [r3, #0]
 8001c20:	b21a      	sxth	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <_ZN3IMU12updateValuesEv+0x68>)
 8001c28:	881b      	ldrh	r3, [r3, #0]
 8001c2a:	b21a      	sxth	r2, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	815a      	strh	r2, [r3, #10]

}
 8001c30:	bf00      	nop
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20038d9c 	.word	0x20038d9c
 8001c3c:	20038da2 	.word	0x20038da2
 8001c40:	20038d9a 	.word	0x20038d9a
 8001c44:	20038da0 	.word	0x20038da0
 8001c48:	20038d9e 	.word	0x20038d9e
 8001c4c:	20038d98 	.word	0x20038d98

08001c50 <_ZN3IMU8getOmegaEv>:

double IMU::getOmega()
{
 8001c50:	b5b0      	push	{r4, r5, r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
	double corrected_zg = double(zg_) - offset_;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe fc78 	bl	8000554 <__aeabi_i2d>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001c6a:	f7fe fb25 	bl	80002b8 <__aeabi_dsub>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	460b      	mov	r3, r1
 8001c72:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return -(corrected_zg / 16.4) * PI / 180;
 8001c76:	a315      	add	r3, pc, #84	; (adr r3, 8001ccc <_ZN3IMU8getOmegaEv+0x7c>)
 8001c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c80:	f7fe fdfc 	bl	800087c <__aeabi_ddiv>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4614      	mov	r4, r2
 8001c8a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001c8e:	a311      	add	r3, pc, #68	; (adr r3, 8001cd4 <_ZN3IMU8getOmegaEv+0x84>)
 8001c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c94:	4620      	mov	r0, r4
 8001c96:	4629      	mov	r1, r5
 8001c98:	f7fe fcc6 	bl	8000628 <__aeabi_dmul>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	460c      	mov	r4, r1
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	f04f 0200 	mov.w	r2, #0
 8001ca8:	4b07      	ldr	r3, [pc, #28]	; (8001cc8 <_ZN3IMU8getOmegaEv+0x78>)
 8001caa:	f7fe fde7 	bl	800087c <__aeabi_ddiv>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	460c      	mov	r4, r1
 8001cb2:	ec44 3b17 	vmov	d7, r3, r4
}
 8001cb6:	eeb0 0a47 	vmov.f32	s0, s14
 8001cba:	eef0 0a67 	vmov.f32	s1, s15
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bdb0      	pop	{r4, r5, r7, pc}
 8001cc4:	f3af 8000 	nop.w
 8001cc8:	40668000 	.word	0x40668000
 8001ccc:	66666666 	.word	0x66666666
 8001cd0:	40306666 	.word	0x40306666
 8001cd4:	54411744 	.word	0x54411744
 8001cd8:	400921fb 	.word	0x400921fb

08001cdc <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ce0:	b08a      	sub	sp, #40	; 0x28
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001ce6:	466b      	mov	r3, sp
 8001ce8:	4698      	mov	r8, r3
	HAL_Delay(1000);
 8001cea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cee:	f005 f8e1 	bl	8006eb4 <HAL_Delay>
	int16_t num = 2000;
 8001cf2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001cf6:	83bb      	strh	r3, [r7, #28]
	double zg_vals[num];
 8001cf8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001cfc:	1e5d      	subs	r5, r3, #1
 8001cfe:	61bd      	str	r5, [r7, #24]
 8001d00:	462b      	mov	r3, r5
 8001d02:	3301      	adds	r3, #1
 8001d04:	4619      	mov	r1, r3
 8001d06:	f04f 0200 	mov.w	r2, #0
 8001d0a:	f04f 0300 	mov.w	r3, #0
 8001d0e:	f04f 0400 	mov.w	r4, #0
 8001d12:	0194      	lsls	r4, r2, #6
 8001d14:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001d18:	018b      	lsls	r3, r1, #6
 8001d1a:	462b      	mov	r3, r5
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f04f 0200 	mov.w	r2, #0
 8001d24:	f04f 0300 	mov.w	r3, #0
 8001d28:	f04f 0400 	mov.w	r4, #0
 8001d2c:	0194      	lsls	r4, r2, #6
 8001d2e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001d32:	018b      	lsls	r3, r1, #6
 8001d34:	462b      	mov	r3, r5
 8001d36:	3301      	adds	r3, #1
 8001d38:	00db      	lsls	r3, r3, #3
 8001d3a:	3307      	adds	r3, #7
 8001d3c:	3307      	adds	r3, #7
 8001d3e:	08db      	lsrs	r3, r3, #3
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	ebad 0d03 	sub.w	sp, sp, r3
 8001d46:	466b      	mov	r3, sp
 8001d48:	3307      	adds	r3, #7
 8001d4a:	08db      	lsrs	r3, r3, #3
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001d50:	2300      	movs	r3, #0
 8001d52:	83fb      	strh	r3, [r7, #30]
 8001d54:	8bfa      	ldrh	r2, [r7, #30]
 8001d56:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	da14      	bge.n	8001d88 <_ZN3IMU11calibrationEv+0xac>
		zg_vals[i] = double(zg_);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d64:	8bfe      	ldrh	r6, [r7, #30]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fbf4 	bl	8000554 <__aeabi_i2d>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	460c      	mov	r4, r1
 8001d70:	6979      	ldr	r1, [r7, #20]
 8001d72:	00f2      	lsls	r2, r6, #3
 8001d74:	440a      	add	r2, r1
 8001d76:	e9c2 3400 	strd	r3, r4, [r2]
		HAL_Delay(2);
 8001d7a:	2002      	movs	r0, #2
 8001d7c:	f005 f89a 	bl	8006eb4 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001d80:	8bfb      	ldrh	r3, [r7, #30]
 8001d82:	3301      	adds	r3, #1
 8001d84:	83fb      	strh	r3, [r7, #30]
 8001d86:	e7e5      	b.n	8001d54 <_ZN3IMU11calibrationEv+0x78>
	for(const auto &v : zg_vals){
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	462b      	mov	r3, r5
 8001d90:	3301      	adds	r3, #1
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	4413      	add	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d017      	beq.n	8001dd0 <_ZN3IMU11calibrationEv+0xf4>
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001da4:	6a38      	ldr	r0, [r7, #32]
 8001da6:	f7fe fbe7 	bl	8000578 <__aeabi_f2d>
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001db0:	461a      	mov	r2, r3
 8001db2:	4623      	mov	r3, r4
 8001db4:	f7fe fa82 	bl	80002bc <__adddf3>
 8001db8:	4603      	mov	r3, r0
 8001dba:	460c      	mov	r4, r1
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	4621      	mov	r1, r4
 8001dc0:	f7fe ff2a 	bl	8000c18 <__aeabi_d2f>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	623b      	str	r3, [r7, #32]
	for(const auto &v : zg_vals){
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dca:	3308      	adds	r3, #8
 8001dcc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dce:	e7e3      	b.n	8001d98 <_ZN3IMU11calibrationEv+0xbc>
	offset_ = sum / num;
 8001dd0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001dd4:	ee07 3a90 	vmov	s15, r3
 8001dd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ddc:	ed97 7a08 	vldr	s14, [r7, #32]
 8001de0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001de4:	ee16 0a90 	vmov	r0, s13
 8001de8:	f7fe fbc6 	bl	8000578 <__aeabi_f2d>
 8001dec:	4603      	mov	r3, r0
 8001dee:	460c      	mov	r4, r1
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8001df6:	46c5      	mov	sp, r8
}
 8001df8:	bf00      	nop
 8001dfa:	3728      	adds	r7, #40	; 0x28
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001e04 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af02      	add	r7, sp, #8
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	460a      	mov	r2, r1
 8001e0e:	71fb      	strb	r3, [r7, #7]
 8001e10:	4613      	mov	r3, r2
 8001e12:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001e14:	79bb      	ldrb	r3, [r7, #6]
 8001e16:	b299      	uxth	r1, r3
 8001e18:	1dfa      	adds	r2, r7, #7
 8001e1a:	2364      	movs	r3, #100	; 0x64
 8001e1c:	9300      	str	r3, [sp, #0]
 8001e1e:	2301      	movs	r3, #1
 8001e20:	480c      	ldr	r0, [pc, #48]	; (8001e54 <INA260_read+0x50>)
 8001e22:	f006 fc47 	bl	80086b4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001e26:	79bb      	ldrb	r3, [r7, #6]
 8001e28:	b299      	uxth	r1, r3
 8001e2a:	f107 020c 	add.w	r2, r7, #12
 8001e2e:	2364      	movs	r3, #100	; 0x64
 8001e30:	9300      	str	r3, [sp, #0]
 8001e32:	2302      	movs	r3, #2
 8001e34:	4807      	ldr	r0, [pc, #28]	; (8001e54 <INA260_read+0x50>)
 8001e36:	f006 fd3b 	bl	80088b0 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001e3a:	7b3b      	ldrb	r3, [r7, #12]
 8001e3c:	021b      	lsls	r3, r3, #8
 8001e3e:	b21a      	sxth	r2, r3
 8001e40:	7b7b      	ldrb	r3, [r7, #13]
 8001e42:	b21b      	sxth	r3, r3
 8001e44:	4313      	orrs	r3, r2
 8001e46:	b21b      	sxth	r3, r3
 8001e48:	81fb      	strh	r3, [r7, #14]
	return val;
 8001e4a:	89fb      	ldrh	r3, [r7, #14]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20038fb8 	.word	0x20038fb8

08001e58 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001e58:	b590      	push	{r4, r7, lr}
 8001e5a:	b087      	sub	sp, #28
 8001e5c:	af02      	add	r7, sp, #8
 8001e5e:	4604      	mov	r4, r0
 8001e60:	4608      	mov	r0, r1
 8001e62:	4611      	mov	r1, r2
 8001e64:	461a      	mov	r2, r3
 8001e66:	4623      	mov	r3, r4
 8001e68:	71fb      	strb	r3, [r7, #7]
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	71bb      	strb	r3, [r7, #6]
 8001e6e:	460b      	mov	r3, r1
 8001e70:	717b      	strb	r3, [r7, #5]
 8001e72:	4613      	mov	r3, r2
 8001e74:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	733b      	strb	r3, [r7, #12]
 8001e7a:	79bb      	ldrb	r3, [r7, #6]
 8001e7c:	737b      	strb	r3, [r7, #13]
 8001e7e:	797b      	ldrb	r3, [r7, #5]
 8001e80:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001e82:	793b      	ldrb	r3, [r7, #4]
 8001e84:	b299      	uxth	r1, r3
 8001e86:	f107 020c 	add.w	r2, r7, #12
 8001e8a:	2364      	movs	r3, #100	; 0x64
 8001e8c:	9300      	str	r3, [sp, #0]
 8001e8e:	2303      	movs	r3, #3
 8001e90:	4803      	ldr	r0, [pc, #12]	; (8001ea0 <INA260_write+0x48>)
 8001e92:	f006 fc0f 	bl	80086b4 <HAL_I2C_Master_Transmit>
}
 8001e96:	bf00      	nop
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd90      	pop	{r4, r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20038fb8 	.word	0x20038fb8

08001ea4 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
 8001eae:	460b      	mov	r3, r1
 8001eb0:	71bb      	strb	r3, [r7, #6]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001eb6:	797b      	ldrb	r3, [r7, #5]
 8001eb8:	79ba      	ldrb	r2, [r7, #6]
 8001eba:	79f9      	ldrb	r1, [r7, #7]
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	f7ff ffcb 	bl	8001e58 <INA260_write>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	21df      	movs	r1, #223	; 0xdf
 8001eda:	2000      	movs	r0, #0
 8001edc:	f7ff ffe2 	bl	8001ea4 <setConfig>
}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
{

}
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001f0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f10:	482a      	ldr	r0, [pc, #168]	; (8001fbc <_ZN8JoyStick8getValueEv+0xbc>)
 8001f12:	f006 fa4d 	bl	80083b0 <HAL_GPIO_ReadPin>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	bf0c      	ite	eq
 8001f1c:	2301      	moveq	r3, #1
 8001f1e:	2300      	movne	r3, #0
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d003      	beq.n	8001f2e <_ZN8JoyStick8getValueEv+0x2e>
 8001f26:	89fb      	ldrh	r3, [r7, #14]
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001f2e:	2101      	movs	r1, #1
 8001f30:	4823      	ldr	r0, [pc, #140]	; (8001fc0 <_ZN8JoyStick8getValueEv+0xc0>)
 8001f32:	f006 fa3d 	bl	80083b0 <HAL_GPIO_ReadPin>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	bf0c      	ite	eq
 8001f3c:	2301      	moveq	r3, #1
 8001f3e:	2300      	movne	r3, #0
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d003      	beq.n	8001f4e <_ZN8JoyStick8getValueEv+0x4e>
 8001f46:	89fb      	ldrh	r3, [r7, #14]
 8001f48:	f043 0302 	orr.w	r3, r3, #2
 8001f4c:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001f4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f52:	481a      	ldr	r0, [pc, #104]	; (8001fbc <_ZN8JoyStick8getValueEv+0xbc>)
 8001f54:	f006 fa2c 	bl	80083b0 <HAL_GPIO_ReadPin>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	bf0c      	ite	eq
 8001f5e:	2301      	moveq	r3, #1
 8001f60:	2300      	movne	r3, #0
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d003      	beq.n	8001f70 <_ZN8JoyStick8getValueEv+0x70>
 8001f68:	89fb      	ldrh	r3, [r7, #14]
 8001f6a:	f043 0304 	orr.w	r3, r3, #4
 8001f6e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8001f70:	2104      	movs	r1, #4
 8001f72:	4814      	ldr	r0, [pc, #80]	; (8001fc4 <_ZN8JoyStick8getValueEv+0xc4>)
 8001f74:	f006 fa1c 	bl	80083b0 <HAL_GPIO_ReadPin>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	bf0c      	ite	eq
 8001f7e:	2301      	moveq	r3, #1
 8001f80:	2300      	movne	r3, #0
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d003      	beq.n	8001f90 <_ZN8JoyStick8getValueEv+0x90>
 8001f88:	89fb      	ldrh	r3, [r7, #14]
 8001f8a:	f043 0308 	orr.w	r3, r3, #8
 8001f8e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8001f90:	2180      	movs	r1, #128	; 0x80
 8001f92:	480a      	ldr	r0, [pc, #40]	; (8001fbc <_ZN8JoyStick8getValueEv+0xbc>)
 8001f94:	f006 fa0c 	bl	80083b0 <HAL_GPIO_ReadPin>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	bf0c      	ite	eq
 8001f9e:	2301      	moveq	r3, #1
 8001fa0:	2300      	movne	r3, #0
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <_ZN8JoyStick8getValueEv+0xb0>
 8001fa8:	89fb      	ldrh	r3, [r7, #14]
 8001faa:	f043 0310 	orr.w	r3, r3, #16
 8001fae:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001fb0:	89fb      	ldrh	r3, [r7, #14]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40020c00 	.word	0x40020c00
 8001fc4:	40020400 	.word	0x40020400

08001fc8 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001fd4:	78fb      	ldrb	r3, [r7, #3]
 8001fd6:	2b52      	cmp	r3, #82	; 0x52
 8001fd8:	d112      	bne.n	8002000 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fe0:	4856      	ldr	r0, [pc, #344]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8001fe2:	f006 f9fd 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fec:	4853      	ldr	r0, [pc, #332]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8001fee:	f006 f9f7 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ff8:	4850      	ldr	r0, [pc, #320]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8001ffa:	f006 f9f1 	bl	80083e0 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 8001ffe:	e098      	b.n	8002132 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 8002000:	78fb      	ldrb	r3, [r7, #3]
 8002002:	2b47      	cmp	r3, #71	; 0x47
 8002004:	d112      	bne.n	800202c <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002006:	2201      	movs	r2, #1
 8002008:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800200c:	484b      	ldr	r0, [pc, #300]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 800200e:	f006 f9e7 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002012:	2200      	movs	r2, #0
 8002014:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002018:	4848      	ldr	r0, [pc, #288]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 800201a:	f006 f9e1 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800201e:	2201      	movs	r2, #1
 8002020:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002024:	4845      	ldr	r0, [pc, #276]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8002026:	f006 f9db 	bl	80083e0 <HAL_GPIO_WritePin>
}
 800202a:	e082      	b.n	8002132 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 800202c:	78fb      	ldrb	r3, [r7, #3]
 800202e:	2b42      	cmp	r3, #66	; 0x42
 8002030:	d112      	bne.n	8002058 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002032:	2201      	movs	r2, #1
 8002034:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002038:	4840      	ldr	r0, [pc, #256]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 800203a:	f006 f9d1 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800203e:	2201      	movs	r2, #1
 8002040:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002044:	483d      	ldr	r0, [pc, #244]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8002046:	f006 f9cb 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800204a:	2200      	movs	r2, #0
 800204c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002050:	483a      	ldr	r0, [pc, #232]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8002052:	f006 f9c5 	bl	80083e0 <HAL_GPIO_WritePin>
}
 8002056:	e06c      	b.n	8002132 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8002058:	78fb      	ldrb	r3, [r7, #3]
 800205a:	2b43      	cmp	r3, #67	; 0x43
 800205c:	d112      	bne.n	8002084 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800205e:	2201      	movs	r2, #1
 8002060:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002064:	4835      	ldr	r0, [pc, #212]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8002066:	f006 f9bb 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800206a:	2200      	movs	r2, #0
 800206c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002070:	4832      	ldr	r0, [pc, #200]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8002072:	f006 f9b5 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002076:	2200      	movs	r2, #0
 8002078:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800207c:	482f      	ldr	r0, [pc, #188]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 800207e:	f006 f9af 	bl	80083e0 <HAL_GPIO_WritePin>
}
 8002082:	e056      	b.n	8002132 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8002084:	78fb      	ldrb	r3, [r7, #3]
 8002086:	2b4d      	cmp	r3, #77	; 0x4d
 8002088:	d112      	bne.n	80020b0 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800208a:	2200      	movs	r2, #0
 800208c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002090:	482a      	ldr	r0, [pc, #168]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8002092:	f006 f9a5 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002096:	2201      	movs	r2, #1
 8002098:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800209c:	4827      	ldr	r0, [pc, #156]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 800209e:	f006 f99f 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80020a2:	2200      	movs	r2, #0
 80020a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020a8:	4824      	ldr	r0, [pc, #144]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 80020aa:	f006 f999 	bl	80083e0 <HAL_GPIO_WritePin>
}
 80020ae:	e040      	b.n	8002132 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 80020b0:	78fb      	ldrb	r3, [r7, #3]
 80020b2:	2b59      	cmp	r3, #89	; 0x59
 80020b4:	d112      	bne.n	80020dc <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80020b6:	2200      	movs	r2, #0
 80020b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020bc:	481f      	ldr	r0, [pc, #124]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 80020be:	f006 f98f 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80020c2:	2200      	movs	r2, #0
 80020c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020c8:	481c      	ldr	r0, [pc, #112]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 80020ca:	f006 f989 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80020ce:	2201      	movs	r2, #1
 80020d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020d4:	4819      	ldr	r0, [pc, #100]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 80020d6:	f006 f983 	bl	80083e0 <HAL_GPIO_WritePin>
}
 80020da:	e02a      	b.n	8002132 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 80020dc:	78fb      	ldrb	r3, [r7, #3]
 80020de:	2b57      	cmp	r3, #87	; 0x57
 80020e0:	d112      	bne.n	8002108 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80020e2:	2200      	movs	r2, #0
 80020e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020e8:	4814      	ldr	r0, [pc, #80]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 80020ea:	f006 f979 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80020ee:	2200      	movs	r2, #0
 80020f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020f4:	4811      	ldr	r0, [pc, #68]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 80020f6:	f006 f973 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80020fa:	2200      	movs	r2, #0
 80020fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002100:	480e      	ldr	r0, [pc, #56]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8002102:	f006 f96d 	bl	80083e0 <HAL_GPIO_WritePin>
}
 8002106:	e014      	b.n	8002132 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8002108:	78fb      	ldrb	r3, [r7, #3]
 800210a:	2b7e      	cmp	r3, #126	; 0x7e
 800210c:	d111      	bne.n	8002132 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800210e:	2201      	movs	r2, #1
 8002110:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002114:	4809      	ldr	r0, [pc, #36]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8002116:	f006 f963 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800211a:	2201      	movs	r2, #1
 800211c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002120:	4806      	ldr	r0, [pc, #24]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 8002122:	f006 f95d 	bl	80083e0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8002126:	2201      	movs	r2, #1
 8002128:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800212c:	4803      	ldr	r0, [pc, #12]	; (800213c <_ZN3LED9fullColorEc+0x174>)
 800212e:	f006 f957 	bl	80083e0 <HAL_GPIO_WritePin>
}
 8002132:	bf00      	nop
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40020000 	.word	0x40020000

08002140 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	460b      	mov	r3, r1
 800214a:	70fb      	strb	r3, [r7, #3]
 800214c:	4613      	mov	r3, r2
 800214e:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 8002150:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d106      	bne.n	8002166 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002158:	2201      	movs	r2, #1
 800215a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800215e:	4813      	ldr	r0, [pc, #76]	; (80021ac <_ZN3LED2LREaa+0x6c>)
 8002160:	f006 f93e 	bl	80083e0 <HAL_GPIO_WritePin>
 8002164:	e009      	b.n	800217a <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 8002166:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d105      	bne.n	800217a <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800216e:	2200      	movs	r2, #0
 8002170:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002174:	480d      	ldr	r0, [pc, #52]	; (80021ac <_ZN3LED2LREaa+0x6c>)
 8002176:	f006 f933 	bl	80083e0 <HAL_GPIO_WritePin>

	if(r_status == 1)
 800217a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d106      	bne.n	8002190 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8002182:	2201      	movs	r2, #1
 8002184:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002188:	4808      	ldr	r0, [pc, #32]	; (80021ac <_ZN3LED2LREaa+0x6c>)
 800218a:	f006 f929 	bl	80083e0 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 800218e:	e009      	b.n	80021a4 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 8002190:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d105      	bne.n	80021a4 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002198:	2200      	movs	r2, #0
 800219a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800219e:	4803      	ldr	r0, [pc, #12]	; (80021ac <_ZN3LED2LREaa+0x6c>)
 80021a0:	f006 f91e 	bl	80083e0 <HAL_GPIO_WritePin>
}
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40020000 	.word	0x40020000

080021b0 <_ZN10LineSensorC1Ev>:
#include <LineSensor.hpp>
#include <algorithm>
#include "G_variables.h"
#include "Macro.h"

LineSensor::LineSensor()
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b092      	sub	sp, #72	; 0x48
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff fe92 	bl	8001ee8 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	637b      	str	r3, [r7, #52]	; 0x34
 80021c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ca:	647b      	str	r3, [r7, #68]	; 0x44
 80021cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ce:	331c      	adds	r3, #28
 80021d0:	633b      	str	r3, [r7, #48]	; 0x30
 80021d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80021d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d008      	beq.n	80021ec <_ZN10LineSensorC1Ev+0x3c>
 80021da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021dc:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 80021de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e0:	2200      	movs	r2, #0
 80021e2:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 80021e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021e6:	3302      	adds	r3, #2
 80021e8:	647b      	str	r3, [r7, #68]	; 0x44
 80021ea:	e7f2      	b.n	80021d2 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80021f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80021f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f6:	643b      	str	r3, [r7, #64]	; 0x40
 80021f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021fa:	3338      	adds	r3, #56	; 0x38
 80021fc:	627b      	str	r3, [r7, #36]	; 0x24
 80021fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002202:	429a      	cmp	r2, r3
 8002204:	d009      	beq.n	800221a <_ZN10LineSensorC1Ev+0x6a>
 8002206:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002208:	623b      	str	r3, [r7, #32]
		s = 0;
 800220a:	6a3b      	ldr	r3, [r7, #32]
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 8002212:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002214:	3304      	adds	r3, #4
 8002216:	643b      	str	r3, [r7, #64]	; 0x40
 8002218:	e7f1      	b.n	80021fe <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002220:	61fb      	str	r3, [r7, #28]
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	3338      	adds	r3, #56	; 0x38
 800222a:	61bb      	str	r3, [r7, #24]
 800222c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	429a      	cmp	r2, r3
 8002232:	d009      	beq.n	8002248 <_ZN10LineSensorC1Ev+0x98>
 8002234:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002236:	617b      	str	r3, [r7, #20]
		m = 0;
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	f04f 0200 	mov.w	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8002240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002242:	3304      	adds	r3, #4
 8002244:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002246:	e7f1      	b.n	800222c <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	63bb      	str	r3, [r7, #56]	; 0x38
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	3338      	adds	r3, #56	; 0x38
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	429a      	cmp	r2, r3
 8002260:	d009      	beq.n	8002276 <_ZN10LineSensorC1Ev+0xc6>
 8002262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002264:	60bb      	str	r3, [r7, #8]
		s = 1;
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800226c:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 800226e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002270:	3304      	adds	r3, #4
 8002272:	63bb      	str	r3, [r7, #56]	; 0x38
 8002274:	e7f1      	b.n	800225a <_ZN10LineSensorC1Ev+0xaa>
	}

}
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4618      	mov	r0, r3
 800227a:	3748      	adds	r7, #72	; 0x48
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	220e      	movs	r2, #14
 800228c:	4619      	mov	r1, r3
 800228e:	4803      	ldr	r0, [pc, #12]	; (800229c <_ZN10LineSensor8ADCStartEv+0x1c>)
 8002290:	f004 fe76 	bl	8006f80 <HAL_ADC_Start_DMA>
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20038edc 	.word	0x20038edc

080022a0 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2b0d      	cmp	r3, #13
 80022b0:	dc2f      	bgt.n	8002312 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	3392      	adds	r3, #146	; 0x92
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	4413      	add	r3, r2
 80022bc:	3304      	adds	r3, #4
 80022be:	ed93 7a00 	vldr	s14, [r3]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80022ca:	ee07 3a90 	vmov	s15, r3
 80022ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	33a0      	adds	r3, #160	; 0xa0
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	3304      	adds	r3, #4
 80022de:	edd3 7a00 	vldr	s15, [r3]
 80022e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80022e6:	4b14      	ldr	r3, [pc, #80]	; (8002338 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	4619      	mov	r1, r3
 80022ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	460b      	mov	r3, r1
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	1a5b      	subs	r3, r3, r1
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	68f9      	ldr	r1, [r7, #12]
 80022fc:	440b      	add	r3, r1
 80022fe:	3306      	adds	r3, #6
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	3304      	adds	r3, #4
 8002306:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	3301      	adds	r3, #1
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	e7cc      	b.n	80022ac <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8002312:	4b09      	ldr	r3, [pc, #36]	; (8002338 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	3301      	adds	r3, #1
 8002318:	b2da      	uxtb	r2, r3
 800231a:	4b07      	ldr	r3, [pc, #28]	; (8002338 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800231c:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 800231e:	4b06      	ldr	r3, [pc, #24]	; (8002338 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	2b09      	cmp	r3, #9
 8002324:	d902      	bls.n	800232c <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 8002326:	4b04      	ldr	r3, [pc, #16]	; (8002338 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002328:	2200      	movs	r2, #0
 800232a:	701a      	strb	r2, [r3, #0]


}
 800232c:	bf00      	nop
 800232e:	3714      	adds	r7, #20
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	20000200 	.word	0x20000200

0800233c <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 800233c:	b490      	push	{r4, r7}
 800233e:	b08e      	sub	sp, #56	; 0x38
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002344:	2300      	movs	r3, #0
 8002346:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800234a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800234e:	2b0d      	cmp	r3, #13
 8002350:	f200 8087 	bhi.w	8002462 <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002354:	2300      	movs	r3, #0
 8002356:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800235a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800235e:	2b09      	cmp	r3, #9
 8002360:	d81c      	bhi.n	800239c <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8002362:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8002366:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800236a:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	4613      	mov	r3, r2
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	1a9b      	subs	r3, r3, r2
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	4423      	add	r3, r4
 800237a:	3306      	adds	r3, #6
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4403      	add	r3, r0
 8002380:	3304      	adds	r3, #4
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	008b      	lsls	r3, r1, #2
 8002386:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800238a:	440b      	add	r3, r1
 800238c:	3b30      	subs	r3, #48	; 0x30
 800238e:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002390:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002394:	3301      	adds	r3, #1
 8002396:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800239a:	e7de      	b.n	800235a <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		//std::sort(temp_val, temp_val + AD_DATA_SIZE);
		// sort
		for(uint8_t i = 0; i < 10; i++){
 800239c:	2300      	movs	r3, #0
 800239e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80023a2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80023a6:	2b09      	cmp	r3, #9
 80023a8:	d84d      	bhi.n	8002446 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80023aa:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80023ae:	3301      	adds	r3, #1
 80023b0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80023b4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80023b8:	2b09      	cmp	r3, #9
 80023ba:	d83e      	bhi.n	800243a <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 80023bc:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80023c6:	4413      	add	r3, r2
 80023c8:	3b30      	subs	r3, #48	; 0x30
 80023ca:	ed93 7a00 	vldr	s14, [r3]
 80023ce:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80023d8:	4413      	add	r3, r2
 80023da:	3b30      	subs	r3, #48	; 0x30
 80023dc:	edd3 7a00 	vldr	s15, [r3]
 80023e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e8:	d521      	bpl.n	800242e <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 80023ea:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80023f4:	4413      	add	r3, r2
 80023f6:	3b30      	subs	r3, #48	; 0x30
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 80023fc:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002400:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002404:	0092      	lsls	r2, r2, #2
 8002406:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800240a:	440a      	add	r2, r1
 800240c:	3a30      	subs	r2, #48	; 0x30
 800240e:	6812      	ldr	r2, [r2, #0]
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002416:	440b      	add	r3, r1
 8002418:	3b30      	subs	r3, #48	; 0x30
 800241a:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 800241c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002426:	4413      	add	r3, r2
 8002428:	3b30      	subs	r3, #48	; 0x30
 800242a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800242c:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 800242e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002432:	3301      	adds	r3, #1
 8002434:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002438:	e7bc      	b.n	80023b4 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 800243a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800243e:	3301      	adds	r3, #1
 8002440:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002444:	e7ad      	b.n	80023a2 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 8002446:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800244a:	69fa      	ldr	r2, [r7, #28]
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	33b0      	adds	r3, #176	; 0xb0
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	440b      	add	r3, r1
 8002454:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002456:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800245a:	3301      	adds	r3, #1
 800245c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002460:	e773      	b.n	800234a <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}
}
 8002462:	bf00      	nop
 8002464:	3738      	adds	r7, #56	; 0x38
 8002466:	46bd      	mov	sp, r7
 8002468:	bc90      	pop	{r4, r7}
 800246a:	4770      	bx	lr

0800246c <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 800246c:	b590      	push	{r4, r7, lr}
 800246e:	b0a9      	sub	sp, #164	; 0xa4
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 8002474:	2064      	movs	r0, #100	; 0x64
 8002476:	f004 fd1d 	bl	8006eb4 <HAL_Delay>

	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800247a:	2300      	movs	r3, #0
 800247c:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8002480:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002484:	2b0d      	cmp	r3, #13
 8002486:	d823      	bhi.n	80024d0 <_ZN10LineSensor11calibrationEv+0x64>
		max_values[i] = sensor[i];
 8002488:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 800248c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002490:	6879      	ldr	r1, [r7, #4]
 8002492:	32b0      	adds	r2, #176	; 0xb0
 8002494:	0092      	lsls	r2, r2, #2
 8002496:	440a      	add	r2, r1
 8002498:	6812      	ldr	r2, [r2, #0]
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80024a0:	440b      	add	r3, r1
 80024a2:	3b60      	subs	r3, #96	; 0x60
 80024a4:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 80024a6:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 80024aa:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	32b0      	adds	r2, #176	; 0xb0
 80024b2:	0092      	lsls	r2, r2, #2
 80024b4:	440a      	add	r2, r1
 80024b6:	6812      	ldr	r2, [r2, #0]
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80024be:	440b      	add	r3, r1
 80024c0:	3b98      	subs	r3, #152	; 0x98
 80024c2:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024c4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80024c8:	3301      	adds	r3, #1
 80024ca:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 80024ce:	e7d7      	b.n	8002480 <_ZN10LineSensor11calibrationEv+0x14>
	}

	while(joy_stick_.getValue() != JOY_C){
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff fd12 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b02      	cmp	r3, #2
 80024e0:	bf14      	ite	ne
 80024e2:	2301      	movne	r3, #1
 80024e4:	2300      	moveq	r3, #0
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d079      	beq.n	80025e0 <_ZN10LineSensor11calibrationEv+0x174>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024ec:	2300      	movs	r3, #0
 80024ee:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 80024f2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024f6:	2b0d      	cmp	r3, #13
 80024f8:	d850      	bhi.n	800259c <_ZN10LineSensor11calibrationEv+0x130>
			if(max_values[i] < sensor[i]){
 80024fa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8002504:	4413      	add	r3, r2
 8002506:	3b60      	subs	r3, #96	; 0x60
 8002508:	ed93 7a00 	vldr	s14, [r3]
 800250c:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	33b0      	adds	r3, #176	; 0xb0
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4413      	add	r3, r2
 8002518:	edd3 7a00 	vldr	s15, [r3]
 800251c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002524:	d50f      	bpl.n	8002546 <_ZN10LineSensor11calibrationEv+0xda>
				max_values[i] = sensor[i];
 8002526:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 800252a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	32b0      	adds	r2, #176	; 0xb0
 8002532:	0092      	lsls	r2, r2, #2
 8002534:	440a      	add	r2, r1
 8002536:	6812      	ldr	r2, [r2, #0]
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800253e:	440b      	add	r3, r1
 8002540:	3b60      	subs	r3, #96	; 0x60
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	e024      	b.n	8002590 <_ZN10LineSensor11calibrationEv+0x124>
			}
			else if(min_values[i] > sensor[i]){
 8002546:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8002550:	4413      	add	r3, r2
 8002552:	3b98      	subs	r3, #152	; 0x98
 8002554:	ed93 7a00 	vldr	s14, [r3]
 8002558:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	33b0      	adds	r3, #176	; 0xb0
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	edd3 7a00 	vldr	s15, [r3]
 8002568:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800256c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002570:	dd0e      	ble.n	8002590 <_ZN10LineSensor11calibrationEv+0x124>
				min_values[i] = sensor[i];
 8002572:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002576:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	32b0      	adds	r2, #176	; 0xb0
 800257e:	0092      	lsls	r2, r2, #2
 8002580:	440a      	add	r2, r1
 8002582:	6812      	ldr	r2, [r2, #0]
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800258a:	440b      	add	r3, r1
 800258c:	3b98      	subs	r3, #152	; 0x98
 800258e:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002590:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002594:	3301      	adds	r3, #1
 8002596:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 800259a:	e7aa      	b.n	80024f2 <_ZN10LineSensor11calibrationEv+0x86>
			}
		}

		if(rotary_switch_.getValue() == 0){
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f203 23be 	addw	r3, r3, #702	; 0x2be
 80025a2:	4618      	mov	r0, r3
 80025a4:	f001 f9f6 	bl	8003994 <_ZN12RotarySwitch8getValueEv>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	bf0c      	ite	eq
 80025ae:	2301      	moveq	r3, #1
 80025b0:	2300      	movne	r3, #0
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d009      	beq.n	80025cc <_ZN10LineSensor11calibrationEv+0x160>
			led_.LR(-1, 1);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 80025be:	2201      	movs	r2, #1
 80025c0:	f04f 31ff 	mov.w	r1, #4294967295
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff fdbb 	bl	8002140 <_ZN3LED2LREaa>
 80025ca:	e781      	b.n	80024d0 <_ZN10LineSensor11calibrationEv+0x64>

		}
		else{
			led_.LR(-1, 0);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 80025d2:	2200      	movs	r2, #0
 80025d4:	f04f 31ff 	mov.w	r1, #4294967295
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff fdb1 	bl	8002140 <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 80025de:	e777      	b.n	80024d0 <_ZN10LineSensor11calibrationEv+0x64>

		}
	}

	for(const auto &m : max_values){
 80025e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80025e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80025e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80025f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025f4:	3338      	adds	r3, #56	; 0x38
 80025f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80025fa:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80025fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002602:	429a      	cmp	r2, r3
 8002604:	d016      	beq.n	8002634 <_ZN10LineSensor11calibrationEv+0x1c8>
 8002606:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800260a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		printf("%f, ", m);
 800260e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4618      	mov	r0, r3
 8002616:	f7fd ffaf 	bl	8000578 <__aeabi_f2d>
 800261a:	4603      	mov	r3, r0
 800261c:	460c      	mov	r4, r1
 800261e:	461a      	mov	r2, r3
 8002620:	4623      	mov	r3, r4
 8002622:	4842      	ldr	r0, [pc, #264]	; (800272c <_ZN10LineSensor11calibrationEv+0x2c0>)
 8002624:	f011 f92e 	bl	8013884 <iprintf>
	for(const auto &m : max_values){
 8002628:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800262c:	3304      	adds	r3, #4
 800262e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002632:	e7e2      	b.n	80025fa <_ZN10LineSensor11calibrationEv+0x18e>
	}
		printf("\n");
 8002634:	200a      	movs	r0, #10
 8002636:	f011 f93d 	bl	80138b4 <putchar>
	for(const auto &m : min_values){
 800263a:	f107 0308 	add.w	r3, r7, #8
 800263e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002642:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002646:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800264a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800264e:	3338      	adds	r3, #56	; 0x38
 8002650:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002652:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002656:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002658:	429a      	cmp	r2, r3
 800265a:	d014      	beq.n	8002686 <_ZN10LineSensor11calibrationEv+0x21a>
 800265c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002660:	67bb      	str	r3, [r7, #120]	; 0x78
		printf("%f, ", m);
 8002662:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f7fd ff86 	bl	8000578 <__aeabi_f2d>
 800266c:	4603      	mov	r3, r0
 800266e:	460c      	mov	r4, r1
 8002670:	461a      	mov	r2, r3
 8002672:	4623      	mov	r3, r4
 8002674:	482d      	ldr	r0, [pc, #180]	; (800272c <_ZN10LineSensor11calibrationEv+0x2c0>)
 8002676:	f011 f905 	bl	8013884 <iprintf>
	for(const auto &m : min_values){
 800267a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800267e:	3304      	adds	r3, #4
 8002680:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002684:	e7e5      	b.n	8002652 <_ZN10LineSensor11calibrationEv+0x1e6>
	}
		printf("\n");
 8002686:	200a      	movs	r0, #10
 8002688:	f011 f914 	bl	80138b4 <putchar>


	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800268c:	2300      	movs	r3, #0
 800268e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 8002692:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002696:	2b0d      	cmp	r3, #13
 8002698:	d826      	bhi.n	80026e8 <_ZN10LineSensor11calibrationEv+0x27c>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 800269a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80026a4:	4413      	add	r3, r2
 80026a6:	3b60      	subs	r3, #96	; 0x60
 80026a8:	ed93 7a00 	vldr	s14, [r3]
 80026ac:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80026b6:	4413      	add	r3, r2
 80026b8:	3b98      	subs	r3, #152	; 0x98
 80026ba:	edd3 7a00 	vldr	s15, [r3]
 80026be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026c2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80026c6:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8002730 <_ZN10LineSensor11calibrationEv+0x2c4>
 80026ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	3392      	adds	r3, #146	; 0x92
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	4413      	add	r3, r2
 80026d6:	3304      	adds	r3, #4
 80026d8:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80026dc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80026e0:	3301      	adds	r3, #1
 80026e2:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 80026e6:	e7d4      	b.n	8002692 <_ZN10LineSensor11calibrationEv+0x226>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80026e8:	2300      	movs	r3, #0
 80026ea:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80026ee:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 80026f2:	2b0d      	cmp	r3, #13
 80026f4:	d815      	bhi.n	8002722 <_ZN10LineSensor11calibrationEv+0x2b6>
		offset_values_[i] = min_values[i];
 80026f6:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 80026fa:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 80026fe:	0092      	lsls	r2, r2, #2
 8002700:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002704:	440a      	add	r2, r1
 8002706:	3a98      	subs	r2, #152	; 0x98
 8002708:	6812      	ldr	r2, [r2, #0]
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	33a0      	adds	r3, #160	; 0xa0
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	3304      	adds	r3, #4
 8002714:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002716:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 800271a:	3301      	adds	r3, #1
 800271c:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 8002720:	e7e5      	b.n	80026ee <_ZN10LineSensor11calibrationEv+0x282>
	}


}
 8002722:	bf00      	nop
 8002724:	37a4      	adds	r7, #164	; 0xa4
 8002726:	46bd      	mov	sp, r7
 8002728:	bd90      	pop	{r4, r7, pc}
 800272a:	bf00      	nop
 800272c:	08017a98 	.word	0x08017a98
 8002730:	447a0000 	.word	0x447a0000

08002734 <_ZN10LineSensor13emergencyStopEv>:
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);

}

bool LineSensor::emergencyStop()
{
 8002734:	b480      	push	{r7}
 8002736:	b089      	sub	sp, #36	; 0x24
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
	uint8_t cnt = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	77fb      	strb	r3, [r7, #31]

	for(const auto & s : sensor){
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002746:	613b      	str	r3, [r7, #16]
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	61bb      	str	r3, [r7, #24]
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	3338      	adds	r3, #56	; 0x38
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	429a      	cmp	r2, r3
 8002758:	d012      	beq.n	8002780 <_ZN10LineSensor13emergencyStopEv+0x4c>
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	60bb      	str	r3, [r7, #8]
		if(s >= 600) cnt++;
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	edd3 7a00 	vldr	s15, [r3]
 8002764:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80027a0 <_ZN10LineSensor13emergencyStopEv+0x6c>
 8002768:	eef4 7ac7 	vcmpe.f32	s15, s14
 800276c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002770:	db02      	blt.n	8002778 <_ZN10LineSensor13emergencyStopEv+0x44>
 8002772:	7ffb      	ldrb	r3, [r7, #31]
 8002774:	3301      	adds	r3, #1
 8002776:	77fb      	strb	r3, [r7, #31]
	for(const auto & s : sensor){
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	3304      	adds	r3, #4
 800277c:	61bb      	str	r3, [r7, #24]
 800277e:	e7e8      	b.n	8002752 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	bool flag;
	if(cnt >= AD_DATA_SIZE) flag = true;
 8002780:	7ffb      	ldrb	r3, [r7, #31]
 8002782:	2b0d      	cmp	r3, #13
 8002784:	d902      	bls.n	800278c <_ZN10LineSensor13emergencyStopEv+0x58>
 8002786:	2301      	movs	r3, #1
 8002788:	75fb      	strb	r3, [r7, #23]
 800278a:	e001      	b.n	8002790 <_ZN10LineSensor13emergencyStopEv+0x5c>
	else flag = false;
 800278c:	2300      	movs	r3, #0
 800278e:	75fb      	strb	r3, [r7, #23]

	return flag;
 8002790:	7dfb      	ldrb	r3, [r7, #23]

}
 8002792:	4618      	mov	r0, r3
 8002794:	3724      	adds	r7, #36	; 0x24
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	44160000 	.word	0x44160000

080027a4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>:
float monitor_delta_theta;
float monitor_steering_angle;
float monitor_target_omega;
float monitor_r;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl) : kp_(0), kd_(0), ki_(0), excution_flag_(false), normal_ratio_(0){
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	603b      	str	r3, [r7, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f04f 0200 	mov.w	r2, #0
 80027b8:	611a      	str	r2, [r3, #16]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f04f 0200 	mov.w	r2, #0
 80027c0:	615a      	str	r2, [r3, #20]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	619a      	str	r2, [r3, #24]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	771a      	strb	r2, [r3, #28]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f04f 0200 	mov.w	r2, #0
 80027d6:	621a      	str	r2, [r3, #32]
	motor_ = motor;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	683a      	ldr	r2, [r7, #0]
 80027e8:	609a      	str	r2, [r3, #8]
}
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	4618      	mov	r0, r3
 80027ee:	3714      	adds	r7, #20
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002810:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 800281c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 8002828:	ee37 7a27 	vadd.f32	s14, s14, s15
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002834:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002840:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 800284c:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 8002860:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 800286c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002878:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 8002884:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002890:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 800289c:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 80028a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a4:	edc7 7a03 	vstr	s15, [r7, #12]

	return diff;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	ee07 3a90 	vmov	s15, r3

}
 80028ae:	eeb0 0a67 	vmov.f32	s0, s15
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	0000      	movs	r0, r0
	...

080028c0 <_ZN9LineTrace3pidEv>:
	float phi = atan2(norm_l - norm_r, 1.0);
	delta_theta = (phi * ANGLE_BETWEEN_SENSORS/2) / (PI / 4);
}

void LineTrace::pid()
{
 80028c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028c2:	b089      	sub	sp, #36	; 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f7ff ff95 	bl	80027f8 <_ZN9LineTrace9calcErrorEv>
 80028ce:	ed87 0a07 	vstr	s0, [r7, #28]
	static float pre_diff = 0;
	float p, d;
	static float i;

	p = kp_ * diff;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	edd3 7a04 	vldr	s15, [r3, #16]
 80028d8:	ed97 7a07 	vldr	s14, [r7, #28]
 80028dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028e0:	edc7 7a06 	vstr	s15, [r7, #24]
	d = kd_ * (diff - pre_diff) / DELTA_T;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	ed93 7a05 	vldr	s14, [r3, #20]
 80028ea:	4b41      	ldr	r3, [pc, #260]	; (80029f0 <_ZN9LineTrace3pidEv+0x130>)
 80028ec:	edd3 7a00 	vldr	s15, [r3]
 80028f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80028f4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80028f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028fc:	ee17 0a90 	vmov	r0, s15
 8002900:	f7fd fe3a 	bl	8000578 <__aeabi_f2d>
 8002904:	a338      	add	r3, pc, #224	; (adr r3, 80029e8 <_ZN9LineTrace3pidEv+0x128>)
 8002906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800290a:	f7fd ffb7 	bl	800087c <__aeabi_ddiv>
 800290e:	4603      	mov	r3, r0
 8002910:	460c      	mov	r4, r1
 8002912:	4618      	mov	r0, r3
 8002914:	4621      	mov	r1, r4
 8002916:	f7fe f97f 	bl	8000c18 <__aeabi_d2f>
 800291a:	4603      	mov	r3, r0
 800291c:	617b      	str	r3, [r7, #20]
	i += ki_ * diff * DELTA_T;
 800291e:	4b35      	ldr	r3, [pc, #212]	; (80029f4 <_ZN9LineTrace3pidEv+0x134>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4618      	mov	r0, r3
 8002924:	f7fd fe28 	bl	8000578 <__aeabi_f2d>
 8002928:	4604      	mov	r4, r0
 800292a:	460d      	mov	r5, r1
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	ed93 7a06 	vldr	s14, [r3, #24]
 8002932:	edd7 7a07 	vldr	s15, [r7, #28]
 8002936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800293a:	ee17 0a90 	vmov	r0, s15
 800293e:	f7fd fe1b 	bl	8000578 <__aeabi_f2d>
 8002942:	a329      	add	r3, pc, #164	; (adr r3, 80029e8 <_ZN9LineTrace3pidEv+0x128>)
 8002944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002948:	f7fd fe6e 	bl	8000628 <__aeabi_dmul>
 800294c:	4602      	mov	r2, r0
 800294e:	460b      	mov	r3, r1
 8002950:	4620      	mov	r0, r4
 8002952:	4629      	mov	r1, r5
 8002954:	f7fd fcb2 	bl	80002bc <__adddf3>
 8002958:	4603      	mov	r3, r0
 800295a:	460c      	mov	r4, r1
 800295c:	4618      	mov	r0, r3
 800295e:	4621      	mov	r1, r4
 8002960:	f7fe f95a 	bl	8000c18 <__aeabi_d2f>
 8002964:	4602      	mov	r2, r0
 8002966:	4b23      	ldr	r3, [pc, #140]	; (80029f4 <_ZN9LineTrace3pidEv+0x134>)
 8002968:	601a      	str	r2, [r3, #0]

	float left_ratio = normal_ratio_ + (p + d + i);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	ed93 7a08 	vldr	s14, [r3, #32]
 8002970:	edd7 6a06 	vldr	s13, [r7, #24]
 8002974:	edd7 7a05 	vldr	s15, [r7, #20]
 8002978:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800297c:	4b1d      	ldr	r3, [pc, #116]	; (80029f4 <_ZN9LineTrace3pidEv+0x134>)
 800297e:	edd3 7a00 	vldr	s15, [r3]
 8002982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002986:	ee77 7a27 	vadd.f32	s15, s14, s15
 800298a:	edc7 7a04 	vstr	s15, [r7, #16]
	float right_ratio = normal_ratio_ - (p + d + i);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	ed93 7a08 	vldr	s14, [r3, #32]
 8002994:	edd7 6a06 	vldr	s13, [r7, #24]
 8002998:	edd7 7a05 	vldr	s15, [r7, #20]
 800299c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80029a0:	4b14      	ldr	r3, [pc, #80]	; (80029f4 <_ZN9LineTrace3pidEv+0x134>)
 80029a2:	edd3 7a00 	vldr	s15, [r3]
 80029a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029ae:	edc7 7a03 	vstr	s15, [r7, #12]

	motor_->setRatio(left_ratio, right_ratio);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681c      	ldr	r4, [r3, #0]
 80029b6:	6938      	ldr	r0, [r7, #16]
 80029b8:	f7fd fdde 	bl	8000578 <__aeabi_f2d>
 80029bc:	4605      	mov	r5, r0
 80029be:	460e      	mov	r6, r1
 80029c0:	68f8      	ldr	r0, [r7, #12]
 80029c2:	f7fd fdd9 	bl	8000578 <__aeabi_f2d>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
 80029ca:	ec43 2b11 	vmov	d1, r2, r3
 80029ce:	ec46 5b10 	vmov	d0, r5, r6
 80029d2:	4620      	mov	r0, r4
 80029d4:	f000 fa5c 	bl	8002e90 <_ZN5Motor8setRatioEdd>

	pre_diff = diff;
 80029d8:	4a05      	ldr	r2, [pc, #20]	; (80029f0 <_ZN9LineTrace3pidEv+0x130>)
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	6013      	str	r3, [r2, #0]

}
 80029de:	bf00      	nop
 80029e0:	3724      	adds	r7, #36	; 0x24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029e6:	bf00      	nop
 80029e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80029ec:	3f50624d 	.word	0x3f50624d
 80029f0:	20000204 	.word	0x20000204
 80029f4:	20000208 	.word	0x20000208

080029f8 <_ZN9LineTrace7setGainEfff>:
{

}

void LineTrace::setGain(float kp, float kd, float ki)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a04:	edc7 0a01 	vstr	s1, [r7, #4]
 8002a08:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	611a      	str	r2, [r3, #16]
	kd_ = kd;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	615a      	str	r2, [r3, #20]
	ki_ = ki;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	683a      	ldr	r2, [r7, #0]
 8002a1c:	619a      	str	r2, [r3, #24]
}
 8002a1e:	bf00      	nop
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <_ZN9LineTrace14setNormalRatioEf>:

void LineTrace::setNormalRatio(float ratio)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b083      	sub	sp, #12
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	683a      	ldr	r2, [r7, #0]
 8002a3a:	621a      	str	r2, [r3, #32]
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	683a      	ldr	r2, [r7, #0]
 8002a58:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
	...

08002a68 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]

	if(excution_flag_ == true){
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	7f1b      	ldrb	r3, [r3, #28]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d002      	beq.n	8002a7e <_ZN9LineTrace4flipEv+0x16>
		pid();
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7ff ff21 	bl	80028c0 <_ZN9LineTrace3pidEv>
		//steeringAngleTrace();
	}
	if(line_sensor_->emergencyStop() == true){
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff fe56 	bl	8002734 <_ZN10LineSensor13emergencyStopEv>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d011      	beq.n	8002ab2 <_ZN9LineTrace4flipEv+0x4a>
		motor_->setRatio(0, 0);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8002ad0 <_ZN9LineTrace4flipEv+0x68>
 8002a96:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8002ad0 <_ZN9LineTrace4flipEv+0x68>
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f000 f9f8 	bl	8002e90 <_ZN5Motor8setRatioEdd>
		led_.LR(1, -1);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	330c      	adds	r3, #12
 8002aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7ff fb48 	bl	8002140 <_ZN3LED2LREaa>
	else{
		led_.LR(0, -1);

	}

}
 8002ab0:	e007      	b.n	8002ac2 <_ZN9LineTrace4flipEv+0x5a>
		led_.LR(0, -1);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	330c      	adds	r3, #12
 8002ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8002aba:	2100      	movs	r1, #0
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff fb3f 	bl	8002140 <_ZN3LED2LREaa>
}
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	f3af 8000 	nop.w
	...

08002ad8 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	771a      	strb	r2, [r3, #28]
}
 8002ae6:	bf00      	nop
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	0000      	movs	r0, r0
 8002af4:	0000      	movs	r0, r0
	...

08002af8 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	771a      	strb	r2, [r3, #28]
	motor_->setRatio(0, 0);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	ed9f 1b05 	vldr	d1, [pc, #20]	; 8002b20 <_ZN9LineTrace4stopEv+0x28>
 8002b0e:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8002b20 <_ZN9LineTrace4stopEv+0x28>
 8002b12:	4618      	mov	r0, r3
 8002b14:	f000 f9bc 	bl	8002e90 <_ZN5Motor8setRatioEdd>
}
 8002b18:	bf00      	nop
 8002b1a:	3708      	adds	r7, #8
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
	...

08002b28 <_ZN6LoggerC1Ev>:
#include "Logger.hpp"
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_dis_(0){}
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002b36:	3330      	adds	r3, #48	; 0x30
 8002b38:	2200      	movs	r2, #0
 8002b3a:	701a      	strb	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002b42:	3332      	adds	r3, #50	; 0x32
 8002b44:	2200      	movs	r2, #0
 8002b46:	801a      	strh	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002b4e:	3334      	adds	r3, #52	; 0x34
 8002b50:	2200      	movs	r2, #0
 8002b52:	801a      	strh	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4618      	mov	r0, r3
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
	...

08002b64 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b088      	sub	sp, #32
 8002b68:	af02      	add	r7, sp, #8
 8002b6a:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	75fb      	strb	r3, [r7, #23]

	if(sd_mount() == 1){
 8002b70:	f7fe fea2 	bl	80018b8 <sd_mount>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	bf0c      	ite	eq
 8002b7a:	2301      	moveq	r3, #1
 8002b7c:	2300      	movne	r3, #0
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d005      	beq.n	8002b90 <_ZN6Logger10sdCardInitEv+0x2c>
	  printf("mount success\r\n");
 8002b84:	4816      	ldr	r0, [pc, #88]	; (8002be0 <_ZN6Logger10sdCardInitEv+0x7c>)
 8002b86:	f010 ff05 	bl	8013994 <puts>
	  ret = true;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	75fb      	strb	r3, [r7, #23]
 8002b8e:	e004      	b.n	8002b9a <_ZN6Logger10sdCardInitEv+0x36>
	}
	else{
	  printf("mount error\r\n");
 8002b90:	4814      	ldr	r0, [pc, #80]	; (8002be4 <_ZN6Logger10sdCardInitEv+0x80>)
 8002b92:	f010 feff 	bl	8013994 <puts>
	  ret = false;
 8002b96:	2300      	movs	r3, #0
 8002b98:	75fb      	strb	r3, [r7, #23]
	}

	int	data[1];
	int temp[1];

	data[0] = 100;
 8002b9a:	2364      	movs	r3, #100	; 0x64
 8002b9c:	613b      	str	r3, [r7, #16]
	sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
 8002b9e:	f107 0210 	add.w	r2, r7, #16
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	2201      	movs	r2, #1
 8002baa:	490f      	ldr	r1, [pc, #60]	; (8002be8 <_ZN6Logger10sdCardInitEv+0x84>)
 8002bac:	480f      	ldr	r0, [pc, #60]	; (8002bec <_ZN6Logger10sdCardInitEv+0x88>)
 8002bae:	f7fe fddf 	bl	8001770 <sd_write_array_int>
	sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
 8002bb2:	f107 030c 	add.w	r3, r7, #12
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	490b      	ldr	r1, [pc, #44]	; (8002be8 <_ZN6Logger10sdCardInitEv+0x84>)
 8002bba:	480c      	ldr	r0, [pc, #48]	; (8002bec <_ZN6Logger10sdCardInitEv+0x88>)
 8002bbc:	f7fe fe36 	bl	800182c <sd_read_array_int>
	sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write
 8002bc0:	f107 020c 	add.w	r2, r7, #12
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	2201      	movs	r2, #1
 8002bcc:	4908      	ldr	r1, [pc, #32]	; (8002bf0 <_ZN6Logger10sdCardInitEv+0x8c>)
 8002bce:	4807      	ldr	r0, [pc, #28]	; (8002bec <_ZN6Logger10sdCardInitEv+0x88>)
 8002bd0:	f7fe fdce 	bl	8001770 <sd_write_array_int>

	return ret;
 8002bd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	08017ad8 	.word	0x08017ad8
 8002be4:	08017ae8 	.word	0x08017ae8
 8002be8:	08017af8 	.word	0x08017af8
 8002bec:	08017b04 	.word	0x08017b04
 8002bf0:	08017b0c 	.word	0x08017b0c

08002bf4 <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c06:	3330      	adds	r3, #48	; 0x30
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d024      	beq.n	8002c58 <_ZN6Logger8storeLogEf+0x64>
		store_data_float_[log_index_tim_] = data;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c14:	3332      	adds	r3, #50	; 0x32
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	4413      	add	r3, r2
 8002c1e:	683a      	ldr	r2, [r7, #0]
 8002c20:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c28:	3332      	adds	r3, #50	; 0x32
 8002c2a:	881b      	ldrh	r3, [r3, #0]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c36:	3332      	adds	r3, #50	; 0x32
 8002c38:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c40:	3332      	adds	r3, #50	; 0x32
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	f241 3287 	movw	r2, #4999	; 0x1387
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d905      	bls.n	8002c58 <_ZN6Logger8storeLogEf+0x64>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c52:	3332      	adds	r3, #50	; 0x32
 8002c54:	2200      	movs	r2, #0
 8002c56:	801a      	strh	r2, [r3, #0]
	}
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <_ZN6Logger21storeDistanceAndThetaEdd>:
{

}

void Logger::storeDistanceAndTheta(double distance, double theta)
{
 8002c64:	b490      	push	{r4, r7}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6178      	str	r0, [r7, #20]
 8002c6c:	ed87 0b02 	vstr	d0, [r7, #8]
 8002c70:	ed87 1b00 	vstr	d1, [r7]
	if(recording_flag_ == true){
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c7a:	3330      	adds	r3, #48	; 0x30
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d037      	beq.n	8002cf2 <_ZN6Logger21storeDistanceAndThetaEdd+0x8e>
		store_distance_[log_index_dis_] = distance;
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c88:	3334      	adds	r3, #52	; 0x34
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	697a      	ldr	r2, [r7, #20]
 8002c8e:	f603 63a6 	addw	r3, r3, #3750	; 0xea6
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	441a      	add	r2, r3
 8002c96:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002c9a:	e9c2 3400 	strd	r3, r4, [r2]
		store_theta_[log_index_dis_] = theta;
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002ca4:	3334      	adds	r3, #52	; 0x34
 8002ca6:	881b      	ldrh	r3, [r3, #0]
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8002cae:	3316      	adds	r3, #22
 8002cb0:	00db      	lsls	r3, r3, #3
 8002cb2:	441a      	add	r2, r3
 8002cb4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002cb8:	e9c2 3400 	strd	r3, r4, [r2]

		log_index_dis_++;
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002cc2:	3334      	adds	r3, #52	; 0x34
 8002cc4:	881b      	ldrh	r3, [r3, #0]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002cd0:	3334      	adds	r3, #52	; 0x34
 8002cd2:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002cda:	3334      	adds	r3, #52	; 0x34
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	f241 726f 	movw	r2, #5999	; 0x176f
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d905      	bls.n	8002cf2 <_ZN6Logger21storeDistanceAndThetaEdd+0x8e>
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002cec:	3334      	adds	r3, #52	; 0x34
 8002cee:	2200      	movs	r2, #0
 8002cf0:	801a      	strh	r2, [r3, #0]
	}
}
 8002cf2:	bf00      	nop
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc90      	pop	{r4, r7}
 8002cfa:	4770      	bx	lr

08002cfc <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af02      	add	r7, sp, #8
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	9300      	str	r3, [sp, #0]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d14:	6879      	ldr	r1, [r7, #4]
 8002d16:	68b8      	ldr	r0, [r7, #8]
 8002d18:	f7fe fc1c 	bl	8001554 <sd_write_array_float>
}
 8002d1c:	bf00      	nop
 8002d1e:	3710      	adds	r7, #16
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af02      	add	r7, sp, #8
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
 8002d30:	603b      	str	r3, [r7, #0]
	sd_write_array_double(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8002d38:	3330      	adds	r3, #48	; 0x30
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	9200      	str	r2, [sp, #0]
 8002d3e:	f241 7270 	movw	r2, #6000	; 0x1770
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	68b8      	ldr	r0, [r7, #8]
 8002d46:	f7fe fc6b 	bl	8001620 <sd_write_array_double>
	sd_write_array_double(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002d50:	33b0      	adds	r3, #176	; 0xb0
 8002d52:	2200      	movs	r2, #0
 8002d54:	9200      	str	r2, [sp, #0]
 8002d56:	f241 7270 	movw	r2, #6000	; 0x1770
 8002d5a:	6839      	ldr	r1, [r7, #0]
 8002d5c:	68b8      	ldr	r0, [r7, #8]
 8002d5e:	f7fe fc5f 	bl	8001620 <sd_write_array_double>
}
 8002d62:	bf00      	nop
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <_ZN6Logger5startEv>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::start()
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002d78:	3330      	adds	r3, #48	; 0x30
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	701a      	strb	r2, [r3, #0]
}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002d98:	3330      	adds	r3, #48	; 0x30
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	801a      	strh	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	805a      	strh	r2, [r3, #2]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <_ZN5Motor4initEv>:

void Motor::init()
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002dd4:	2108      	movs	r1, #8
 8002dd6:	4805      	ldr	r0, [pc, #20]	; (8002dec <_ZN5Motor4initEv+0x20>)
 8002dd8:	f009 fa34 	bl	800c244 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002ddc:	210c      	movs	r1, #12
 8002dde:	4803      	ldr	r0, [pc, #12]	; (8002dec <_ZN5Motor4initEv+0x20>)
 8002de0:	f009 fa30 	bl	800c244 <HAL_TIM_PWM_Start>

}
 8002de4:	bf00      	nop
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	20038e9c 	.word	0x20038e9c

08002df0 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	da0d      	bge.n	8002e1e <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8002e02:	2200      	movs	r2, #0
 8002e04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e08:	481f      	ldr	r0, [pc, #124]	; (8002e88 <_ZN5Motor9motorCtrlEv+0x98>)
 8002e0a:	f005 fae9 	bl	80083e0 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	425b      	negs	r3, r3
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	81fb      	strh	r3, [r7, #14]
 8002e1c:	e00a      	b.n	8002e34 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e24:	4818      	ldr	r0, [pc, #96]	; (8002e88 <_ZN5Motor9motorCtrlEv+0x98>)
 8002e26:	f005 fadb 	bl	80083e0 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	da0d      	bge.n	8002e5a <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e44:	4810      	ldr	r0, [pc, #64]	; (8002e88 <_ZN5Motor9motorCtrlEv+0x98>)
 8002e46:	f005 facb 	bl	80083e0 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	425b      	negs	r3, r3
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	81bb      	strh	r3, [r7, #12]
 8002e58:	e00a      	b.n	8002e70 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e60:	4809      	ldr	r0, [pc, #36]	; (8002e88 <_ZN5Motor9motorCtrlEv+0x98>)
 8002e62:	f005 fabd 	bl	80083e0 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8002e70:	89fa      	ldrh	r2, [r7, #14]
 8002e72:	4b06      	ldr	r3, [pc, #24]	; (8002e8c <_ZN5Motor9motorCtrlEv+0x9c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8002e78:	89ba      	ldrh	r2, [r7, #12]
 8002e7a:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <_ZN5Motor9motorCtrlEv+0x9c>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002e80:	bf00      	nop
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40020c00 	.word	0x40020c00
 8002e8c:	20038e9c 	.word	0x20038e9c

08002e90 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8002e90:	b590      	push	{r4, r7, lr}
 8002e92:	b087      	sub	sp, #28
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6178      	str	r0, [r7, #20]
 8002e98:	ed87 0b02 	vstr	d0, [r7, #8]
 8002e9c:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	4b30      	ldr	r3, [pc, #192]	; (8002f68 <_ZN5Motor8setRatioEdd+0xd8>)
 8002ea6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002eaa:	f7fd fe4d 	bl	8000b48 <__aeabi_dcmpgt>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d005      	beq.n	8002ec0 <_ZN5Motor8setRatioEdd+0x30>
 8002eb4:	f04f 0300 	mov.w	r3, #0
 8002eb8:	4c2b      	ldr	r4, [pc, #172]	; (8002f68 <_ZN5Motor8setRatioEdd+0xd8>)
 8002eba:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8002ebe:	e00e      	b.n	8002ede <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8002ec0:	f04f 0200 	mov.w	r2, #0
 8002ec4:	4b29      	ldr	r3, [pc, #164]	; (8002f6c <_ZN5Motor8setRatioEdd+0xdc>)
 8002ec6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002eca:	f7fd fe1f 	bl	8000b0c <__aeabi_dcmplt>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d004      	beq.n	8002ede <_ZN5Motor8setRatioEdd+0x4e>
 8002ed4:	f04f 0300 	mov.w	r3, #0
 8002ed8:	4c24      	ldr	r4, [pc, #144]	; (8002f6c <_ZN5Motor8setRatioEdd+0xdc>)
 8002eda:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	4b21      	ldr	r3, [pc, #132]	; (8002f68 <_ZN5Motor8setRatioEdd+0xd8>)
 8002ee4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002ee8:	f7fd fe2e 	bl	8000b48 <__aeabi_dcmpgt>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d005      	beq.n	8002efe <_ZN5Motor8setRatioEdd+0x6e>
 8002ef2:	f04f 0300 	mov.w	r3, #0
 8002ef6:	4c1c      	ldr	r4, [pc, #112]	; (8002f68 <_ZN5Motor8setRatioEdd+0xd8>)
 8002ef8:	e9c7 3400 	strd	r3, r4, [r7]
 8002efc:	e00e      	b.n	8002f1c <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8002efe:	f04f 0200 	mov.w	r2, #0
 8002f02:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <_ZN5Motor8setRatioEdd+0xdc>)
 8002f04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f08:	f7fd fe00 	bl	8000b0c <__aeabi_dcmplt>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d004      	beq.n	8002f1c <_ZN5Motor8setRatioEdd+0x8c>
 8002f12:	f04f 0300 	mov.w	r3, #0
 8002f16:	4c15      	ldr	r4, [pc, #84]	; (8002f6c <_ZN5Motor8setRatioEdd+0xdc>)
 8002f18:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8002f1c:	f04f 0200 	mov.w	r2, #0
 8002f20:	4b13      	ldr	r3, [pc, #76]	; (8002f70 <_ZN5Motor8setRatioEdd+0xe0>)
 8002f22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f26:	f7fd fb7f 	bl	8000628 <__aeabi_dmul>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	460c      	mov	r4, r1
 8002f2e:	4618      	mov	r0, r3
 8002f30:	4621      	mov	r1, r4
 8002f32:	f7fd fe29 	bl	8000b88 <__aeabi_d2iz>
 8002f36:	4603      	mov	r3, r0
 8002f38:	b21a      	sxth	r2, r3
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8002f3e:	f04f 0200 	mov.w	r2, #0
 8002f42:	4b0b      	ldr	r3, [pc, #44]	; (8002f70 <_ZN5Motor8setRatioEdd+0xe0>)
 8002f44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f48:	f7fd fb6e 	bl	8000628 <__aeabi_dmul>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	460c      	mov	r4, r1
 8002f50:	4618      	mov	r0, r3
 8002f52:	4621      	mov	r1, r4
 8002f54:	f7fd fe18 	bl	8000b88 <__aeabi_d2iz>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	b21a      	sxth	r2, r3
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	805a      	strh	r2, [r3, #2]

}
 8002f60:	bf00      	nop
 8002f62:	371c      	adds	r7, #28
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd90      	pop	{r4, r7, pc}
 8002f68:	3ff00000 	.word	0x3ff00000
 8002f6c:	bff00000 	.word	0xbff00000
 8002f70:	409c2000 	.word	0x409c2000

08002f74 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_(0), y_(0), theta_(0)
 8002f74:	b490      	push	{r4, r7}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
 8002f80:	603b      	str	r3, [r7, #0]
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	f04f 0300 	mov.w	r3, #0
 8002f88:	f04f 0400 	mov.w	r4, #0
 8002f8c:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	f04f 0300 	mov.w	r3, #0
 8002f96:	f04f 0400 	mov.w	r4, #0
 8002f9a:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	f04f 0300 	mov.w	r3, #0
 8002fa4:	f04f 0400 	mov.w	r4, #0
 8002fa8:	e9c2 3408 	strd	r3, r4, [r2, #32]
{
	encoder_ = encoder;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	683a      	ldr	r2, [r7, #0]
 8002fbc:	609a      	str	r2, [r3, #8]
}
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bc90      	pop	{r4, r7}
 8002fc8:	4770      	bx	lr
 8002fca:	0000      	movs	r0, r0
 8002fcc:	0000      	movs	r0, r0
	...

08002fd0 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8002fd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fd4:	b086      	sub	sp, #24
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fe fe36 	bl	8001c50 <_ZN3IMU8getOmegaEv>
 8002fe4:	ed87 0b04 	vstr	d0, [r7, #16]
	float distance = encoder_->getDistance();
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7fe f9c2 	bl	8001376 <_ZN7Encoder11getDistanceEv>
 8002ff2:	ec54 3b10 	vmov	r3, r4, d0
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	4621      	mov	r1, r4
 8002ffa:	f7fd fe0d 	bl	8000c18 <__aeabi_d2f>
 8002ffe:	4603      	mov	r3, r0
 8003000:	60fb      	str	r3, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8003002:	a358      	add	r3, pc, #352	; (adr r3, 8003164 <_ZN8Odometry12calcPotitionEv+0x194>)
 8003004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003008:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800300c:	f7fd fb0c 	bl	8000628 <__aeabi_dmul>
 8003010:	4603      	mov	r3, r0
 8003012:	460c      	mov	r4, r1
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

	x_ = x_ + distance * cos(theta_ + delta_theta_ / 2);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f7fd faa9 	bl	8000578 <__aeabi_f2d>
 8003026:	4682      	mov	sl, r0
 8003028:	468b      	mov	fp, r1
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003036:	f04f 0200 	mov.w	r2, #0
 800303a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800303e:	f7fd fc1d 	bl	800087c <__aeabi_ddiv>
 8003042:	4602      	mov	r2, r0
 8003044:	460b      	mov	r3, r1
 8003046:	4640      	mov	r0, r8
 8003048:	4649      	mov	r1, r9
 800304a:	f7fd f937 	bl	80002bc <__adddf3>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	ec43 2b17 	vmov	d7, r2, r3
 8003056:	eeb0 0a47 	vmov.f32	s0, s14
 800305a:	eef0 0a67 	vmov.f32	s1, s15
 800305e:	f00e fc3b 	bl	80118d8 <cos>
 8003062:	ec53 2b10 	vmov	r2, r3, d0
 8003066:	4650      	mov	r0, sl
 8003068:	4659      	mov	r1, fp
 800306a:	f7fd fadd 	bl	8000628 <__aeabi_dmul>
 800306e:	4602      	mov	r2, r0
 8003070:	460b      	mov	r3, r1
 8003072:	4620      	mov	r0, r4
 8003074:	4629      	mov	r1, r5
 8003076:	f7fd f921 	bl	80002bc <__adddf3>
 800307a:	4603      	mov	r3, r0
 800307c:	460c      	mov	r4, r1
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = y_ + distance * sin(theta_ + delta_theta_ / 2);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f7fd fa74 	bl	8000578 <__aeabi_f2d>
 8003090:	4682      	mov	sl, r0
 8003092:	468b      	mov	fp, r1
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80030a0:	f04f 0200 	mov.w	r2, #0
 80030a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030a8:	f7fd fbe8 	bl	800087c <__aeabi_ddiv>
 80030ac:	4602      	mov	r2, r0
 80030ae:	460b      	mov	r3, r1
 80030b0:	4640      	mov	r0, r8
 80030b2:	4649      	mov	r1, r9
 80030b4:	f7fd f902 	bl	80002bc <__adddf3>
 80030b8:	4602      	mov	r2, r0
 80030ba:	460b      	mov	r3, r1
 80030bc:	ec43 2b17 	vmov	d7, r2, r3
 80030c0:	eeb0 0a47 	vmov.f32	s0, s14
 80030c4:	eef0 0a67 	vmov.f32	s1, s15
 80030c8:	f00e fc4a 	bl	8011960 <sin>
 80030cc:	ec53 2b10 	vmov	r2, r3, d0
 80030d0:	4650      	mov	r0, sl
 80030d2:	4659      	mov	r1, fp
 80030d4:	f7fd faa8 	bl	8000628 <__aeabi_dmul>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	4620      	mov	r0, r4
 80030de:	4629      	mov	r1, r5
 80030e0:	f7fd f8ec 	bl	80002bc <__adddf3>
 80030e4:	4603      	mov	r3, r0
 80030e6:	460c      	mov	r4, r1
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = theta_ + delta_theta_;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 80030fa:	461a      	mov	r2, r3
 80030fc:	4623      	mov	r3, r4
 80030fe:	f7fd f8dd 	bl	80002bc <__adddf3>
 8003102:	4603      	mov	r3, r0
 8003104:	460c      	mov	r4, r1
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	e9c2 3408 	strd	r3, r4, [r2, #32]


	monitor_x = x_;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8003112:	4618      	mov	r0, r3
 8003114:	4621      	mov	r1, r4
 8003116:	f7fd fd7f 	bl	8000c18 <__aeabi_d2f>
 800311a:	4602      	mov	r2, r0
 800311c:	4b0e      	ldr	r3, [pc, #56]	; (8003158 <_ZN8Odometry12calcPotitionEv+0x188>)
 800311e:	601a      	str	r2, [r3, #0]
	monitor_y = y_;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8003126:	4618      	mov	r0, r3
 8003128:	4621      	mov	r1, r4
 800312a:	f7fd fd75 	bl	8000c18 <__aeabi_d2f>
 800312e:	4602      	mov	r2, r0
 8003130:	4b0a      	ldr	r3, [pc, #40]	; (800315c <_ZN8Odometry12calcPotitionEv+0x18c>)
 8003132:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 800313a:	4618      	mov	r0, r3
 800313c:	4621      	mov	r1, r4
 800313e:	f7fd fd6b 	bl	8000c18 <__aeabi_d2f>
 8003142:	4602      	mov	r2, r0
 8003144:	4b06      	ldr	r3, [pc, #24]	; (8003160 <_ZN8Odometry12calcPotitionEv+0x190>)
 8003146:	601a      	str	r2, [r3, #0]


}
 8003148:	bf00      	nop
 800314a:	3718      	adds	r7, #24
 800314c:	46bd      	mov	sp, r7
 800314e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003152:	bf00      	nop
 8003154:	f3af 8000 	nop.w
 8003158:	2000020c 	.word	0x2000020c
 800315c:	20000210 	.word	0x20000210
 8003160:	20000214 	.word	0x20000214
 8003164:	d2f1a9fc 	.word	0xd2f1a9fc
 8003168:	3f50624d 	.word	0x3f50624d

0800316c <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
	calcPotition();
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f7ff ff2b 	bl	8002fd0 <_ZN8Odometry12calcPotitionEv>
}
 800317a:	bf00      	nop
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <_ZN8Odometry4getXEv>:

double Odometry::getX()
{
 8003182:	b490      	push	{r4, r7}
 8003184:	b082      	sub	sp, #8
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
	return x_;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8003190:	ec44 3b17 	vmov	d7, r3, r4
}
 8003194:	eeb0 0a47 	vmov.f32	s0, s14
 8003198:	eef0 0a67 	vmov.f32	s1, s15
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bc90      	pop	{r4, r7}
 80031a2:	4770      	bx	lr

080031a4 <_ZN8Odometry4getYEv>:

double Odometry::getY()
{
 80031a4:	b490      	push	{r4, r7}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
	return y_;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 80031b2:	ec44 3b17 	vmov	d7, r3, r4
}
 80031b6:	eeb0 0a47 	vmov.f32	s0, s14
 80031ba:	eef0 0a67 	vmov.f32	s1, s15
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bc90      	pop	{r4, r7}
 80031c4:	4770      	bx	lr

080031c6 <_ZN8Odometry8getThetaEv>:

double Odometry::getTheta()
{
 80031c6:	b490      	push	{r4, r7}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
	return theta_;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80031d4:	ec44 3b17 	vmov	d7, r3, r4
}
 80031d8:	eeb0 0a47 	vmov.f32	s0, s14
 80031dc:	eef0 0a67 	vmov.f32	s1, s15
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bc90      	pop	{r4, r7}
 80031e6:	4770      	bx	lr

080031e8 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 80031e8:	b490      	push	{r4, r7}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
	x_ = 0;
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	f04f 0300 	mov.w	r3, #0
 80031f6:	f04f 0400 	mov.w	r4, #0
 80031fa:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = 0;
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	f04f 0300 	mov.w	r3, #0
 8003204:	f04f 0400 	mov.w	r4, #0
 8003208:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = 0;
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	f04f 0300 	mov.w	r3, #0
 8003212:	f04f 0400 	mov.w	r4, #0
 8003216:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 800321a:	bf00      	nop
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bc90      	pop	{r4, r7}
 8003222:	4770      	bx	lr

08003224 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8003224:	b490      	push	{r4, r7}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	f04f 0300 	mov.w	r3, #0
 8003238:	f04f 0400 	mov.w	r4, #0
 800323c:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	f04f 0300 	mov.w	r3, #0
 8003246:	f04f 0400 	mov.w	r4, #0
 800324a:	e9c2 3404 	strd	r3, r4, [r2, #16]
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	f04f 0300 	mov.w	r3, #0
 8003254:	f04f 0400 	mov.w	r4, #0
 8003258:	e9c2 3406 	strd	r3, r4, [r2, #24]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003262:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8003266:	2200      	movs	r2, #0
 8003268:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 800326a:	4a29      	ldr	r2, [pc, #164]	; (8003310 <_ZN13PathFollowingC1Ev+0xec>)
 800326c:	f04f 0300 	mov.w	r3, #0
 8003270:	f04f 0400 	mov.w	r4, #0
 8003274:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8003278:	4a25      	ldr	r2, [pc, #148]	; (8003310 <_ZN13PathFollowingC1Ev+0xec>)
 800327a:	f04f 0300 	mov.w	r3, #0
 800327e:	f04f 0400 	mov.w	r4, #0
 8003282:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8003286:	4a22      	ldr	r2, [pc, #136]	; (8003310 <_ZN13PathFollowingC1Ev+0xec>)
 8003288:	f04f 0300 	mov.w	r3, #0
 800328c:	f04f 0400 	mov.w	r4, #0
 8003290:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8003294:	4a1f      	ldr	r2, [pc, #124]	; (8003314 <_ZN13PathFollowingC1Ev+0xf0>)
 8003296:	f04f 0300 	mov.w	r3, #0
 800329a:	f04f 0400 	mov.w	r4, #0
 800329e:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 80032a2:	4a1c      	ldr	r2, [pc, #112]	; (8003314 <_ZN13PathFollowingC1Ev+0xf0>)
 80032a4:	f04f 0300 	mov.w	r3, #0
 80032a8:	f04f 0400 	mov.w	r4, #0
 80032ac:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 80032b0:	4a18      	ldr	r2, [pc, #96]	; (8003314 <_ZN13PathFollowingC1Ev+0xf0>)
 80032b2:	f04f 0300 	mov.w	r3, #0
 80032b6:	f04f 0400 	mov.w	r4, #0
 80032ba:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 80032be:	4a15      	ldr	r2, [pc, #84]	; (8003314 <_ZN13PathFollowingC1Ev+0xf0>)
 80032c0:	f04f 0300 	mov.w	r3, #0
 80032c4:	f04f 0400 	mov.w	r4, #0
 80032c8:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 80032cc:	4a11      	ldr	r2, [pc, #68]	; (8003314 <_ZN13PathFollowingC1Ev+0xf0>)
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	f04f 0400 	mov.w	r4, #0
 80032d6:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 80032da:	4a0e      	ldr	r2, [pc, #56]	; (8003314 <_ZN13PathFollowingC1Ev+0xf0>)
 80032dc:	f04f 0300 	mov.w	r3, #0
 80032e0:	f04f 0400 	mov.w	r4, #0
 80032e4:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 80032e8:	4a0b      	ldr	r2, [pc, #44]	; (8003318 <_ZN13PathFollowingC1Ev+0xf4>)
 80032ea:	f04f 0300 	mov.w	r3, #0
 80032ee:	f04f 0400 	mov.w	r4, #0
 80032f2:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 80032f6:	4a08      	ldr	r2, [pc, #32]	; (8003318 <_ZN13PathFollowingC1Ev+0xf4>)
 80032f8:	f04f 0300 	mov.w	r3, #0
 80032fc:	f04f 0400 	mov.w	r4, #0
 8003300:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4618      	mov	r0, r3
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bc90      	pop	{r4, r7}
 800330e:	4770      	bx	lr
 8003310:	200393a0 	.word	0x200393a0
 8003314:	20039330 	.word	0x20039330
 8003318:	20039390 	.word	0x20039390

0800331c <_ZN13PathFollowing6isNearEddd>:
	y = y + distance * sin(theta);

}

bool PathFollowing::isNear(const double src_data, const double target_data, const double margin)
{
 800331c:	b590      	push	{r4, r7, lr}
 800331e:	b089      	sub	sp, #36	; 0x24
 8003320:	af00      	add	r7, sp, #0
 8003322:	61f8      	str	r0, [r7, #28]
 8003324:	ed87 0b04 	vstr	d0, [r7, #16]
 8003328:	ed87 1b02 	vstr	d1, [r7, #8]
 800332c:	ed87 2b00 	vstr	d2, [r7]

	if(target_data - margin < src_data && src_data < target_data + margin){
 8003330:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003334:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003338:	f7fc ffbe 	bl	80002b8 <__aeabi_dsub>
 800333c:	4603      	mov	r3, r0
 800333e:	460c      	mov	r4, r1
 8003340:	461a      	mov	r2, r3
 8003342:	4623      	mov	r3, r4
 8003344:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003348:	f7fd fbfe 	bl	8000b48 <__aeabi_dcmpgt>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d012      	beq.n	8003378 <_ZN13PathFollowing6isNearEddd+0x5c>
 8003352:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003356:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800335a:	f7fc ffaf 	bl	80002bc <__adddf3>
 800335e:	4603      	mov	r3, r0
 8003360:	460c      	mov	r4, r1
 8003362:	461a      	mov	r2, r3
 8003364:	4623      	mov	r3, r4
 8003366:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800336a:	f7fd fbcf 	bl	8000b0c <__aeabi_dcmplt>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d001      	beq.n	8003378 <_ZN13PathFollowing6isNearEddd+0x5c>
		return true;
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <_ZN13PathFollowing6isNearEddd+0x5e>
	}
	else{
		return false;
 8003378:	2300      	movs	r3, #0
	}

}
 800337a:	4618      	mov	r0, r3
 800337c:	3724      	adds	r7, #36	; 0x24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd90      	pop	{r4, r7, pc}
	...

08003384 <_ZN13PathFollowing4initEv>:

void PathFollowing::init()
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b088      	sub	sp, #32
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 800338c:	f001 ff5a 	bl	8005244 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("Params", "kx.txt", 1, &temp_kx);
 8003390:	f107 0318 	add.w	r3, r7, #24
 8003394:	2201      	movs	r2, #1
 8003396:	4915      	ldr	r1, [pc, #84]	; (80033ec <_ZN13PathFollowing4initEv+0x68>)
 8003398:	4815      	ldr	r0, [pc, #84]	; (80033f0 <_ZN13PathFollowing4initEv+0x6c>)
 800339a:	f7fe f9a3 	bl	80016e4 <sd_read_array_double>
	sd_read_array_double("Params", "ky.txt", 1, &temp_ky);
 800339e:	f107 0310 	add.w	r3, r7, #16
 80033a2:	2201      	movs	r2, #1
 80033a4:	4913      	ldr	r1, [pc, #76]	; (80033f4 <_ZN13PathFollowing4initEv+0x70>)
 80033a6:	4812      	ldr	r0, [pc, #72]	; (80033f0 <_ZN13PathFollowing4initEv+0x6c>)
 80033a8:	f7fe f99c 	bl	80016e4 <sd_read_array_double>
	sd_read_array_double("Params", "kt.txt", 1, &temp_kt);
 80033ac:	f107 0308 	add.w	r3, r7, #8
 80033b0:	2201      	movs	r2, #1
 80033b2:	4911      	ldr	r1, [pc, #68]	; (80033f8 <_ZN13PathFollowing4initEv+0x74>)
 80033b4:	480e      	ldr	r0, [pc, #56]	; (80033f0 <_ZN13PathFollowing4initEv+0x6c>)
 80033b6:	f7fe f995 	bl	80016e4 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 80033ba:	ed97 7b06 	vldr	d7, [r7, #24]
 80033be:	ed97 6b04 	vldr	d6, [r7, #16]
 80033c2:	ed97 5b02 	vldr	d5, [r7, #8]
 80033c6:	eeb0 2a45 	vmov.f32	s4, s10
 80033ca:	eef0 2a65 	vmov.f32	s5, s11
 80033ce:	eeb0 1a46 	vmov.f32	s2, s12
 80033d2:	eef0 1a66 	vmov.f32	s3, s13
 80033d6:	eeb0 0a47 	vmov.f32	s0, s14
 80033da:	eef0 0a67 	vmov.f32	s1, s15
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 f80c 	bl	80033fc <_ZN13PathFollowing7setGainEddd>
}
 80033e4:	bf00      	nop
 80033e6:	3720      	adds	r7, #32
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	08017b18 	.word	0x08017b18
 80033f0:	08017b20 	.word	0x08017b20
 80033f4:	08017b28 	.word	0x08017b28
 80033f8:	08017b30 	.word	0x08017b30

080033fc <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 80033fc:	b490      	push	{r4, r7}
 80033fe:	b088      	sub	sp, #32
 8003400:	af00      	add	r7, sp, #0
 8003402:	61f8      	str	r0, [r7, #28]
 8003404:	ed87 0b04 	vstr	d0, [r7, #16]
 8003408:	ed87 1b02 	vstr	d1, [r7, #8]
 800340c:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8003410:	4a09      	ldr	r2, [pc, #36]	; (8003438 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003412:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003416:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 800341a:	4a07      	ldr	r2, [pc, #28]	; (8003438 <_ZN13PathFollowing7setGainEddd+0x3c>)
 800341c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003420:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8003424:	4a04      	ldr	r2, [pc, #16]	; (8003438 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003426:	e9d7 3400 	ldrd	r3, r4, [r7]
 800342a:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 800342e:	bf00      	nop
 8003430:	3720      	adds	r7, #32
 8003432:	46bd      	mov	sp, r7
 8003434:	bc90      	pop	{r4, r7}
 8003436:	4770      	bx	lr
 8003438:	200393a0 	.word	0x200393a0

0800343c <_ZN13PathFollowing8getKxValEv>:

double PathFollowing::getKxVal()
{
 800343c:	b490      	push	{r4, r7}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
	return rtParam.kx;
 8003444:	4b06      	ldr	r3, [pc, #24]	; (8003460 <_ZN13PathFollowing8getKxValEv+0x24>)
 8003446:	e9d3 3400 	ldrd	r3, r4, [r3]
 800344a:	ec44 3b17 	vmov	d7, r3, r4
}
 800344e:	eeb0 0a47 	vmov.f32	s0, s14
 8003452:	eef0 0a67 	vmov.f32	s1, s15
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bc90      	pop	{r4, r7}
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	200393a0 	.word	0x200393a0

08003464 <_ZN13PathFollowing8getKyValEv>:

double PathFollowing::getKyVal()
{
 8003464:	b490      	push	{r4, r7}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
	return rtParam.ky;
 800346c:	4b06      	ldr	r3, [pc, #24]	; (8003488 <_ZN13PathFollowing8getKyValEv+0x24>)
 800346e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8003472:	ec44 3b17 	vmov	d7, r3, r4
}
 8003476:	eeb0 0a47 	vmov.f32	s0, s14
 800347a:	eef0 0a67 	vmov.f32	s1, s15
 800347e:	3708      	adds	r7, #8
 8003480:	46bd      	mov	sp, r7
 8003482:	bc90      	pop	{r4, r7}
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	200393a0 	.word	0x200393a0

0800348c <_ZN13PathFollowing8getKtValEv>:

double PathFollowing::getKtVal()
{
 800348c:	b490      	push	{r4, r7}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
	return rtParam.kt;
 8003494:	4b06      	ldr	r3, [pc, #24]	; (80034b0 <_ZN13PathFollowing8getKtValEv+0x24>)
 8003496:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800349a:	ec44 3b17 	vmov	d7, r3, r4
}
 800349e:	eeb0 0a47 	vmov.f32	s0, s14
 80034a2:	eef0 0a67 	vmov.f32	s1, s15
 80034a6:	3708      	adds	r7, #8
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bc90      	pop	{r4, r7}
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	200393a0 	.word	0x200393a0

080034b4 <_ZN13PathFollowing18setTargetPathMultiEv>:
	rtU.target_y = y;
	rtU.th = th;
}

void PathFollowing::setTargetPathMulti()
{
 80034b4:	b590      	push	{r4, r7, lr}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
	sd_read_array_double("Pos", "D_TH_S.txt", LOG_DATA_SIZE_DIS, log_delta_thetas_);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 80034c2:	33a0      	adds	r3, #160	; 0xa0
 80034c4:	f241 7270 	movw	r2, #6000	; 0x1770
 80034c8:	490f      	ldr	r1, [pc, #60]	; (8003508 <_ZN13PathFollowing18setTargetPathMultiEv+0x54>)
 80034ca:	4810      	ldr	r0, [pc, #64]	; (800350c <_ZN13PathFollowing18setTargetPathMultiEv+0x58>)
 80034cc:	f7fe f90a 	bl	80016e4 <sd_read_array_double>
	sd_read_array_double("Pos", "D_DIS_S.txt", LOG_DATA_SIZE_DIS, log_distances_);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	3320      	adds	r3, #32
 80034d4:	f241 7270 	movw	r2, #6000	; 0x1770
 80034d8:	490d      	ldr	r1, [pc, #52]	; (8003510 <_ZN13PathFollowing18setTargetPathMultiEv+0x5c>)
 80034da:	480c      	ldr	r0, [pc, #48]	; (800350c <_ZN13PathFollowing18setTargetPathMultiEv+0x58>)
 80034dc:	f7fe f902 	bl	80016e4 <sd_read_array_double>

	mon_log_dis = log_distances_[1];
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 80034e6:	4a0b      	ldr	r2, [pc, #44]	; (8003514 <_ZN13PathFollowing18setTargetPathMultiEv+0x60>)
 80034e8:	e9c2 3400 	strd	r3, r4, [r2]
	mon_log_th = log_delta_thetas_[1];
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 80034f2:	33a8      	adds	r3, #168	; 0xa8
 80034f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80034f8:	4a07      	ldr	r2, [pc, #28]	; (8003518 <_ZN13PathFollowing18setTargetPathMultiEv+0x64>)
 80034fa:	e9c2 3400 	strd	r3, r4, [r2]
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	bd90      	pop	{r4, r7, pc}
 8003506:	bf00      	nop
 8003508:	08017b38 	.word	0x08017b38
 800350c:	08017b44 	.word	0x08017b44
 8003510:	08017b48 	.word	0x08017b48
 8003514:	20000238 	.word	0x20000238
 8003518:	20000240 	.word	0x20000240
 800351c:	00000000 	.word	0x00000000

08003520 <_ZN13PathFollowing12targetUpdateEv>:

void PathFollowing::targetUpdate()
{
 8003520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
	if(execute_flag_ == true){
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 8110 	beq.w	8003754 <_ZN13PathFollowing12targetUpdateEv+0x234>
		//if(isNear(rtU.x, x_tar_, 10) == true && isNear(rtU.y, y_tar_, 30) == true && isNear(rtU.th_cur, th_tar_, 1.100) == true){
		if(isNear(rtU.x, x_tar_, 10) == true && isNear(rtU.y, y_tar_, 10) == true && isNear(rtU.th_cur, th_tar_, 3) == true){
 8003534:	4b9c      	ldr	r3, [pc, #624]	; (80037a8 <_ZN13PathFollowing12targetUpdateEv+0x288>)
 8003536:	ed93 7b06 	vldr	d7, [r3, #24]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	ed93 6b02 	vldr	d6, [r3, #8]
 8003540:	ed9f 2b95 	vldr	d2, [pc, #596]	; 8003798 <_ZN13PathFollowing12targetUpdateEv+0x278>
 8003544:	eeb0 1a46 	vmov.f32	s2, s12
 8003548:	eef0 1a66 	vmov.f32	s3, s13
 800354c:	eeb0 0a47 	vmov.f32	s0, s14
 8003550:	eef0 0a67 	vmov.f32	s1, s15
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f7ff fee1 	bl	800331c <_ZN13PathFollowing6isNearEddd>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d02d      	beq.n	80035bc <_ZN13PathFollowing12targetUpdateEv+0x9c>
 8003560:	4b91      	ldr	r3, [pc, #580]	; (80037a8 <_ZN13PathFollowing12targetUpdateEv+0x288>)
 8003562:	ed93 7b08 	vldr	d7, [r3, #32]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	ed93 6b04 	vldr	d6, [r3, #16]
 800356c:	ed9f 2b8a 	vldr	d2, [pc, #552]	; 8003798 <_ZN13PathFollowing12targetUpdateEv+0x278>
 8003570:	eeb0 1a46 	vmov.f32	s2, s12
 8003574:	eef0 1a66 	vmov.f32	s3, s13
 8003578:	eeb0 0a47 	vmov.f32	s0, s14
 800357c:	eef0 0a67 	vmov.f32	s1, s15
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f7ff fecb 	bl	800331c <_ZN13PathFollowing6isNearEddd>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d017      	beq.n	80035bc <_ZN13PathFollowing12targetUpdateEv+0x9c>
 800358c:	4b86      	ldr	r3, [pc, #536]	; (80037a8 <_ZN13PathFollowing12targetUpdateEv+0x288>)
 800358e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	ed93 6b06 	vldr	d6, [r3, #24]
 8003598:	ed9f 2b81 	vldr	d2, [pc, #516]	; 80037a0 <_ZN13PathFollowing12targetUpdateEv+0x280>
 800359c:	eeb0 1a46 	vmov.f32	s2, s12
 80035a0:	eef0 1a66 	vmov.f32	s3, s13
 80035a4:	eeb0 0a47 	vmov.f32	s0, s14
 80035a8:	eef0 0a67 	vmov.f32	s1, s15
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7ff feb5 	bl	800331c <_ZN13PathFollowing6isNearEddd>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <_ZN13PathFollowing12targetUpdateEv+0x9c>
 80035b8:	2301      	movs	r3, #1
 80035ba:	e000      	b.n	80035be <_ZN13PathFollowing12targetUpdateEv+0x9e>
 80035bc:	2300      	movs	r3, #0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	f000 80b6 	beq.w	8003730 <_ZN13PathFollowing12targetUpdateEv+0x210>
			ref_num++;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80035ca:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	3301      	adds	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80035da:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80035de:	801a      	strh	r2, [r3, #0]
			x_tar_ = x_tar_ + log_distances_[ref_num] * cos(th_tar_ + log_delta_thetas_[ref_num] / 2);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80035ec:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	3304      	adds	r3, #4
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	4413      	add	r3, r2
 80035fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	e9d3 ab06 	ldrd	sl, fp, [r3, #24]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800360a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800360e:	881b      	ldrh	r3, [r3, #0]
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 8003616:	3314      	adds	r3, #20
 8003618:	00db      	lsls	r3, r3, #3
 800361a:	4413      	add	r3, r2
 800361c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003620:	f04f 0200 	mov.w	r2, #0
 8003624:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003628:	f7fd f928 	bl	800087c <__aeabi_ddiv>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	4650      	mov	r0, sl
 8003632:	4659      	mov	r1, fp
 8003634:	f7fc fe42 	bl	80002bc <__adddf3>
 8003638:	4602      	mov	r2, r0
 800363a:	460b      	mov	r3, r1
 800363c:	ec43 2b17 	vmov	d7, r2, r3
 8003640:	eeb0 0a47 	vmov.f32	s0, s14
 8003644:	eef0 0a67 	vmov.f32	s1, s15
 8003648:	f00e f946 	bl	80118d8 <cos>
 800364c:	ec53 2b10 	vmov	r2, r3, d0
 8003650:	4640      	mov	r0, r8
 8003652:	4649      	mov	r1, r9
 8003654:	f7fc ffe8 	bl	8000628 <__aeabi_dmul>
 8003658:	4602      	mov	r2, r0
 800365a:	460b      	mov	r3, r1
 800365c:	4620      	mov	r0, r4
 800365e:	4629      	mov	r1, r5
 8003660:	f7fc fe2c 	bl	80002bc <__adddf3>
 8003664:	4603      	mov	r3, r0
 8003666:	460c      	mov	r4, r1
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	e9c2 3402 	strd	r3, r4, [r2, #8]
			y_tar_ = y_tar_ + log_distances_[ref_num] * sin(th_tar_ + log_delta_thetas_[ref_num] / 2);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800367a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800367e:	881b      	ldrh	r3, [r3, #0]
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	3304      	adds	r3, #4
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	4413      	add	r3, r2
 8003688:	e9d3 8900 	ldrd	r8, r9, [r3]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	e9d3 ab06 	ldrd	sl, fp, [r3, #24]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003698:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800369c:	881b      	ldrh	r3, [r3, #0]
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 80036a4:	3314      	adds	r3, #20
 80036a6:	00db      	lsls	r3, r3, #3
 80036a8:	4413      	add	r3, r2
 80036aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036ae:	f04f 0200 	mov.w	r2, #0
 80036b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80036b6:	f7fd f8e1 	bl	800087c <__aeabi_ddiv>
 80036ba:	4602      	mov	r2, r0
 80036bc:	460b      	mov	r3, r1
 80036be:	4650      	mov	r0, sl
 80036c0:	4659      	mov	r1, fp
 80036c2:	f7fc fdfb 	bl	80002bc <__adddf3>
 80036c6:	4602      	mov	r2, r0
 80036c8:	460b      	mov	r3, r1
 80036ca:	ec43 2b17 	vmov	d7, r2, r3
 80036ce:	eeb0 0a47 	vmov.f32	s0, s14
 80036d2:	eef0 0a67 	vmov.f32	s1, s15
 80036d6:	f00e f943 	bl	8011960 <sin>
 80036da:	ec53 2b10 	vmov	r2, r3, d0
 80036de:	4640      	mov	r0, r8
 80036e0:	4649      	mov	r1, r9
 80036e2:	f7fc ffa1 	bl	8000628 <__aeabi_dmul>
 80036e6:	4602      	mov	r2, r0
 80036e8:	460b      	mov	r3, r1
 80036ea:	4620      	mov	r0, r4
 80036ec:	4629      	mov	r1, r5
 80036ee:	f7fc fde5 	bl	80002bc <__adddf3>
 80036f2:	4603      	mov	r3, r0
 80036f4:	460c      	mov	r4, r1
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	e9c2 3404 	strd	r3, r4, [r2, #16]
			th_tar_ = th_tar_ + log_delta_thetas_[ref_num];
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003708:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800370c:	881b      	ldrh	r3, [r3, #0]
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 8003714:	3314      	adds	r3, #20
 8003716:	00db      	lsls	r3, r3, #3
 8003718:	4413      	add	r3, r2
 800371a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800371e:	461a      	mov	r2, r3
 8003720:	4623      	mov	r3, r4
 8003722:	f7fc fdcb 	bl	80002bc <__adddf3>
 8003726:	4603      	mov	r3, r0
 8003728:	460c      	mov	r4, r1
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	e9c2 3406 	strd	r3, r4, [r2, #24]
		}
		if(ref_num >= LOG_DATA_SIZE_DIS) ref_num = LOG_DATA_SIZE_DIS;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003736:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800373a:	881b      	ldrh	r3, [r3, #0]
 800373c:	f241 726f 	movw	r2, #5999	; 0x176f
 8003740:	4293      	cmp	r3, r2
 8003742:	d907      	bls.n	8003754 <_ZN13PathFollowing12targetUpdateEv+0x234>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800374a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800374e:	f241 7270 	movw	r2, #6000	; 0x1770
 8003752:	801a      	strh	r2, [r3, #0]

	}

	mon_ref_num = ref_num;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800375a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800375e:	881a      	ldrh	r2, [r3, #0]
 8003760:	4b12      	ldr	r3, [pc, #72]	; (80037ac <_ZN13PathFollowing12targetUpdateEv+0x28c>)
 8003762:	801a      	strh	r2, [r3, #0]
	mon_x = x_tar_;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800376a:	4a11      	ldr	r2, [pc, #68]	; (80037b0 <_ZN13PathFollowing12targetUpdateEv+0x290>)
 800376c:	e9c2 3400 	strd	r3, r4, [r2]
	mon_y = y_tar_;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8003776:	4a0f      	ldr	r2, [pc, #60]	; (80037b4 <_ZN13PathFollowing12targetUpdateEv+0x294>)
 8003778:	e9c2 3400 	strd	r3, r4, [r2]
	mon_th = th_tar_;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8003782:	4a0d      	ldr	r2, [pc, #52]	; (80037b8 <_ZN13PathFollowing12targetUpdateEv+0x298>)
 8003784:	e9c2 3400 	strd	r3, r4, [r2]

}
 8003788:	bf00      	nop
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003792:	bf00      	nop
 8003794:	f3af 8000 	nop.w
 8003798:	00000000 	.word	0x00000000
 800379c:	40240000 	.word	0x40240000
 80037a0:	00000000 	.word	0x00000000
 80037a4:	40080000 	.word	0x40080000
 80037a8:	20039330 	.word	0x20039330
 80037ac:	20000218 	.word	0x20000218
 80037b0:	20000220 	.word	0x20000220
 80037b4:	20000228 	.word	0x20000228
 80037b8:	20000230 	.word	0x20000230

080037bc <_ZN13PathFollowing14setCurrentPathEddd>:


void PathFollowing::setCurrentPath(double x, double y, double th)
{
 80037bc:	b490      	push	{r4, r7}
 80037be:	b088      	sub	sp, #32
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	61f8      	str	r0, [r7, #28]
 80037c4:	ed87 0b04 	vstr	d0, [r7, #16]
 80037c8:	ed87 1b02 	vstr	d1, [r7, #8]
 80037cc:	ed87 2b00 	vstr	d2, [r7]
	rtU.x= x;
 80037d0:	4a09      	ldr	r2, [pc, #36]	; (80037f8 <_ZN13PathFollowing14setCurrentPathEddd+0x3c>)
 80037d2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80037d6:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = y;
 80037da:	4a07      	ldr	r2, [pc, #28]	; (80037f8 <_ZN13PathFollowing14setCurrentPathEddd+0x3c>)
 80037dc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80037e0:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = th;
 80037e4:	4a04      	ldr	r2, [pc, #16]	; (80037f8 <_ZN13PathFollowing14setCurrentPathEddd+0x3c>)
 80037e6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80037ea:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
}
 80037ee:	bf00      	nop
 80037f0:	3720      	adds	r7, #32
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc90      	pop	{r4, r7}
 80037f6:	4770      	bx	lr
 80037f8:	20039330 	.word	0x20039330

080037fc <_ZN13PathFollowing18getTargetVelocitysERdS0_>:

void PathFollowing::getTargetVelocitys(double &v, double &omega)
{
 80037fc:	b490      	push	{r4, r7}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
	v = rtY.V_tar;
 8003808:	4b08      	ldr	r3, [pc, #32]	; (800382c <_ZN13PathFollowing18getTargetVelocitysERdS0_+0x30>)
 800380a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	e9c2 3400 	strd	r3, r4, [r2]
	omega = rtY.tar;
 8003814:	4b05      	ldr	r3, [pc, #20]	; (800382c <_ZN13PathFollowing18getTargetVelocitysERdS0_+0x30>)
 8003816:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	e9c2 3400 	strd	r3, r4, [r2]

}
 8003820:	bf00      	nop
 8003822:	3710      	adds	r7, #16
 8003824:	46bd      	mov	sp, r7
 8003826:	bc90      	pop	{r4, r7}
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	20039390 	.word	0x20039390

08003830 <_ZN13PathFollowing4flipEv>:
void PathFollowing::flip()
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
	if(execute_flag_ == true){
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <_ZN13PathFollowing4flipEv+0x14>
		path_following_step();
 8003840:	f001 fbf8 	bl	8005034 <path_following_step>
	}
}
 8003844:	bf00      	nop
 8003846:	3708      	adds	r7, #8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <_ZN13PathFollowing5startEv>:

void PathFollowing::start()
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
	execute_flag_ = true;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	701a      	strb	r2, [r3, #0]
}
 800385a:	bf00      	nop
 800385c:	370c      	adds	r7, #12
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <_ZN13PathFollowing4stopEv>:

void PathFollowing::stop()
{
 8003866:	b490      	push	{r4, r7}
 8003868:	b082      	sub	sp, #8
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
	execute_flag_ = false;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	701a      	strb	r2, [r3, #0]
	ref_num = 0;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800387a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800387e:	2200      	movs	r2, #0
 8003880:	801a      	strh	r2, [r3, #0]
	x_tar_ = 0;
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	f04f 0300 	mov.w	r3, #0
 8003888:	f04f 0400 	mov.w	r4, #0
 800388c:	e9c2 3402 	strd	r3, r4, [r2, #8]
	y_tar_ = 0;
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	f04f 0300 	mov.w	r3, #0
 8003896:	f04f 0400 	mov.w	r4, #0
 800389a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	th_tar_ = 0;
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	f04f 0300 	mov.w	r3, #0
 80038a4:	f04f 0400 	mov.w	r4, #0
 80038a8:	e9c2 3406 	strd	r3, r4, [r2, #24]
}
 80038ac:	bf00      	nop
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bc90      	pop	{r4, r7}
 80038b4:	4770      	bx	lr

080038b6 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b082      	sub	sp, #8
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 80038be:	2088      	movs	r0, #136	; 0x88
 80038c0:	f7fe fb03 	bl	8001eca <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 80038c4:	2080      	movs	r0, #128	; 0x80
 80038c6:	f7fe fb00 	bl	8001eca <INA260_init>
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	0000      	movs	r0, r0
 80038d4:	0000      	movs	r0, r0
	...

080038d8 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 80038d8:	b590      	push	{r4, r7, lr}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 80038e0:	2188      	movs	r1, #136	; 0x88
 80038e2:	2002      	movs	r0, #2
 80038e4:	f7fe fa8e 	bl	8001e04 <INA260_read>
 80038e8:	4603      	mov	r3, r0
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fc fe32 	bl	8000554 <__aeabi_i2d>
 80038f0:	a30c      	add	r3, pc, #48	; (adr r3, 8003924 <_ZN11PowerSensor12updateValuesEv+0x4c>)
 80038f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f6:	f7fc fe97 	bl	8000628 <__aeabi_dmul>
 80038fa:	4603      	mov	r3, r0
 80038fc:	460c      	mov	r4, r1
 80038fe:	4618      	mov	r0, r3
 8003900:	4621      	mov	r1, r4
 8003902:	f7fd f989 	bl	8000c18 <__aeabi_d2f>
 8003906:	4602      	mov	r2, r0
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	4a03      	ldr	r2, [pc, #12]	; (8003920 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8003912:	6013      	str	r3, [r2, #0]
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	bd90      	pop	{r4, r7, pc}
 800391c:	f3af 8000 	nop.w
 8003920:	20000248 	.word	0x20000248
 8003924:	47ae147b 	.word	0x47ae147b
 8003928:	3f547ae1 	.word	0x3f547ae1
 800392c:	00000000 	.word	0x00000000

08003930 <_ZN11PowerSensor12butteryCheckEv>:
	return buttery_voltage_;

}

bool PowerSensor::butteryCheck()
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	bool ret = false;
 8003938:	2300      	movs	r3, #0
 800393a:	73fb      	strb	r3, [r7, #15]

	if(buttery_voltage_ < LOW_VOLTAGE_THRESHOLD) cnt++;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	4618      	mov	r0, r3
 8003942:	f7fc fe19 	bl	8000578 <__aeabi_f2d>
 8003946:	a311      	add	r3, pc, #68	; (adr r3, 800398c <_ZN11PowerSensor12butteryCheckEv+0x5c>)
 8003948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394c:	f7fd f8de 	bl	8000b0c <__aeabi_dcmplt>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d006      	beq.n	8003964 <_ZN11PowerSensor12butteryCheckEv+0x34>
 8003956:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003958:	881b      	ldrh	r3, [r3, #0]
 800395a:	3301      	adds	r3, #1
 800395c:	b29a      	uxth	r2, r3
 800395e:	4b0a      	ldr	r3, [pc, #40]	; (8003988 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003960:	801a      	strh	r2, [r3, #0]
 8003962:	e002      	b.n	800396a <_ZN11PowerSensor12butteryCheckEv+0x3a>
	else cnt = 0;
 8003964:	4b08      	ldr	r3, [pc, #32]	; (8003988 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003966:	2200      	movs	r2, #0
 8003968:	801a      	strh	r2, [r3, #0]

	if(cnt >= 1) {
 800396a:	4b07      	ldr	r3, [pc, #28]	; (8003988 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 800396c:	881b      	ldrh	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d004      	beq.n	800397c <_ZN11PowerSensor12butteryCheckEv+0x4c>
		ret = true;
 8003972:	2301      	movs	r3, #1
 8003974:	73fb      	strb	r3, [r7, #15]
		cnt = 1;
 8003976:	4b04      	ldr	r3, [pc, #16]	; (8003988 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003978:	2201      	movs	r2, #1
 800397a:	801a      	strh	r2, [r3, #0]
	}

	return ret;
 800397c:	7bfb      	ldrb	r3, [r7, #15]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	2000024c 	.word	0x2000024c
 800398c:	9999999a 	.word	0x9999999a
 8003990:	401d9999 	.word	0x401d9999

08003994 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 800399c:	2300      	movs	r3, #0
 800399e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 80039a0:	2102      	movs	r1, #2
 80039a2:	4822      	ldr	r0, [pc, #136]	; (8003a2c <_ZN12RotarySwitch8getValueEv+0x98>)
 80039a4:	f004 fd04 	bl	80083b0 <HAL_GPIO_ReadPin>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	bf0c      	ite	eq
 80039ae:	2301      	moveq	r3, #1
 80039b0:	2300      	movne	r3, #0
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d003      	beq.n	80039c0 <_ZN12RotarySwitch8getValueEv+0x2c>
 80039b8:	89fb      	ldrh	r3, [r7, #14]
 80039ba:	f043 0301 	orr.w	r3, r3, #1
 80039be:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 80039c0:	2108      	movs	r1, #8
 80039c2:	481a      	ldr	r0, [pc, #104]	; (8003a2c <_ZN12RotarySwitch8getValueEv+0x98>)
 80039c4:	f004 fcf4 	bl	80083b0 <HAL_GPIO_ReadPin>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	bf0c      	ite	eq
 80039ce:	2301      	moveq	r3, #1
 80039d0:	2300      	movne	r3, #0
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d003      	beq.n	80039e0 <_ZN12RotarySwitch8getValueEv+0x4c>
 80039d8:	89fb      	ldrh	r3, [r7, #14]
 80039da:	f043 0302 	orr.w	r3, r3, #2
 80039de:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 80039e0:	2110      	movs	r1, #16
 80039e2:	4812      	ldr	r0, [pc, #72]	; (8003a2c <_ZN12RotarySwitch8getValueEv+0x98>)
 80039e4:	f004 fce4 	bl	80083b0 <HAL_GPIO_ReadPin>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	bf0c      	ite	eq
 80039ee:	2301      	moveq	r3, #1
 80039f0:	2300      	movne	r3, #0
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <_ZN12RotarySwitch8getValueEv+0x6c>
 80039f8:	89fb      	ldrh	r3, [r7, #14]
 80039fa:	f043 0304 	orr.w	r3, r3, #4
 80039fe:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8003a00:	2180      	movs	r1, #128	; 0x80
 8003a02:	480a      	ldr	r0, [pc, #40]	; (8003a2c <_ZN12RotarySwitch8getValueEv+0x98>)
 8003a04:	f004 fcd4 	bl	80083b0 <HAL_GPIO_ReadPin>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	bf0c      	ite	eq
 8003a0e:	2301      	moveq	r3, #1
 8003a10:	2300      	movne	r3, #0
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d003      	beq.n	8003a20 <_ZN12RotarySwitch8getValueEv+0x8c>
 8003a18:	89fb      	ldrh	r3, [r7, #14]
 8003a1a:	f043 0308 	orr.w	r3, r3, #8
 8003a1e:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8003a20:	89fb      	ldrh	r3, [r7, #14]

}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40020c00 	.word	0x40020c00

08003a30 <_ZN10SideSensorC1Ev>:
 *      Author: under
 */

#include "SideSensor.hpp"

SideSensor::SideSensor()
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
{

}
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
	...

08003a48 <_ZN10SideSensor12updateStatusEt>:


void SideSensor::updateStatus(uint16_t gpio_pin)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	460b      	mov	r3, r1
 8003a52:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 8003a54:	887b      	ldrh	r3, [r7, #2]
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d111      	bne.n	8003a7e <_ZN10SideSensor12updateStatusEt+0x36>
 8003a5a:	4b28      	ldr	r3, [pc, #160]	; (8003afc <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	f083 0301 	eor.w	r3, r3, #1
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00a      	beq.n	8003a7e <_ZN10SideSensor12updateStatusEt+0x36>
		status_ |= 0x01;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	881b      	ldrh	r3, [r3, #0]
 8003a6c:	f043 0301 	orr.w	r3, r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	801a      	strh	r2, [r3, #0]
		white_flag1 = true;
 8003a76:	4b21      	ldr	r3, [pc, #132]	; (8003afc <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003a78:	2201      	movs	r2, #1
 8003a7a:	701a      	strb	r2, [r3, #0]
 8003a7c:	e010      	b.n	8003aa0 <_ZN10SideSensor12updateStatusEt+0x58>
	}
	else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 8003a7e:	887b      	ldrh	r3, [r7, #2]
 8003a80:	2b04      	cmp	r3, #4
 8003a82:	d10d      	bne.n	8003aa0 <_ZN10SideSensor12updateStatusEt+0x58>
 8003a84:	4b1d      	ldr	r3, [pc, #116]	; (8003afc <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d009      	beq.n	8003aa0 <_ZN10SideSensor12updateStatusEt+0x58>
		status_ ^= 0x01;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	881b      	ldrh	r3, [r3, #0]
 8003a90:	f083 0301 	eor.w	r3, r3, #1
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	801a      	strh	r2, [r3, #0]
		white_flag1 = false;
 8003a9a:	4b18      	ldr	r3, [pc, #96]	; (8003afc <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	701a      	strb	r2, [r3, #0]

	}

	if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003aa6:	d111      	bne.n	8003acc <_ZN10SideSensor12updateStatusEt+0x84>
 8003aa8:	4b15      	ldr	r3, [pc, #84]	; (8003b00 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	f083 0301 	eor.w	r3, r3, #1
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00a      	beq.n	8003acc <_ZN10SideSensor12updateStatusEt+0x84>
		status_ |= 0x02;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	881b      	ldrh	r3, [r3, #0]
 8003aba:	f043 0302 	orr.w	r3, r3, #2
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	801a      	strh	r2, [r3, #0]
		white_flag2 = true;
 8003ac4:	4b0e      	ldr	r3, [pc, #56]	; (8003b00 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	701a      	strb	r2, [r3, #0]
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
		status_ ^= 0x02;
		white_flag2 = false;
	}

}
 8003aca:	e011      	b.n	8003af0 <_ZN10SideSensor12updateStatusEt+0xa8>
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 8003acc:	887b      	ldrh	r3, [r7, #2]
 8003ace:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ad2:	d10d      	bne.n	8003af0 <_ZN10SideSensor12updateStatusEt+0xa8>
 8003ad4:	4b0a      	ldr	r3, [pc, #40]	; (8003b00 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d009      	beq.n	8003af0 <_ZN10SideSensor12updateStatusEt+0xa8>
		status_ ^= 0x02;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	881b      	ldrh	r3, [r3, #0]
 8003ae0:	f083 0302 	eor.w	r3, r3, #2
 8003ae4:	b29a      	uxth	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	801a      	strh	r2, [r3, #0]
		white_flag2 = false;
 8003aea:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	701a      	strb	r2, [r3, #0]
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	2000024e 	.word	0x2000024e
 8003b00:	2000024f 	.word	0x2000024f

08003b04 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8003b04:	b490      	push	{r4, r7}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
 8003b10:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f04f 0200 	mov.w	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f04f 0200 	mov.w	r2, #0
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f04f 0200 	mov.w	r2, #0
 8003b28:	609a      	str	r2, [r3, #8]
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	f04f 0300 	mov.w	r3, #0
 8003b30:	f04f 0400 	mov.w	r4, #0
 8003b34:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f04f 0200 	mov.w	r2, #0
 8003b3e:	619a      	str	r2, [r3, #24]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f04f 0200 	mov.w	r2, #0
 8003b46:	61da      	str	r2, [r3, #28]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f04f 0200 	mov.w	r2, #0
 8003b4e:	621a      	str	r2, [r3, #32]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f04f 0200 	mov.w	r2, #0
 8003b56:	625a      	str	r2, [r3, #36]	; 0x24
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f04f 0200 	mov.w	r2, #0
 8003b5e:	629a      	str	r2, [r3, #40]	; 0x28
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f04f 0200 	mov.w	r2, #0
 8003b66:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
{
	motor_ = motor;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	68ba      	ldr	r2, [r7, #8]
 8003b74:	635a      	str	r2, [r3, #52]	; 0x34
	encoder_ = encoder;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	639a      	str	r2, [r3, #56]	; 0x38
	imu_ = imu;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	4618      	mov	r0, r3
 8003b86:	3710      	adds	r7, #16
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bc90      	pop	{r4, r7}
 8003b8c:	4770      	bx	lr
	...

08003b90 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

double VelocityCtrl::calcVelocity()
{
 8003b90:	b590      	push	{r4, r7, lr}
 8003b92:	b089      	sub	sp, #36	; 0x24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
	double enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b9c:	f107 0208 	add.w	r2, r7, #8
 8003ba0:	f107 0110 	add.w	r1, r7, #16
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f7fd fbcf 	bl	8001348 <_ZN7Encoder6getCntERdS0_>
	double enc_cnt = (enc_l + enc_r) / 2;
 8003baa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003bae:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	4623      	mov	r3, r4
 8003bb6:	f7fc fb81 	bl	80002bc <__adddf3>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	460c      	mov	r4, r1
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	4621      	mov	r1, r4
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003bca:	f7fc fe57 	bl	800087c <__aeabi_ddiv>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	460c      	mov	r4, r1
 8003bd2:	e9c7 3406 	strd	r3, r4, [r7, #24]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8003bd6:	a310      	add	r3, pc, #64	; (adr r3, 8003c18 <_ZN12VelocityCtrl12calcVelocityEv+0x88>)
 8003bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bdc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003be0:	f7fc fd22 	bl	8000628 <__aeabi_dmul>
 8003be4:	4603      	mov	r3, r0
 8003be6:	460c      	mov	r4, r1
 8003be8:	4618      	mov	r0, r3
 8003bea:	4621      	mov	r1, r4
 8003bec:	f7fd f814 	bl	8000c18 <__aeabi_d2f>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fc fcbc 	bl	8000578 <__aeabi_f2d>
 8003c00:	4603      	mov	r3, r0
 8003c02:	460c      	mov	r4, r1
 8003c04:	ec44 3b17 	vmov	d7, r3, r4
}
 8003c08:	eeb0 0a47 	vmov.f32	s0, s14
 8003c0c:	eef0 0a67 	vmov.f32	s1, s15
 8003c10:	3724      	adds	r7, #36	; 0x24
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd90      	pop	{r4, r7, pc}
 8003c16:	bf00      	nop
 8003c18:	1ab1d998 	.word	0x1ab1d998
 8003c1c:	3f7830b5 	.word	0x3f7830b5

08003c20 <_ZN12VelocityCtrl3pidEv>:
	return current_omega_;
}
*/

void VelocityCtrl::pid()
{
 8003c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c22:	b08d      	sub	sp, #52	; 0x34
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
	float static v_pre_diff, o_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	ed93 7a00 	vldr	s14, [r3]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	edd3 7a02 	vldr	s15, [r3, #8]
 8003c34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c38:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float o_diff = target_omega_- imu_->getOmega();
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7fc fc99 	bl	8000578 <__aeabi_f2d>
 8003c46:	4604      	mov	r4, r0
 8003c48:	460d      	mov	r5, r1
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7fd fffe 	bl	8001c50 <_ZN3IMU8getOmegaEv>
 8003c54:	ec53 2b10 	vmov	r2, r3, d0
 8003c58:	4620      	mov	r0, r4
 8003c5a:	4629      	mov	r1, r5
 8003c5c:	f7fc fb2c 	bl	80002b8 <__aeabi_dsub>
 8003c60:	4603      	mov	r3, r0
 8003c62:	460c      	mov	r4, r1
 8003c64:	4618      	mov	r0, r3
 8003c66:	4621      	mov	r1, r4
 8003c68:	f7fc ffd6 	bl	8000c18 <__aeabi_d2f>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	62bb      	str	r3, [r7, #40]	; 0x28

	float v_p, v_d, o_p, o_d;
	static float v_i, o_i;

	v_p = v_kp_ * v_diff;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	edd3 7a06 	vldr	s15, [r3, #24]
 8003c76:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c7e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	v_d = v_kd_ * (v_diff - v_pre_diff) * DELTA_T;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	ed93 7a07 	vldr	s14, [r3, #28]
 8003c88:	4b73      	ldr	r3, [pc, #460]	; (8003e58 <_ZN12VelocityCtrl3pidEv+0x238>)
 8003c8a:	edd3 7a00 	vldr	s15, [r3]
 8003c8e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8003c92:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c9a:	ee17 0a90 	vmov	r0, s15
 8003c9e:	f7fc fc6b 	bl	8000578 <__aeabi_f2d>
 8003ca2:	a36b      	add	r3, pc, #428	; (adr r3, 8003e50 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca8:	f7fc fcbe 	bl	8000628 <__aeabi_dmul>
 8003cac:	4603      	mov	r3, r0
 8003cae:	460c      	mov	r4, r1
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	4621      	mov	r1, r4
 8003cb4:	f7fc ffb0 	bl	8000c18 <__aeabi_d2f>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	623b      	str	r3, [r7, #32]
	v_i += v_ki_ * v_diff * DELTA_T;
 8003cbc:	4b67      	ldr	r3, [pc, #412]	; (8003e5c <_ZN12VelocityCtrl3pidEv+0x23c>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7fc fc59 	bl	8000578 <__aeabi_f2d>
 8003cc6:	4604      	mov	r4, r0
 8003cc8:	460d      	mov	r5, r1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	ed93 7a08 	vldr	s14, [r3, #32]
 8003cd0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003cd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cd8:	ee17 0a90 	vmov	r0, s15
 8003cdc:	f7fc fc4c 	bl	8000578 <__aeabi_f2d>
 8003ce0:	a35b      	add	r3, pc, #364	; (adr r3, 8003e50 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce6:	f7fc fc9f 	bl	8000628 <__aeabi_dmul>
 8003cea:	4602      	mov	r2, r0
 8003cec:	460b      	mov	r3, r1
 8003cee:	4620      	mov	r0, r4
 8003cf0:	4629      	mov	r1, r5
 8003cf2:	f7fc fae3 	bl	80002bc <__adddf3>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	460c      	mov	r4, r1
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	4621      	mov	r1, r4
 8003cfe:	f7fc ff8b 	bl	8000c18 <__aeabi_d2f>
 8003d02:	4602      	mov	r2, r0
 8003d04:	4b55      	ldr	r3, [pc, #340]	; (8003e5c <_ZN12VelocityCtrl3pidEv+0x23c>)
 8003d06:	601a      	str	r2, [r3, #0]

	o_p = o_kp_ * o_diff;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003d0e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d16:	edc7 7a07 	vstr	s15, [r7, #28]
	o_d = o_kd_ * (o_diff - o_pre_diff) * DELTA_T;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8003d20:	4b4f      	ldr	r3, [pc, #316]	; (8003e60 <_ZN12VelocityCtrl3pidEv+0x240>)
 8003d22:	edd3 7a00 	vldr	s15, [r3]
 8003d26:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8003d2a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d32:	ee17 0a90 	vmov	r0, s15
 8003d36:	f7fc fc1f 	bl	8000578 <__aeabi_f2d>
 8003d3a:	a345      	add	r3, pc, #276	; (adr r3, 8003e50 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d40:	f7fc fc72 	bl	8000628 <__aeabi_dmul>
 8003d44:	4603      	mov	r3, r0
 8003d46:	460c      	mov	r4, r1
 8003d48:	4618      	mov	r0, r3
 8003d4a:	4621      	mov	r1, r4
 8003d4c:	f7fc ff64 	bl	8000c18 <__aeabi_d2f>
 8003d50:	4603      	mov	r3, r0
 8003d52:	61bb      	str	r3, [r7, #24]
	o_i += o_ki_ * o_diff * DELTA_T;
 8003d54:	4b43      	ldr	r3, [pc, #268]	; (8003e64 <_ZN12VelocityCtrl3pidEv+0x244>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7fc fc0d 	bl	8000578 <__aeabi_f2d>
 8003d5e:	4604      	mov	r4, r0
 8003d60:	460d      	mov	r5, r1
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003d68:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003d6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d70:	ee17 0a90 	vmov	r0, s15
 8003d74:	f7fc fc00 	bl	8000578 <__aeabi_f2d>
 8003d78:	a335      	add	r3, pc, #212	; (adr r3, 8003e50 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7e:	f7fc fc53 	bl	8000628 <__aeabi_dmul>
 8003d82:	4602      	mov	r2, r0
 8003d84:	460b      	mov	r3, r1
 8003d86:	4620      	mov	r0, r4
 8003d88:	4629      	mov	r1, r5
 8003d8a:	f7fc fa97 	bl	80002bc <__adddf3>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	460c      	mov	r4, r1
 8003d92:	4618      	mov	r0, r3
 8003d94:	4621      	mov	r1, r4
 8003d96:	f7fc ff3f 	bl	8000c18 <__aeabi_d2f>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	4b31      	ldr	r3, [pc, #196]	; (8003e64 <_ZN12VelocityCtrl3pidEv+0x244>)
 8003d9e:	601a      	str	r2, [r3, #0]

	float v_left_ratio, v_right_ratio, o_left_ratio, o_right_ratio;

	v_left_ratio = v_right_ratio =  v_p + v_d + v_i;
 8003da0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003da4:	edd7 7a08 	vldr	s15, [r7, #32]
 8003da8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003dac:	4b2b      	ldr	r3, [pc, #172]	; (8003e5c <_ZN12VelocityCtrl3pidEv+0x23c>)
 8003dae:	edd3 7a00 	vldr	s15, [r3]
 8003db2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003db6:	edc7 7a05 	vstr	s15, [r7, #20]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	613b      	str	r3, [r7, #16]

	o_left_ratio = o_p + o_d + o_i;
 8003dbe:	ed97 7a07 	vldr	s14, [r7, #28]
 8003dc2:	edd7 7a06 	vldr	s15, [r7, #24]
 8003dc6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003dca:	4b26      	ldr	r3, [pc, #152]	; (8003e64 <_ZN12VelocityCtrl3pidEv+0x244>)
 8003dcc:	edd3 7a00 	vldr	s15, [r3]
 8003dd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dd4:	edc7 7a03 	vstr	s15, [r7, #12]
	o_right_ratio = -(o_p + o_d + o_i);
 8003dd8:	ed97 7a07 	vldr	s14, [r7, #28]
 8003ddc:	edd7 7a06 	vldr	s15, [r7, #24]
 8003de0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003de4:	4b1f      	ldr	r3, [pc, #124]	; (8003e64 <_ZN12VelocityCtrl3pidEv+0x244>)
 8003de6:	edd3 7a00 	vldr	s15, [r3]
 8003dea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dee:	eef1 7a67 	vneg.f32	s15, s15
 8003df2:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(v_left_ratio + o_left_ratio, v_right_ratio + o_right_ratio);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8003dfa:	ed97 7a04 	vldr	s14, [r7, #16]
 8003dfe:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e06:	ee17 0a90 	vmov	r0, s15
 8003e0a:	f7fc fbb5 	bl	8000578 <__aeabi_f2d>
 8003e0e:	4605      	mov	r5, r0
 8003e10:	460e      	mov	r6, r1
 8003e12:	ed97 7a05 	vldr	s14, [r7, #20]
 8003e16:	edd7 7a02 	vldr	s15, [r7, #8]
 8003e1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e1e:	ee17 0a90 	vmov	r0, s15
 8003e22:	f7fc fba9 	bl	8000578 <__aeabi_f2d>
 8003e26:	4602      	mov	r2, r0
 8003e28:	460b      	mov	r3, r1
 8003e2a:	ec43 2b11 	vmov	d1, r2, r3
 8003e2e:	ec46 5b10 	vmov	d0, r5, r6
 8003e32:	4620      	mov	r0, r4
 8003e34:	f7ff f82c 	bl	8002e90 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8003e38:	4a07      	ldr	r2, [pc, #28]	; (8003e58 <_ZN12VelocityCtrl3pidEv+0x238>)
 8003e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e3c:	6013      	str	r3, [r2, #0]
	o_pre_diff = o_diff;
 8003e3e:	4a08      	ldr	r2, [pc, #32]	; (8003e60 <_ZN12VelocityCtrl3pidEv+0x240>)
 8003e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e42:	6013      	str	r3, [r2, #0]
}
 8003e44:	bf00      	nop
 8003e46:	3734      	adds	r7, #52	; 0x34
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e4c:	f3af 8000 	nop.w
 8003e50:	d2f1a9fc 	.word	0xd2f1a9fc
 8003e54:	3f50624d 	.word	0x3f50624d
 8003e58:	20000250 	.word	0x20000250
 8003e5c:	20000258 	.word	0x20000258
 8003e60:	20000254 	.word	0x20000254
 8003e64:	2000025c 	.word	0x2000025c

08003e68 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	ed87 0a02 	vstr	s0, [r7, #8]
 8003e74:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	68ba      	ldr	r2, [r7, #8]
 8003e7c:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	605a      	str	r2, [r3, #4]
}
 8003e84:	bf00      	nop
 8003e86:	3714      	adds	r7, #20
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float kd, float ki)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b085      	sub	sp, #20
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	ed87 0a02 	vstr	s0, [r7, #8]
 8003e9c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003ea0:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	61da      	str	r2, [r3, #28]
	v_ki_ = ki;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	683a      	ldr	r2, [r7, #0]
 8003eb4:	621a      	str	r2, [r3, #32]
}
 8003eb6:	bf00      	nop
 8003eb8:	3714      	adds	r7, #20
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr

08003ec2 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float kd, float ki)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b085      	sub	sp, #20
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	60f8      	str	r0, [r7, #12]
 8003eca:	ed87 0a02 	vstr	s0, [r7, #8]
 8003ece:	edc7 0a01 	vstr	s1, [r7, #4]
 8003ed2:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	629a      	str	r2, [r3, #40]	; 0x28
	o_ki_ = ki;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	683a      	ldr	r2, [r7, #0]
 8003ee6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003ee8:	bf00      	nop
 8003eea:	3714      	adds	r7, #20
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f7ff fe47 	bl	8003b90 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d002      	beq.n	8003f12 <_ZN12VelocityCtrl4flipEv+0x1e>
		pid();
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7ff fe87 	bl	8003c20 <_ZN12VelocityCtrl3pidEv>
	}


}
 8003f12:	bf00      	nop
 8003f14:	3708      	adds	r7, #8
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	//calcOmega();
}
 8003f2a:	bf00      	nop
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
	...

08003f38 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	motor_->setRatio(0, 0);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f4c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8003f68 <_ZN12VelocityCtrl4stopEv+0x30>
 8003f50:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8003f68 <_ZN12VelocityCtrl4stopEv+0x30>
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fe ff9b 	bl	8002e90 <_ZN5Motor8setRatioEdd>

}
 8003f5a:	bf00      	nop
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	f3af 8000 	nop.w
	...

08003f70 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003f78:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003f7c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003f80:	f003 0301 	and.w	r3, r3, #1
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d013      	beq.n	8003fb0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003f88:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003f8c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003f90:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00b      	beq.n	8003fb0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003f98:	e000      	b.n	8003f9c <ITM_SendChar+0x2c>
    {
      __NOP();
 8003f9a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003f9c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0f9      	beq.n	8003f9a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003fa6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	b2d2      	uxtb	r2, r2
 8003fae:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003fb0:	687b      	ldr	r3, [r7, #4]
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr

08003fbe <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b086      	sub	sp, #24
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	60f8      	str	r0, [r7, #12]
 8003fc6:	60b9      	str	r1, [r7, #8]
 8003fc8:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8003fca:	2300      	movs	r3, #0
 8003fcc:	617b      	str	r3, [r7, #20]
 8003fce:	e009      	b.n	8003fe4 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	60ba      	str	r2, [r7, #8]
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff ffc9 	bl	8003f70 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	dbf1      	blt.n	8003fd0 <_write+0x12>
  }
  return len;
 8003fec:	687b      	ldr	r3, [r7, #4]
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3718      	adds	r7, #24
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b082      	sub	sp, #8
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 8004000:	88fb      	ldrh	r3, [r7, #6]
 8004002:	4618      	mov	r0, r3
 8004004:	f002 f8e6 	bl	80061d4 <cppExit>
}
 8004008:	bf00      	nop
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a1e      	ldr	r2, [pc, #120]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d10e      	bne.n	8004040 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip1ms();
 8004022:	f002 f801 	bl	8006028 <cppFlip1ms>

		tim6_timer++;
 8004026:	4b1d      	ldr	r3, [pc, #116]	; (800409c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	3301      	adds	r3, #1
 800402c:	4a1b      	ldr	r2, [pc, #108]	; (800409c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800402e:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8004030:	4b1a      	ldr	r3, [pc, #104]	; (800409c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a1a      	ldr	r2, [pc, #104]	; (80040a0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d902      	bls.n	8004040 <HAL_TIM_PeriodElapsedCallback+0x30>
 800403a:	4b18      	ldr	r3, [pc, #96]	; (800409c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800403c:	2200      	movs	r2, #0
 800403e:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM7){
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a17      	ldr	r2, [pc, #92]	; (80040a4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d10e      	bne.n	8004068 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip100ns();
 800404a:	f002 f853 	bl	80060f4 <cppFlip100ns>

		tim7_timer++;
 800404e:	4b16      	ldr	r3, [pc, #88]	; (80040a8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	3301      	adds	r3, #1
 8004054:	4a14      	ldr	r2, [pc, #80]	; (80040a8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004056:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8004058:	4b13      	ldr	r3, [pc, #76]	; (80040a8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a10      	ldr	r2, [pc, #64]	; (80040a0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d902      	bls.n	8004068 <HAL_TIM_PeriodElapsedCallback+0x58>
 8004062:	4b11      	ldr	r3, [pc, #68]	; (80040a8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004064:	2200      	movs	r2, #0
 8004066:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM13){
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a0f      	ldr	r2, [pc, #60]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d10e      	bne.n	8004090 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8004072:	f002 f849 	bl	8006108 <cppFlip10ms>

		tim13_timer++;
 8004076:	4b0e      	ldr	r3, [pc, #56]	; (80040b0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	3301      	adds	r3, #1
 800407c:	4a0c      	ldr	r2, [pc, #48]	; (80040b0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800407e:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8004080:	4b0b      	ldr	r3, [pc, #44]	; (80040b0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a06      	ldr	r2, [pc, #24]	; (80040a0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d902      	bls.n	8004090 <HAL_TIM_PeriodElapsedCallback+0x80>
 800408a:	4b09      	ldr	r3, [pc, #36]	; (80040b0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]
	}

}
 8004090:	bf00      	nop
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40001000 	.word	0x40001000
 800409c:	2003900c 	.word	0x2003900c
 80040a0:	0001869f 	.word	0x0001869f
 80040a4:	40001400 	.word	0x40001400
 80040a8:	20039050 	.word	0x20039050
 80040ac:	40001c00 	.word	0x40001c00
 80040b0:	20039054 	.word	0x20039054

080040b4 <init>:

void init()
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 80040b8:	2201      	movs	r2, #1
 80040ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040be:	4808      	ldr	r0, [pc, #32]	; (80040e0 <init+0x2c>)
 80040c0:	f004 f98e 	bl	80083e0 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 80040c4:	4807      	ldr	r0, [pc, #28]	; (80040e4 <init+0x30>)
 80040c6:	f008 f86e 	bl	800c1a6 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 80040ca:	4807      	ldr	r0, [pc, #28]	; (80040e8 <init+0x34>)
 80040cc:	f008 f86b 	bl	800c1a6 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 80040d0:	4806      	ldr	r0, [pc, #24]	; (80040ec <init+0x38>)
 80040d2:	f008 f868 	bl	800c1a6 <HAL_TIM_Base_Start_IT>

	cppInit();
 80040d6:	f001 ff1f 	bl	8005f18 <cppInit>

	//path_following_initialize();

}
 80040da:	bf00      	nop
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40021000 	.word	0x40021000
 80040e4:	20039138 	.word	0x20039138
 80040e8:	200392dc 	.word	0x200392dc
 80040ec:	20039058 	.word	0x20039058

080040f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80040f4:	f002 fe6c 	bl	8006dd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80040f8:	f000 f82a 	bl	8004150 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80040fc:	f000 fdbc 	bl	8004c78 <MX_GPIO_Init>
  MX_DMA_Init();
 8004100:	f000 fd8a 	bl	8004c18 <MX_DMA_Init>
  MX_I2C2_Init();
 8004104:	f000 f9e8 	bl	80044d8 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8004108:	f000 fa14 	bl	8004534 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 800410c:	f000 fa32 	bl	8004574 <MX_SPI2_Init>
  MX_TIM1_Init();
 8004110:	f000 fa66 	bl	80045e0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8004114:	f000 fb70 	bl	80047f8 <MX_TIM4_Init>
  MX_TIM8_Init();
 8004118:	f000 fc3c 	bl	8004994 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 800411c:	f000 fd52 	bl	8004bc4 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8004120:	f00a f814 	bl	800e14c <MX_FATFS_Init>
  MX_TIM6_Init();
 8004124:	f000 fbcc 	bl	80048c0 <MX_TIM6_Init>
  MX_I2C1_Init();
 8004128:	f000 f9a8 	bl	800447c <MX_I2C1_Init>
  MX_TIM3_Init();
 800412c:	f000 fb00 	bl	8004730 <MX_TIM3_Init>
  MX_TIM10_Init();
 8004130:	f000 fc88 	bl	8004a44 <MX_TIM10_Init>
  MX_TIM11_Init();
 8004134:	f000 fcd4 	bl	8004ae0 <MX_TIM11_Init>
  MX_ADC2_Init();
 8004138:	f000 f898 	bl	800426c <MX_ADC2_Init>
  MX_TIM7_Init();
 800413c:	f000 fbf6 	bl	800492c <MX_TIM7_Init>
  MX_TIM13_Init();
 8004140:	f000 fd1c 	bl	8004b7c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8004144:	f7ff ffb6 	bl	80040b4 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8004148:	f002 f856 	bl	80061f8 <cppLoop>
 800414c:	e7fc      	b.n	8004148 <main+0x58>
	...

08004150 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b0a4      	sub	sp, #144	; 0x90
 8004154:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004156:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800415a:	2234      	movs	r2, #52	; 0x34
 800415c:	2100      	movs	r1, #0
 800415e:	4618      	mov	r0, r3
 8004160:	f00e fd4a 	bl	8012bf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004164:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004168:	2200      	movs	r2, #0
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	605a      	str	r2, [r3, #4]
 800416e:	609a      	str	r2, [r3, #8]
 8004170:	60da      	str	r2, [r3, #12]
 8004172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004174:	f107 030c 	add.w	r3, r7, #12
 8004178:	223c      	movs	r2, #60	; 0x3c
 800417a:	2100      	movs	r1, #0
 800417c:	4618      	mov	r0, r3
 800417e:	f00e fd3b 	bl	8012bf8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004182:	2300      	movs	r3, #0
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	4b37      	ldr	r3, [pc, #220]	; (8004264 <SystemClock_Config+0x114>)
 8004188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418a:	4a36      	ldr	r2, [pc, #216]	; (8004264 <SystemClock_Config+0x114>)
 800418c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004190:	6413      	str	r3, [r2, #64]	; 0x40
 8004192:	4b34      	ldr	r3, [pc, #208]	; (8004264 <SystemClock_Config+0x114>)
 8004194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800419a:	60bb      	str	r3, [r7, #8]
 800419c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800419e:	2300      	movs	r3, #0
 80041a0:	607b      	str	r3, [r7, #4]
 80041a2:	4b31      	ldr	r3, [pc, #196]	; (8004268 <SystemClock_Config+0x118>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a30      	ldr	r2, [pc, #192]	; (8004268 <SystemClock_Config+0x118>)
 80041a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041ac:	6013      	str	r3, [r2, #0]
 80041ae:	4b2e      	ldr	r3, [pc, #184]	; (8004268 <SystemClock_Config+0x118>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80041b6:	607b      	str	r3, [r7, #4]
 80041b8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80041ba:	2301      	movs	r3, #1
 80041bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80041be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041c2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041c4:	2302      	movs	r3, #2
 80041c6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80041c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80041cc:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 80041ce:	2308      	movs	r3, #8
 80041d0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80041d2:	23b4      	movs	r3, #180	; 0xb4
 80041d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80041d8:	2302      	movs	r3, #2
 80041da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80041de:	2308      	movs	r3, #8
 80041e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 80041e4:	2302      	movs	r3, #2
 80041e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041ea:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80041ee:	4618      	mov	r0, r3
 80041f0:	f005 fd30 	bl	8009c54 <HAL_RCC_OscConfig>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <SystemClock_Config+0xae>
  {
    Error_Handler();
 80041fa:	f000 fe93 	bl	8004f24 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80041fe:	f005 f8ab 	bl	8009358 <HAL_PWREx_EnableOverDrive>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8004208:	f000 fe8c 	bl	8004f24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800420c:	230f      	movs	r3, #15
 800420e:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004210:	2302      	movs	r3, #2
 8004212:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004214:	2300      	movs	r3, #0
 8004216:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004218:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800421c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800421e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004222:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004224:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004228:	2105      	movs	r1, #5
 800422a:	4618      	mov	r0, r3
 800422c:	f005 f8e4 	bl	80093f8 <HAL_RCC_ClockConfig>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d001      	beq.n	800423a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8004236:	f000 fe75 	bl	8004f24 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800423a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800423e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8004240:	2300      	movs	r3, #0
 8004242:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8004244:	2300      	movs	r3, #0
 8004246:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004248:	f107 030c 	add.w	r3, r7, #12
 800424c:	4618      	mov	r0, r3
 800424e:	f005 fac3 	bl	80097d8 <HAL_RCCEx_PeriphCLKConfig>
 8004252:	4603      	mov	r3, r0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8004258:	f000 fe64 	bl	8004f24 <Error_Handler>
  }
}
 800425c:	bf00      	nop
 800425e:	3790      	adds	r7, #144	; 0x90
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40023800 	.word	0x40023800
 8004268:	40007000 	.word	0x40007000

0800426c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004272:	463b      	mov	r3, r7
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	605a      	str	r2, [r3, #4]
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800427e:	4b7c      	ldr	r3, [pc, #496]	; (8004470 <MX_ADC2_Init+0x204>)
 8004280:	4a7c      	ldr	r2, [pc, #496]	; (8004474 <MX_ADC2_Init+0x208>)
 8004282:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004284:	4b7a      	ldr	r3, [pc, #488]	; (8004470 <MX_ADC2_Init+0x204>)
 8004286:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800428a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800428c:	4b78      	ldr	r3, [pc, #480]	; (8004470 <MX_ADC2_Init+0x204>)
 800428e:	2200      	movs	r2, #0
 8004290:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8004292:	4b77      	ldr	r3, [pc, #476]	; (8004470 <MX_ADC2_Init+0x204>)
 8004294:	2201      	movs	r2, #1
 8004296:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004298:	4b75      	ldr	r3, [pc, #468]	; (8004470 <MX_ADC2_Init+0x204>)
 800429a:	2201      	movs	r2, #1
 800429c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800429e:	4b74      	ldr	r3, [pc, #464]	; (8004470 <MX_ADC2_Init+0x204>)
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80042a6:	4b72      	ldr	r3, [pc, #456]	; (8004470 <MX_ADC2_Init+0x204>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80042ac:	4b70      	ldr	r3, [pc, #448]	; (8004470 <MX_ADC2_Init+0x204>)
 80042ae:	4a72      	ldr	r2, [pc, #456]	; (8004478 <MX_ADC2_Init+0x20c>)
 80042b0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80042b2:	4b6f      	ldr	r3, [pc, #444]	; (8004470 <MX_ADC2_Init+0x204>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 80042b8:	4b6d      	ldr	r3, [pc, #436]	; (8004470 <MX_ADC2_Init+0x204>)
 80042ba:	220e      	movs	r2, #14
 80042bc:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80042be:	4b6c      	ldr	r3, [pc, #432]	; (8004470 <MX_ADC2_Init+0x204>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80042c6:	4b6a      	ldr	r3, [pc, #424]	; (8004470 <MX_ADC2_Init+0x204>)
 80042c8:	2201      	movs	r2, #1
 80042ca:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80042cc:	4868      	ldr	r0, [pc, #416]	; (8004470 <MX_ADC2_Init+0x204>)
 80042ce:	f002 fe13 	bl	8006ef8 <HAL_ADC_Init>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80042d8:	f000 fe24 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80042dc:	230a      	movs	r3, #10
 80042de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80042e0:	2301      	movs	r3, #1
 80042e2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80042e4:	2306      	movs	r3, #6
 80042e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80042e8:	463b      	mov	r3, r7
 80042ea:	4619      	mov	r1, r3
 80042ec:	4860      	ldr	r0, [pc, #384]	; (8004470 <MX_ADC2_Init+0x204>)
 80042ee:	f002 ff57 	bl	80071a0 <HAL_ADC_ConfigChannel>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d001      	beq.n	80042fc <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80042f8:	f000 fe14 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80042fc:	230b      	movs	r3, #11
 80042fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004300:	2302      	movs	r3, #2
 8004302:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004304:	463b      	mov	r3, r7
 8004306:	4619      	mov	r1, r3
 8004308:	4859      	ldr	r0, [pc, #356]	; (8004470 <MX_ADC2_Init+0x204>)
 800430a:	f002 ff49 	bl	80071a0 <HAL_ADC_ConfigChannel>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8004314:	f000 fe06 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8004318:	230c      	movs	r3, #12
 800431a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800431c:	2303      	movs	r3, #3
 800431e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004320:	463b      	mov	r3, r7
 8004322:	4619      	mov	r1, r3
 8004324:	4852      	ldr	r0, [pc, #328]	; (8004470 <MX_ADC2_Init+0x204>)
 8004326:	f002 ff3b 	bl	80071a0 <HAL_ADC_ConfigChannel>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d001      	beq.n	8004334 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8004330:	f000 fdf8 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8004334:	230d      	movs	r3, #13
 8004336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8004338:	2304      	movs	r3, #4
 800433a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800433c:	463b      	mov	r3, r7
 800433e:	4619      	mov	r1, r3
 8004340:	484b      	ldr	r0, [pc, #300]	; (8004470 <MX_ADC2_Init+0x204>)
 8004342:	f002 ff2d 	bl	80071a0 <HAL_ADC_ConfigChannel>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d001      	beq.n	8004350 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 800434c:	f000 fdea 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004350:	2300      	movs	r3, #0
 8004352:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8004354:	2305      	movs	r3, #5
 8004356:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004358:	463b      	mov	r3, r7
 800435a:	4619      	mov	r1, r3
 800435c:	4844      	ldr	r0, [pc, #272]	; (8004470 <MX_ADC2_Init+0x204>)
 800435e:	f002 ff1f 	bl	80071a0 <HAL_ADC_ConfigChannel>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8004368:	f000 fddc 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800436c:	2301      	movs	r3, #1
 800436e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8004370:	2306      	movs	r3, #6
 8004372:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004374:	463b      	mov	r3, r7
 8004376:	4619      	mov	r1, r3
 8004378:	483d      	ldr	r0, [pc, #244]	; (8004470 <MX_ADC2_Init+0x204>)
 800437a:	f002 ff11 	bl	80071a0 <HAL_ADC_ConfigChannel>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8004384:	f000 fdce 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004388:	2302      	movs	r3, #2
 800438a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800438c:	2307      	movs	r3, #7
 800438e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004390:	463b      	mov	r3, r7
 8004392:	4619      	mov	r1, r3
 8004394:	4836      	ldr	r0, [pc, #216]	; (8004470 <MX_ADC2_Init+0x204>)
 8004396:	f002 ff03 	bl	80071a0 <HAL_ADC_ConfigChannel>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 80043a0:	f000 fdc0 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80043a4:	2303      	movs	r3, #3
 80043a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80043a8:	2308      	movs	r3, #8
 80043aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80043ac:	463b      	mov	r3, r7
 80043ae:	4619      	mov	r1, r3
 80043b0:	482f      	ldr	r0, [pc, #188]	; (8004470 <MX_ADC2_Init+0x204>)
 80043b2:	f002 fef5 	bl	80071a0 <HAL_ADC_ConfigChannel>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d001      	beq.n	80043c0 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 80043bc:	f000 fdb2 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80043c0:	2304      	movs	r3, #4
 80043c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80043c4:	2309      	movs	r3, #9
 80043c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80043c8:	463b      	mov	r3, r7
 80043ca:	4619      	mov	r1, r3
 80043cc:	4828      	ldr	r0, [pc, #160]	; (8004470 <MX_ADC2_Init+0x204>)
 80043ce:	f002 fee7 	bl	80071a0 <HAL_ADC_ConfigChannel>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d001      	beq.n	80043dc <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 80043d8:	f000 fda4 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80043dc:	2305      	movs	r3, #5
 80043de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80043e0:	230a      	movs	r3, #10
 80043e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80043e4:	463b      	mov	r3, r7
 80043e6:	4619      	mov	r1, r3
 80043e8:	4821      	ldr	r0, [pc, #132]	; (8004470 <MX_ADC2_Init+0x204>)
 80043ea:	f002 fed9 	bl	80071a0 <HAL_ADC_ConfigChannel>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d001      	beq.n	80043f8 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 80043f4:	f000 fd96 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80043f8:	2306      	movs	r3, #6
 80043fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 80043fc:	230b      	movs	r3, #11
 80043fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004400:	463b      	mov	r3, r7
 8004402:	4619      	mov	r1, r3
 8004404:	481a      	ldr	r0, [pc, #104]	; (8004470 <MX_ADC2_Init+0x204>)
 8004406:	f002 fecb 	bl	80071a0 <HAL_ADC_ConfigChannel>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d001      	beq.n	8004414 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004410:	f000 fd88 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004414:	2307      	movs	r3, #7
 8004416:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8004418:	230c      	movs	r3, #12
 800441a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800441c:	463b      	mov	r3, r7
 800441e:	4619      	mov	r1, r3
 8004420:	4813      	ldr	r0, [pc, #76]	; (8004470 <MX_ADC2_Init+0x204>)
 8004422:	f002 febd 	bl	80071a0 <HAL_ADC_ConfigChannel>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 800442c:	f000 fd7a 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004430:	2308      	movs	r3, #8
 8004432:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8004434:	230d      	movs	r3, #13
 8004436:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004438:	463b      	mov	r3, r7
 800443a:	4619      	mov	r1, r3
 800443c:	480c      	ldr	r0, [pc, #48]	; (8004470 <MX_ADC2_Init+0x204>)
 800443e:	f002 feaf 	bl	80071a0 <HAL_ADC_ConfigChannel>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8004448:	f000 fd6c 	bl	8004f24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800444c:	2309      	movs	r3, #9
 800444e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8004450:	230e      	movs	r3, #14
 8004452:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004454:	463b      	mov	r3, r7
 8004456:	4619      	mov	r1, r3
 8004458:	4805      	ldr	r0, [pc, #20]	; (8004470 <MX_ADC2_Init+0x204>)
 800445a:	f002 fea1 	bl	80071a0 <HAL_ADC_ConfigChannel>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8004464:	f000 fd5e 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004468:	bf00      	nop
 800446a:	3710      	adds	r7, #16
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	20038edc 	.word	0x20038edc
 8004474:	40012100 	.word	0x40012100
 8004478:	0f000001 	.word	0x0f000001

0800447c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004480:	4b12      	ldr	r3, [pc, #72]	; (80044cc <MX_I2C1_Init+0x50>)
 8004482:	4a13      	ldr	r2, [pc, #76]	; (80044d0 <MX_I2C1_Init+0x54>)
 8004484:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004486:	4b11      	ldr	r3, [pc, #68]	; (80044cc <MX_I2C1_Init+0x50>)
 8004488:	4a12      	ldr	r2, [pc, #72]	; (80044d4 <MX_I2C1_Init+0x58>)
 800448a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800448c:	4b0f      	ldr	r3, [pc, #60]	; (80044cc <MX_I2C1_Init+0x50>)
 800448e:	2200      	movs	r2, #0
 8004490:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004492:	4b0e      	ldr	r3, [pc, #56]	; (80044cc <MX_I2C1_Init+0x50>)
 8004494:	2200      	movs	r2, #0
 8004496:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004498:	4b0c      	ldr	r3, [pc, #48]	; (80044cc <MX_I2C1_Init+0x50>)
 800449a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800449e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80044a0:	4b0a      	ldr	r3, [pc, #40]	; (80044cc <MX_I2C1_Init+0x50>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80044a6:	4b09      	ldr	r3, [pc, #36]	; (80044cc <MX_I2C1_Init+0x50>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80044ac:	4b07      	ldr	r3, [pc, #28]	; (80044cc <MX_I2C1_Init+0x50>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80044b2:	4b06      	ldr	r3, [pc, #24]	; (80044cc <MX_I2C1_Init+0x50>)
 80044b4:	2280      	movs	r2, #128	; 0x80
 80044b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80044b8:	4804      	ldr	r0, [pc, #16]	; (80044cc <MX_I2C1_Init+0x50>)
 80044ba:	f003 ffc3 	bl	8008444 <HAL_I2C_Init>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80044c4:	f000 fd2e 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80044c8:	bf00      	nop
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	20038f24 	.word	0x20038f24
 80044d0:	40005400 	.word	0x40005400
 80044d4:	000186a0 	.word	0x000186a0

080044d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80044dc:	4b12      	ldr	r3, [pc, #72]	; (8004528 <MX_I2C2_Init+0x50>)
 80044de:	4a13      	ldr	r2, [pc, #76]	; (800452c <MX_I2C2_Init+0x54>)
 80044e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80044e2:	4b11      	ldr	r3, [pc, #68]	; (8004528 <MX_I2C2_Init+0x50>)
 80044e4:	4a12      	ldr	r2, [pc, #72]	; (8004530 <MX_I2C2_Init+0x58>)
 80044e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80044e8:	4b0f      	ldr	r3, [pc, #60]	; (8004528 <MX_I2C2_Init+0x50>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80044ee:	4b0e      	ldr	r3, [pc, #56]	; (8004528 <MX_I2C2_Init+0x50>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80044f4:	4b0c      	ldr	r3, [pc, #48]	; (8004528 <MX_I2C2_Init+0x50>)
 80044f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80044fa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80044fc:	4b0a      	ldr	r3, [pc, #40]	; (8004528 <MX_I2C2_Init+0x50>)
 80044fe:	2200      	movs	r2, #0
 8004500:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004502:	4b09      	ldr	r3, [pc, #36]	; (8004528 <MX_I2C2_Init+0x50>)
 8004504:	2200      	movs	r2, #0
 8004506:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004508:	4b07      	ldr	r3, [pc, #28]	; (8004528 <MX_I2C2_Init+0x50>)
 800450a:	2200      	movs	r2, #0
 800450c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800450e:	4b06      	ldr	r3, [pc, #24]	; (8004528 <MX_I2C2_Init+0x50>)
 8004510:	2280      	movs	r2, #128	; 0x80
 8004512:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004514:	4804      	ldr	r0, [pc, #16]	; (8004528 <MX_I2C2_Init+0x50>)
 8004516:	f003 ff95 	bl	8008444 <HAL_I2C_Init>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004520:	f000 fd00 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004524:	bf00      	nop
 8004526:	bd80      	pop	{r7, pc}
 8004528:	20038fb8 	.word	0x20038fb8
 800452c:	40005800 	.word	0x40005800
 8004530:	000186a0 	.word	0x000186a0

08004534 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8004534:	b480      	push	{r7}
 8004536:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8004538:	4b0c      	ldr	r3, [pc, #48]	; (800456c <MX_SDIO_SD_Init+0x38>)
 800453a:	4a0d      	ldr	r2, [pc, #52]	; (8004570 <MX_SDIO_SD_Init+0x3c>)
 800453c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800453e:	4b0b      	ldr	r3, [pc, #44]	; (800456c <MX_SDIO_SD_Init+0x38>)
 8004540:	2200      	movs	r2, #0
 8004542:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8004544:	4b09      	ldr	r3, [pc, #36]	; (800456c <MX_SDIO_SD_Init+0x38>)
 8004546:	2200      	movs	r2, #0
 8004548:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800454a:	4b08      	ldr	r3, [pc, #32]	; (800456c <MX_SDIO_SD_Init+0x38>)
 800454c:	2200      	movs	r2, #0
 800454e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004550:	4b06      	ldr	r3, [pc, #24]	; (800456c <MX_SDIO_SD_Init+0x38>)
 8004552:	2200      	movs	r2, #0
 8004554:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004556:	4b05      	ldr	r3, [pc, #20]	; (800456c <MX_SDIO_SD_Init+0x38>)
 8004558:	2200      	movs	r2, #0
 800455a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800455c:	4b03      	ldr	r3, [pc, #12]	; (800456c <MX_SDIO_SD_Init+0x38>)
 800455e:	2200      	movs	r2, #0
 8004560:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8004562:	bf00      	nop
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	200391b8 	.word	0x200391b8
 8004570:	40012c00 	.word	0x40012c00

08004574 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004578:	4b17      	ldr	r3, [pc, #92]	; (80045d8 <MX_SPI2_Init+0x64>)
 800457a:	4a18      	ldr	r2, [pc, #96]	; (80045dc <MX_SPI2_Init+0x68>)
 800457c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800457e:	4b16      	ldr	r3, [pc, #88]	; (80045d8 <MX_SPI2_Init+0x64>)
 8004580:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004584:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004586:	4b14      	ldr	r3, [pc, #80]	; (80045d8 <MX_SPI2_Init+0x64>)
 8004588:	2200      	movs	r2, #0
 800458a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800458c:	4b12      	ldr	r3, [pc, #72]	; (80045d8 <MX_SPI2_Init+0x64>)
 800458e:	2200      	movs	r2, #0
 8004590:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004592:	4b11      	ldr	r3, [pc, #68]	; (80045d8 <MX_SPI2_Init+0x64>)
 8004594:	2202      	movs	r2, #2
 8004596:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004598:	4b0f      	ldr	r3, [pc, #60]	; (80045d8 <MX_SPI2_Init+0x64>)
 800459a:	2201      	movs	r2, #1
 800459c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800459e:	4b0e      	ldr	r3, [pc, #56]	; (80045d8 <MX_SPI2_Init+0x64>)
 80045a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045a4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80045a6:	4b0c      	ldr	r3, [pc, #48]	; (80045d8 <MX_SPI2_Init+0x64>)
 80045a8:	2228      	movs	r2, #40	; 0x28
 80045aa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80045ac:	4b0a      	ldr	r3, [pc, #40]	; (80045d8 <MX_SPI2_Init+0x64>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80045b2:	4b09      	ldr	r3, [pc, #36]	; (80045d8 <MX_SPI2_Init+0x64>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045b8:	4b07      	ldr	r3, [pc, #28]	; (80045d8 <MX_SPI2_Init+0x64>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80045be:	4b06      	ldr	r3, [pc, #24]	; (80045d8 <MX_SPI2_Init+0x64>)
 80045c0:	220a      	movs	r2, #10
 80045c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80045c4:	4804      	ldr	r0, [pc, #16]	; (80045d8 <MX_SPI2_Init+0x64>)
 80045c6:	f007 f86f 	bl	800b6a8 <HAL_SPI_Init>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d001      	beq.n	80045d4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80045d0:	f000 fca8 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80045d4:	bf00      	nop
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	20038e04 	.word	0x20038e04
 80045dc:	40003800 	.word	0x40003800

080045e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b09a      	sub	sp, #104	; 0x68
 80045e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80045e6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80045ea:	2224      	movs	r2, #36	; 0x24
 80045ec:	2100      	movs	r1, #0
 80045ee:	4618      	mov	r0, r3
 80045f0:	f00e fb02 	bl	8012bf8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80045f8:	2200      	movs	r2, #0
 80045fa:	601a      	str	r2, [r3, #0]
 80045fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045fe:	f107 0320 	add.w	r3, r7, #32
 8004602:	2200      	movs	r2, #0
 8004604:	601a      	str	r2, [r3, #0]
 8004606:	605a      	str	r2, [r3, #4]
 8004608:	609a      	str	r2, [r3, #8]
 800460a:	60da      	str	r2, [r3, #12]
 800460c:	611a      	str	r2, [r3, #16]
 800460e:	615a      	str	r2, [r3, #20]
 8004610:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004612:	463b      	mov	r3, r7
 8004614:	2220      	movs	r2, #32
 8004616:	2100      	movs	r1, #0
 8004618:	4618      	mov	r0, r3
 800461a:	f00e faed 	bl	8012bf8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800461e:	4b42      	ldr	r3, [pc, #264]	; (8004728 <MX_TIM1_Init+0x148>)
 8004620:	4a42      	ldr	r2, [pc, #264]	; (800472c <MX_TIM1_Init+0x14c>)
 8004622:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004624:	4b40      	ldr	r3, [pc, #256]	; (8004728 <MX_TIM1_Init+0x148>)
 8004626:	2200      	movs	r2, #0
 8004628:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800462a:	4b3f      	ldr	r3, [pc, #252]	; (8004728 <MX_TIM1_Init+0x148>)
 800462c:	2200      	movs	r2, #0
 800462e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004630:	4b3d      	ldr	r3, [pc, #244]	; (8004728 <MX_TIM1_Init+0x148>)
 8004632:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004636:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004638:	4b3b      	ldr	r3, [pc, #236]	; (8004728 <MX_TIM1_Init+0x148>)
 800463a:	2200      	movs	r2, #0
 800463c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800463e:	4b3a      	ldr	r3, [pc, #232]	; (8004728 <MX_TIM1_Init+0x148>)
 8004640:	2200      	movs	r2, #0
 8004642:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004644:	4b38      	ldr	r3, [pc, #224]	; (8004728 <MX_TIM1_Init+0x148>)
 8004646:	2200      	movs	r2, #0
 8004648:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800464a:	4837      	ldr	r0, [pc, #220]	; (8004728 <MX_TIM1_Init+0x148>)
 800464c:	f007 fdcf 	bl	800c1ee <HAL_TIM_PWM_Init>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004656:	f000 fc65 	bl	8004f24 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800465a:	2303      	movs	r3, #3
 800465c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800465e:	2300      	movs	r3, #0
 8004660:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004662:	2301      	movs	r3, #1
 8004664:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004666:	2300      	movs	r3, #0
 8004668:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800466a:	2300      	movs	r3, #0
 800466c:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800466e:	2300      	movs	r3, #0
 8004670:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004672:	2301      	movs	r3, #1
 8004674:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004676:	2300      	movs	r3, #0
 8004678:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800467a:	2300      	movs	r3, #0
 800467c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800467e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004682:	4619      	mov	r1, r3
 8004684:	4828      	ldr	r0, [pc, #160]	; (8004728 <MX_TIM1_Init+0x148>)
 8004686:	f007 fe1b 	bl	800c2c0 <HAL_TIM_Encoder_Init>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d001      	beq.n	8004694 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8004690:	f000 fc48 	bl	8004f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004694:	2300      	movs	r3, #0
 8004696:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004698:	2300      	movs	r3, #0
 800469a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800469c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80046a0:	4619      	mov	r1, r3
 80046a2:	4821      	ldr	r0, [pc, #132]	; (8004728 <MX_TIM1_Init+0x148>)
 80046a4:	f008 fb42 	bl	800cd2c <HAL_TIMEx_MasterConfigSynchronization>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 80046ae:	f000 fc39 	bl	8004f24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046b2:	2360      	movs	r3, #96	; 0x60
 80046b4:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80046b6:	2300      	movs	r3, #0
 80046b8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046ba:	2300      	movs	r3, #0
 80046bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80046be:	2300      	movs	r3, #0
 80046c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046c2:	2300      	movs	r3, #0
 80046c4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80046c6:	2300      	movs	r3, #0
 80046c8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80046ca:	2300      	movs	r3, #0
 80046cc:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80046ce:	f107 0320 	add.w	r3, r7, #32
 80046d2:	2208      	movs	r2, #8
 80046d4:	4619      	mov	r1, r3
 80046d6:	4814      	ldr	r0, [pc, #80]	; (8004728 <MX_TIM1_Init+0x148>)
 80046d8:	f007 ffc4 	bl	800c664 <HAL_TIM_PWM_ConfigChannel>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80046e2:	f000 fc1f 	bl	8004f24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80046e6:	2300      	movs	r3, #0
 80046e8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80046ea:	2300      	movs	r3, #0
 80046ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80046ee:	2300      	movs	r3, #0
 80046f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80046f2:	2300      	movs	r3, #0
 80046f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80046f6:	2300      	movs	r3, #0
 80046f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80046fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004700:	2300      	movs	r3, #0
 8004702:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004704:	463b      	mov	r3, r7
 8004706:	4619      	mov	r1, r3
 8004708:	4807      	ldr	r0, [pc, #28]	; (8004728 <MX_TIM1_Init+0x148>)
 800470a:	f008 fb8b 	bl	800ce24 <HAL_TIMEx_ConfigBreakDeadTime>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d001      	beq.n	8004718 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8004714:	f000 fc06 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004718:	4803      	ldr	r0, [pc, #12]	; (8004728 <MX_TIM1_Init+0x148>)
 800471a:	f001 f97f 	bl	8005a1c <HAL_TIM_MspPostInit>

}
 800471e:	bf00      	nop
 8004720:	3768      	adds	r7, #104	; 0x68
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	20039178 	.word	0x20039178
 800472c:	40010000 	.word	0x40010000

08004730 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b08a      	sub	sp, #40	; 0x28
 8004734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004736:	f107 0320 	add.w	r3, r7, #32
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]
 800473e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004740:	1d3b      	adds	r3, r7, #4
 8004742:	2200      	movs	r2, #0
 8004744:	601a      	str	r2, [r3, #0]
 8004746:	605a      	str	r2, [r3, #4]
 8004748:	609a      	str	r2, [r3, #8]
 800474a:	60da      	str	r2, [r3, #12]
 800474c:	611a      	str	r2, [r3, #16]
 800474e:	615a      	str	r2, [r3, #20]
 8004750:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004752:	4b27      	ldr	r3, [pc, #156]	; (80047f0 <MX_TIM3_Init+0xc0>)
 8004754:	4a27      	ldr	r2, [pc, #156]	; (80047f4 <MX_TIM3_Init+0xc4>)
 8004756:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004758:	4b25      	ldr	r3, [pc, #148]	; (80047f0 <MX_TIM3_Init+0xc0>)
 800475a:	2200      	movs	r2, #0
 800475c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800475e:	4b24      	ldr	r3, [pc, #144]	; (80047f0 <MX_TIM3_Init+0xc0>)
 8004760:	2200      	movs	r2, #0
 8004762:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004764:	4b22      	ldr	r3, [pc, #136]	; (80047f0 <MX_TIM3_Init+0xc0>)
 8004766:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800476a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800476c:	4b20      	ldr	r3, [pc, #128]	; (80047f0 <MX_TIM3_Init+0xc0>)
 800476e:	2200      	movs	r2, #0
 8004770:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004772:	4b1f      	ldr	r3, [pc, #124]	; (80047f0 <MX_TIM3_Init+0xc0>)
 8004774:	2200      	movs	r2, #0
 8004776:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004778:	481d      	ldr	r0, [pc, #116]	; (80047f0 <MX_TIM3_Init+0xc0>)
 800477a:	f007 fd38 	bl	800c1ee <HAL_TIM_PWM_Init>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8004784:	f000 fbce 	bl	8004f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004788:	2300      	movs	r3, #0
 800478a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800478c:	2300      	movs	r3, #0
 800478e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004790:	f107 0320 	add.w	r3, r7, #32
 8004794:	4619      	mov	r1, r3
 8004796:	4816      	ldr	r0, [pc, #88]	; (80047f0 <MX_TIM3_Init+0xc0>)
 8004798:	f008 fac8 	bl	800cd2c <HAL_TIMEx_MasterConfigSynchronization>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d001      	beq.n	80047a6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80047a2:	f000 fbbf 	bl	8004f24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047a6:	2360      	movs	r3, #96	; 0x60
 80047a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80047aa:	2300      	movs	r3, #0
 80047ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047ae:	2300      	movs	r3, #0
 80047b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047b2:	2300      	movs	r3, #0
 80047b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047b6:	1d3b      	adds	r3, r7, #4
 80047b8:	2200      	movs	r2, #0
 80047ba:	4619      	mov	r1, r3
 80047bc:	480c      	ldr	r0, [pc, #48]	; (80047f0 <MX_TIM3_Init+0xc0>)
 80047be:	f007 ff51 	bl	800c664 <HAL_TIM_PWM_ConfigChannel>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80047c8:	f000 fbac 	bl	8004f24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047cc:	1d3b      	adds	r3, r7, #4
 80047ce:	2204      	movs	r2, #4
 80047d0:	4619      	mov	r1, r3
 80047d2:	4807      	ldr	r0, [pc, #28]	; (80047f0 <MX_TIM3_Init+0xc0>)
 80047d4:	f007 ff46 	bl	800c664 <HAL_TIM_PWM_ConfigChannel>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80047de:	f000 fba1 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80047e2:	4803      	ldr	r0, [pc, #12]	; (80047f0 <MX_TIM3_Init+0xc0>)
 80047e4:	f001 f91a 	bl	8005a1c <HAL_TIM_MspPostInit>

}
 80047e8:	bf00      	nop
 80047ea:	3728      	adds	r7, #40	; 0x28
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	20039010 	.word	0x20039010
 80047f4:	40000400 	.word	0x40000400

080047f8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b08a      	sub	sp, #40	; 0x28
 80047fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047fe:	f107 0320 	add.w	r3, r7, #32
 8004802:	2200      	movs	r2, #0
 8004804:	601a      	str	r2, [r3, #0]
 8004806:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004808:	1d3b      	adds	r3, r7, #4
 800480a:	2200      	movs	r2, #0
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	605a      	str	r2, [r3, #4]
 8004810:	609a      	str	r2, [r3, #8]
 8004812:	60da      	str	r2, [r3, #12]
 8004814:	611a      	str	r2, [r3, #16]
 8004816:	615a      	str	r2, [r3, #20]
 8004818:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800481a:	4b27      	ldr	r3, [pc, #156]	; (80048b8 <MX_TIM4_Init+0xc0>)
 800481c:	4a27      	ldr	r2, [pc, #156]	; (80048bc <MX_TIM4_Init+0xc4>)
 800481e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004820:	4b25      	ldr	r3, [pc, #148]	; (80048b8 <MX_TIM4_Init+0xc0>)
 8004822:	2200      	movs	r2, #0
 8004824:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004826:	4b24      	ldr	r3, [pc, #144]	; (80048b8 <MX_TIM4_Init+0xc0>)
 8004828:	2200      	movs	r2, #0
 800482a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 800482c:	4b22      	ldr	r3, [pc, #136]	; (80048b8 <MX_TIM4_Init+0xc0>)
 800482e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8004832:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004834:	4b20      	ldr	r3, [pc, #128]	; (80048b8 <MX_TIM4_Init+0xc0>)
 8004836:	2200      	movs	r2, #0
 8004838:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800483a:	4b1f      	ldr	r3, [pc, #124]	; (80048b8 <MX_TIM4_Init+0xc0>)
 800483c:	2200      	movs	r2, #0
 800483e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004840:	481d      	ldr	r0, [pc, #116]	; (80048b8 <MX_TIM4_Init+0xc0>)
 8004842:	f007 fcd4 	bl	800c1ee <HAL_TIM_PWM_Init>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800484c:	f000 fb6a 	bl	8004f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004850:	2300      	movs	r3, #0
 8004852:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004854:	2300      	movs	r3, #0
 8004856:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004858:	f107 0320 	add.w	r3, r7, #32
 800485c:	4619      	mov	r1, r3
 800485e:	4816      	ldr	r0, [pc, #88]	; (80048b8 <MX_TIM4_Init+0xc0>)
 8004860:	f008 fa64 	bl	800cd2c <HAL_TIMEx_MasterConfigSynchronization>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800486a:	f000 fb5b 	bl	8004f24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800486e:	2360      	movs	r3, #96	; 0x60
 8004870:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004872:	2300      	movs	r3, #0
 8004874:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004876:	2300      	movs	r3, #0
 8004878:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800487a:	2300      	movs	r3, #0
 800487c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800487e:	1d3b      	adds	r3, r7, #4
 8004880:	2208      	movs	r2, #8
 8004882:	4619      	mov	r1, r3
 8004884:	480c      	ldr	r0, [pc, #48]	; (80048b8 <MX_TIM4_Init+0xc0>)
 8004886:	f007 feed 	bl	800c664 <HAL_TIM_PWM_ConfigChannel>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d001      	beq.n	8004894 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004890:	f000 fb48 	bl	8004f24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004894:	1d3b      	adds	r3, r7, #4
 8004896:	220c      	movs	r2, #12
 8004898:	4619      	mov	r1, r3
 800489a:	4807      	ldr	r0, [pc, #28]	; (80048b8 <MX_TIM4_Init+0xc0>)
 800489c:	f007 fee2 	bl	800c664 <HAL_TIM_PWM_ConfigChannel>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80048a6:	f000 fb3d 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80048aa:	4803      	ldr	r0, [pc, #12]	; (80048b8 <MX_TIM4_Init+0xc0>)
 80048ac:	f001 f8b6 	bl	8005a1c <HAL_TIM_MspPostInit>

}
 80048b0:	bf00      	nop
 80048b2:	3728      	adds	r7, #40	; 0x28
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	20038e9c 	.word	0x20038e9c
 80048bc:	40000800 	.word	0x40000800

080048c0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048c6:	463b      	mov	r3, r7
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]
 80048cc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80048ce:	4b15      	ldr	r3, [pc, #84]	; (8004924 <MX_TIM6_Init+0x64>)
 80048d0:	4a15      	ldr	r2, [pc, #84]	; (8004928 <MX_TIM6_Init+0x68>)
 80048d2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 80048d4:	4b13      	ldr	r3, [pc, #76]	; (8004924 <MX_TIM6_Init+0x64>)
 80048d6:	2259      	movs	r2, #89	; 0x59
 80048d8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048da:	4b12      	ldr	r3, [pc, #72]	; (8004924 <MX_TIM6_Init+0x64>)
 80048dc:	2200      	movs	r2, #0
 80048de:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80048e0:	4b10      	ldr	r3, [pc, #64]	; (8004924 <MX_TIM6_Init+0x64>)
 80048e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80048e6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80048e8:	4b0e      	ldr	r3, [pc, #56]	; (8004924 <MX_TIM6_Init+0x64>)
 80048ea:	2280      	movs	r2, #128	; 0x80
 80048ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80048ee:	480d      	ldr	r0, [pc, #52]	; (8004924 <MX_TIM6_Init+0x64>)
 80048f0:	f007 fc2e 	bl	800c150 <HAL_TIM_Base_Init>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80048fa:	f000 fb13 	bl	8004f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048fe:	2300      	movs	r3, #0
 8004900:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004902:	2300      	movs	r3, #0
 8004904:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004906:	463b      	mov	r3, r7
 8004908:	4619      	mov	r1, r3
 800490a:	4806      	ldr	r0, [pc, #24]	; (8004924 <MX_TIM6_Init+0x64>)
 800490c:	f008 fa0e 	bl	800cd2c <HAL_TIMEx_MasterConfigSynchronization>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004916:	f000 fb05 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800491a:	bf00      	nop
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	20039138 	.word	0x20039138
 8004928:	40001000 	.word	0x40001000

0800492c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004932:	463b      	mov	r3, r7
 8004934:	2200      	movs	r2, #0
 8004936:	601a      	str	r2, [r3, #0]
 8004938:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800493a:	4b14      	ldr	r3, [pc, #80]	; (800498c <MX_TIM7_Init+0x60>)
 800493c:	4a14      	ldr	r2, [pc, #80]	; (8004990 <MX_TIM7_Init+0x64>)
 800493e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8004940:	4b12      	ldr	r3, [pc, #72]	; (800498c <MX_TIM7_Init+0x60>)
 8004942:	22b3      	movs	r2, #179	; 0xb3
 8004944:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004946:	4b11      	ldr	r3, [pc, #68]	; (800498c <MX_TIM7_Init+0x60>)
 8004948:	2200      	movs	r2, #0
 800494a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 800494c:	4b0f      	ldr	r3, [pc, #60]	; (800498c <MX_TIM7_Init+0x60>)
 800494e:	2231      	movs	r2, #49	; 0x31
 8004950:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004952:	4b0e      	ldr	r3, [pc, #56]	; (800498c <MX_TIM7_Init+0x60>)
 8004954:	2280      	movs	r2, #128	; 0x80
 8004956:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004958:	480c      	ldr	r0, [pc, #48]	; (800498c <MX_TIM7_Init+0x60>)
 800495a:	f007 fbf9 	bl	800c150 <HAL_TIM_Base_Init>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d001      	beq.n	8004968 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8004964:	f000 fade 	bl	8004f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004968:	2300      	movs	r3, #0
 800496a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800496c:	2300      	movs	r3, #0
 800496e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004970:	463b      	mov	r3, r7
 8004972:	4619      	mov	r1, r3
 8004974:	4805      	ldr	r0, [pc, #20]	; (800498c <MX_TIM7_Init+0x60>)
 8004976:	f008 f9d9 	bl	800cd2c <HAL_TIMEx_MasterConfigSynchronization>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d001      	beq.n	8004984 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8004980:	f000 fad0 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004984:	bf00      	nop
 8004986:	3708      	adds	r7, #8
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	200392dc 	.word	0x200392dc
 8004990:	40001400 	.word	0x40001400

08004994 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b08c      	sub	sp, #48	; 0x30
 8004998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800499a:	f107 030c 	add.w	r3, r7, #12
 800499e:	2224      	movs	r2, #36	; 0x24
 80049a0:	2100      	movs	r1, #0
 80049a2:	4618      	mov	r0, r3
 80049a4:	f00e f928 	bl	8012bf8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049a8:	1d3b      	adds	r3, r7, #4
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80049b0:	4b22      	ldr	r3, [pc, #136]	; (8004a3c <MX_TIM8_Init+0xa8>)
 80049b2:	4a23      	ldr	r2, [pc, #140]	; (8004a40 <MX_TIM8_Init+0xac>)
 80049b4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80049b6:	4b21      	ldr	r3, [pc, #132]	; (8004a3c <MX_TIM8_Init+0xa8>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80049bc:	4b1f      	ldr	r3, [pc, #124]	; (8004a3c <MX_TIM8_Init+0xa8>)
 80049be:	2210      	movs	r2, #16
 80049c0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80049c2:	4b1e      	ldr	r3, [pc, #120]	; (8004a3c <MX_TIM8_Init+0xa8>)
 80049c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049c8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049ca:	4b1c      	ldr	r3, [pc, #112]	; (8004a3c <MX_TIM8_Init+0xa8>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80049d0:	4b1a      	ldr	r3, [pc, #104]	; (8004a3c <MX_TIM8_Init+0xa8>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049d6:	4b19      	ldr	r3, [pc, #100]	; (8004a3c <MX_TIM8_Init+0xa8>)
 80049d8:	2200      	movs	r2, #0
 80049da:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80049dc:	2303      	movs	r3, #3
 80049de:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80049e0:	2300      	movs	r3, #0
 80049e2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80049e4:	2301      	movs	r3, #1
 80049e6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80049e8:	2300      	movs	r3, #0
 80049ea:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80049ec:	2300      	movs	r3, #0
 80049ee:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80049f0:	2300      	movs	r3, #0
 80049f2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80049f4:	2301      	movs	r3, #1
 80049f6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80049f8:	2300      	movs	r3, #0
 80049fa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80049fc:	2300      	movs	r3, #0
 80049fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8004a00:	f107 030c 	add.w	r3, r7, #12
 8004a04:	4619      	mov	r1, r3
 8004a06:	480d      	ldr	r0, [pc, #52]	; (8004a3c <MX_TIM8_Init+0xa8>)
 8004a08:	f007 fc5a 	bl	800c2c0 <HAL_TIM_Encoder_Init>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8004a12:	f000 fa87 	bl	8004f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a16:	2300      	movs	r3, #0
 8004a18:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004a1e:	1d3b      	adds	r3, r7, #4
 8004a20:	4619      	mov	r1, r3
 8004a22:	4806      	ldr	r0, [pc, #24]	; (8004a3c <MX_TIM8_Init+0xa8>)
 8004a24:	f008 f982 	bl	800cd2c <HAL_TIMEx_MasterConfigSynchronization>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8004a2e:	f000 fa79 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004a32:	bf00      	nop
 8004a34:	3730      	adds	r7, #48	; 0x30
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20038e5c 	.word	0x20038e5c
 8004a40:	40010400 	.word	0x40010400

08004a44 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b088      	sub	sp, #32
 8004a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a4a:	1d3b      	adds	r3, r7, #4
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	601a      	str	r2, [r3, #0]
 8004a50:	605a      	str	r2, [r3, #4]
 8004a52:	609a      	str	r2, [r3, #8]
 8004a54:	60da      	str	r2, [r3, #12]
 8004a56:	611a      	str	r2, [r3, #16]
 8004a58:	615a      	str	r2, [r3, #20]
 8004a5a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8004a5c:	4b1e      	ldr	r3, [pc, #120]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004a5e:	4a1f      	ldr	r2, [pc, #124]	; (8004adc <MX_TIM10_Init+0x98>)
 8004a60:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8004a62:	4b1d      	ldr	r3, [pc, #116]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a68:	4b1b      	ldr	r3, [pc, #108]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8004a6e:	4b1a      	ldr	r3, [pc, #104]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004a70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a74:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a76:	4b18      	ldr	r3, [pc, #96]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a7c:	4b16      	ldr	r3, [pc, #88]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004a7e:	2200      	movs	r2, #0
 8004a80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8004a82:	4815      	ldr	r0, [pc, #84]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004a84:	f007 fb64 	bl	800c150 <HAL_TIM_Base_Init>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8004a8e:	f000 fa49 	bl	8004f24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8004a92:	4811      	ldr	r0, [pc, #68]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004a94:	f007 fbab 	bl	800c1ee <HAL_TIM_PWM_Init>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d001      	beq.n	8004aa2 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8004a9e:	f000 fa41 	bl	8004f24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004aa2:	2360      	movs	r3, #96	; 0x60
 8004aa4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004ab2:	1d3b      	adds	r3, r7, #4
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	4807      	ldr	r0, [pc, #28]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004aba:	f007 fdd3 	bl	800c664 <HAL_TIM_PWM_ConfigChannel>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8004ac4:	f000 fa2e 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8004ac8:	4803      	ldr	r0, [pc, #12]	; (8004ad8 <MX_TIM10_Init+0x94>)
 8004aca:	f000 ffa7 	bl	8005a1c <HAL_TIM_MspPostInit>

}
 8004ace:	bf00      	nop
 8004ad0:	3720      	adds	r7, #32
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	20038f78 	.word	0x20038f78
 8004adc:	40014400 	.word	0x40014400

08004ae0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b088      	sub	sp, #32
 8004ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ae6:	1d3b      	adds	r3, r7, #4
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	605a      	str	r2, [r3, #4]
 8004aee:	609a      	str	r2, [r3, #8]
 8004af0:	60da      	str	r2, [r3, #12]
 8004af2:	611a      	str	r2, [r3, #16]
 8004af4:	615a      	str	r2, [r3, #20]
 8004af6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8004af8:	4b1e      	ldr	r3, [pc, #120]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004afa:	4a1f      	ldr	r2, [pc, #124]	; (8004b78 <MX_TIM11_Init+0x98>)
 8004afc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8004afe:	4b1d      	ldr	r3, [pc, #116]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b04:	4b1b      	ldr	r3, [pc, #108]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8004b0a:	4b1a      	ldr	r3, [pc, #104]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004b0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b10:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b12:	4b18      	ldr	r3, [pc, #96]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b18:	4b16      	ldr	r3, [pc, #88]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8004b1e:	4815      	ldr	r0, [pc, #84]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004b20:	f007 fb16 	bl	800c150 <HAL_TIM_Base_Init>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d001      	beq.n	8004b2e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8004b2a:	f000 f9fb 	bl	8004f24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8004b2e:	4811      	ldr	r0, [pc, #68]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004b30:	f007 fb5d 	bl	800c1ee <HAL_TIM_PWM_Init>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d001      	beq.n	8004b3e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8004b3a:	f000 f9f3 	bl	8004f24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004b3e:	2360      	movs	r3, #96	; 0x60
 8004b40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004b42:	2300      	movs	r3, #0
 8004b44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004b46:	2300      	movs	r3, #0
 8004b48:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004b4e:	1d3b      	adds	r3, r7, #4
 8004b50:	2200      	movs	r2, #0
 8004b52:	4619      	mov	r1, r3
 8004b54:	4807      	ldr	r0, [pc, #28]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004b56:	f007 fd85 	bl	800c664 <HAL_TIM_PWM_ConfigChannel>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8004b60:	f000 f9e0 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8004b64:	4803      	ldr	r0, [pc, #12]	; (8004b74 <MX_TIM11_Init+0x94>)
 8004b66:	f000 ff59 	bl	8005a1c <HAL_TIM_MspPostInit>

}
 8004b6a:	bf00      	nop
 8004b6c:	3720      	adds	r7, #32
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	20039098 	.word	0x20039098
 8004b78:	40014800 	.word	0x40014800

08004b7c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8004b80:	4b0e      	ldr	r3, [pc, #56]	; (8004bbc <MX_TIM13_Init+0x40>)
 8004b82:	4a0f      	ldr	r2, [pc, #60]	; (8004bc0 <MX_TIM13_Init+0x44>)
 8004b84:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 8004b86:	4b0d      	ldr	r3, [pc, #52]	; (8004bbc <MX_TIM13_Init+0x40>)
 8004b88:	2259      	movs	r2, #89	; 0x59
 8004b8a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b8c:	4b0b      	ldr	r3, [pc, #44]	; (8004bbc <MX_TIM13_Init+0x40>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8004b92:	4b0a      	ldr	r3, [pc, #40]	; (8004bbc <MX_TIM13_Init+0x40>)
 8004b94:	f242 720f 	movw	r2, #9999	; 0x270f
 8004b98:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b9a:	4b08      	ldr	r3, [pc, #32]	; (8004bbc <MX_TIM13_Init+0x40>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004ba0:	4b06      	ldr	r3, [pc, #24]	; (8004bbc <MX_TIM13_Init+0x40>)
 8004ba2:	2280      	movs	r2, #128	; 0x80
 8004ba4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8004ba6:	4805      	ldr	r0, [pc, #20]	; (8004bbc <MX_TIM13_Init+0x40>)
 8004ba8:	f007 fad2 	bl	800c150 <HAL_TIM_Base_Init>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8004bb2:	f000 f9b7 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8004bb6:	bf00      	nop
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	20039058 	.word	0x20039058
 8004bc0:	40001c00 	.word	0x40001c00

08004bc4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004bc8:	4b11      	ldr	r3, [pc, #68]	; (8004c10 <MX_USART2_UART_Init+0x4c>)
 8004bca:	4a12      	ldr	r2, [pc, #72]	; (8004c14 <MX_USART2_UART_Init+0x50>)
 8004bcc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004bce:	4b10      	ldr	r3, [pc, #64]	; (8004c10 <MX_USART2_UART_Init+0x4c>)
 8004bd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004bd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004bd6:	4b0e      	ldr	r3, [pc, #56]	; (8004c10 <MX_USART2_UART_Init+0x4c>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004bdc:	4b0c      	ldr	r3, [pc, #48]	; (8004c10 <MX_USART2_UART_Init+0x4c>)
 8004bde:	2200      	movs	r2, #0
 8004be0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004be2:	4b0b      	ldr	r3, [pc, #44]	; (8004c10 <MX_USART2_UART_Init+0x4c>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004be8:	4b09      	ldr	r3, [pc, #36]	; (8004c10 <MX_USART2_UART_Init+0x4c>)
 8004bea:	220c      	movs	r2, #12
 8004bec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004bee:	4b08      	ldr	r3, [pc, #32]	; (8004c10 <MX_USART2_UART_Init+0x4c>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004bf4:	4b06      	ldr	r3, [pc, #24]	; (8004c10 <MX_USART2_UART_Init+0x4c>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004bfa:	4805      	ldr	r0, [pc, #20]	; (8004c10 <MX_USART2_UART_Init+0x4c>)
 8004bfc:	f008 f978 	bl	800cef0 <HAL_UART_Init>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004c06:	f000 f98d 	bl	8004f24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004c0a:	bf00      	nop
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	2003923c 	.word	0x2003923c
 8004c14:	40004400 	.word	0x40004400

08004c18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004c1e:	2300      	movs	r3, #0
 8004c20:	607b      	str	r3, [r7, #4]
 8004c22:	4b14      	ldr	r3, [pc, #80]	; (8004c74 <MX_DMA_Init+0x5c>)
 8004c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c26:	4a13      	ldr	r2, [pc, #76]	; (8004c74 <MX_DMA_Init+0x5c>)
 8004c28:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c2e:	4b11      	ldr	r3, [pc, #68]	; (8004c74 <MX_DMA_Init+0x5c>)
 8004c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c36:	607b      	str	r3, [r7, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	203a      	movs	r0, #58	; 0x3a
 8004c40:	f002 fe39 	bl	80078b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004c44:	203a      	movs	r0, #58	; 0x3a
 8004c46:	f002 fe52 	bl	80078ee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	2100      	movs	r1, #0
 8004c4e:	203b      	movs	r0, #59	; 0x3b
 8004c50:	f002 fe31 	bl	80078b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8004c54:	203b      	movs	r0, #59	; 0x3b
 8004c56:	f002 fe4a 	bl	80078ee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	2045      	movs	r0, #69	; 0x45
 8004c60:	f002 fe29 	bl	80078b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8004c64:	2045      	movs	r0, #69	; 0x45
 8004c66:	f002 fe42 	bl	80078ee <HAL_NVIC_EnableIRQ>

}
 8004c6a:	bf00      	nop
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	40023800 	.word	0x40023800

08004c78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b08c      	sub	sp, #48	; 0x30
 8004c7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c7e:	f107 031c 	add.w	r3, r7, #28
 8004c82:	2200      	movs	r2, #0
 8004c84:	601a      	str	r2, [r3, #0]
 8004c86:	605a      	str	r2, [r3, #4]
 8004c88:	609a      	str	r2, [r3, #8]
 8004c8a:	60da      	str	r2, [r3, #12]
 8004c8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004c8e:	2300      	movs	r3, #0
 8004c90:	61bb      	str	r3, [r7, #24]
 8004c92:	4b9c      	ldr	r3, [pc, #624]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c96:	4a9b      	ldr	r2, [pc, #620]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004c98:	f043 0310 	orr.w	r3, r3, #16
 8004c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c9e:	4b99      	ldr	r3, [pc, #612]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca2:	f003 0310 	and.w	r3, r3, #16
 8004ca6:	61bb      	str	r3, [r7, #24]
 8004ca8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004caa:	2300      	movs	r3, #0
 8004cac:	617b      	str	r3, [r7, #20]
 8004cae:	4b95      	ldr	r3, [pc, #596]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cb2:	4a94      	ldr	r2, [pc, #592]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8004cba:	4b92      	ldr	r3, [pc, #584]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cc2:	617b      	str	r3, [r7, #20]
 8004cc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	613b      	str	r3, [r7, #16]
 8004cca:	4b8e      	ldr	r3, [pc, #568]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cce:	4a8d      	ldr	r2, [pc, #564]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004cd0:	f043 0304 	orr.w	r3, r3, #4
 8004cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8004cd6:	4b8b      	ldr	r3, [pc, #556]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cda:	f003 0304 	and.w	r3, r3, #4
 8004cde:	613b      	str	r3, [r7, #16]
 8004ce0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	4b87      	ldr	r3, [pc, #540]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cea:	4a86      	ldr	r2, [pc, #536]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004cec:	f043 0301 	orr.w	r3, r3, #1
 8004cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8004cf2:	4b84      	ldr	r3, [pc, #528]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cfe:	2300      	movs	r3, #0
 8004d00:	60bb      	str	r3, [r7, #8]
 8004d02:	4b80      	ldr	r3, [pc, #512]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d06:	4a7f      	ldr	r2, [pc, #508]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004d08:	f043 0302 	orr.w	r3, r3, #2
 8004d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d0e:	4b7d      	ldr	r3, [pc, #500]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	60bb      	str	r3, [r7, #8]
 8004d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	607b      	str	r3, [r7, #4]
 8004d1e:	4b79      	ldr	r3, [pc, #484]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	4a78      	ldr	r2, [pc, #480]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004d24:	f043 0308 	orr.w	r3, r3, #8
 8004d28:	6313      	str	r3, [r2, #48]	; 0x30
 8004d2a:	4b76      	ldr	r3, [pc, #472]	; (8004f04 <MX_GPIO_Init+0x28c>)
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2e:	f003 0308 	and.w	r3, r3, #8
 8004d32:	607b      	str	r3, [r7, #4]
 8004d34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8004d36:	2200      	movs	r2, #0
 8004d38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d3c:	4872      	ldr	r0, [pc, #456]	; (8004f08 <MX_GPIO_Init+0x290>)
 8004d3e:	f003 fb4f 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8004d42:	2200      	movs	r2, #0
 8004d44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004d48:	4870      	ldr	r0, [pc, #448]	; (8004f0c <MX_GPIO_Init+0x294>)
 8004d4a:	f003 fb49 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004d54:	486e      	ldr	r0, [pc, #440]	; (8004f10 <MX_GPIO_Init+0x298>)
 8004d56:	f003 fb43 	bl	80083e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8004d60:	486c      	ldr	r0, [pc, #432]	; (8004f14 <MX_GPIO_Init+0x29c>)
 8004d62:	f003 fb3d 	bl	80083e0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004d66:	2304      	movs	r3, #4
 8004d68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004d6a:	4b6b      	ldr	r3, [pc, #428]	; (8004f18 <MX_GPIO_Init+0x2a0>)
 8004d6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004d72:	f107 031c 	add.w	r3, r7, #28
 8004d76:	4619      	mov	r1, r3
 8004d78:	4863      	ldr	r0, [pc, #396]	; (8004f08 <MX_GPIO_Init+0x290>)
 8004d7a:	f003 f96f 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004d7e:	230f      	movs	r3, #15
 8004d80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d82:	2303      	movs	r3, #3
 8004d84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d86:	2300      	movs	r3, #0
 8004d88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d8a:	f107 031c 	add.w	r3, r7, #28
 8004d8e:	4619      	mov	r1, r3
 8004d90:	4862      	ldr	r0, [pc, #392]	; (8004f1c <MX_GPIO_Init+0x2a4>)
 8004d92:	f003 f963 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004d96:	23e1      	movs	r3, #225	; 0xe1
 8004d98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004da2:	f107 031c 	add.w	r3, r7, #28
 8004da6:	4619      	mov	r1, r3
 8004da8:	485a      	ldr	r0, [pc, #360]	; (8004f14 <MX_GPIO_Init+0x29c>)
 8004daa:	f003 f957 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004dae:	2303      	movs	r3, #3
 8004db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004db2:	2303      	movs	r3, #3
 8004db4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004db6:	2300      	movs	r3, #0
 8004db8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dba:	f107 031c 	add.w	r3, r7, #28
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	4852      	ldr	r0, [pc, #328]	; (8004f0c <MX_GPIO_Init+0x294>)
 8004dc2:	f003 f94b 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004dc6:	2304      	movs	r3, #4
 8004dc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dd2:	f107 031c 	add.w	r3, r7, #28
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	484c      	ldr	r0, [pc, #304]	; (8004f0c <MX_GPIO_Init+0x294>)
 8004dda:	f003 f93f 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8004dde:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8004de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004de4:	2300      	movs	r3, #0
 8004de6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004de8:	2301      	movs	r3, #1
 8004dea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004dec:	f107 031c 	add.w	r3, r7, #28
 8004df0:	4619      	mov	r1, r3
 8004df2:	4845      	ldr	r0, [pc, #276]	; (8004f08 <MX_GPIO_Init+0x290>)
 8004df4:	f003 f932 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004df8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004dfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e02:	2300      	movs	r3, #0
 8004e04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e06:	2300      	movs	r3, #0
 8004e08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004e0a:	f107 031c 	add.w	r3, r7, #28
 8004e0e:	4619      	mov	r1, r3
 8004e10:	483d      	ldr	r0, [pc, #244]	; (8004f08 <MX_GPIO_Init+0x290>)
 8004e12:	f003 f923 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004e16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e20:	2300      	movs	r3, #0
 8004e22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e24:	2300      	movs	r3, #0
 8004e26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e28:	f107 031c 	add.w	r3, r7, #28
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	4837      	ldr	r0, [pc, #220]	; (8004f0c <MX_GPIO_Init+0x294>)
 8004e30:	f003 f914 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004e34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004e3a:	4b39      	ldr	r3, [pc, #228]	; (8004f20 <MX_GPIO_Init+0x2a8>)
 8004e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e42:	f107 031c 	add.w	r3, r7, #28
 8004e46:	4619      	mov	r1, r3
 8004e48:	4831      	ldr	r0, [pc, #196]	; (8004f10 <MX_GPIO_Init+0x298>)
 8004e4a:	f003 f907 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004e4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e54:	2301      	movs	r3, #1
 8004e56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e60:	f107 031c 	add.w	r3, r7, #28
 8004e64:	4619      	mov	r1, r3
 8004e66:	482a      	ldr	r0, [pc, #168]	; (8004f10 <MX_GPIO_Init+0x298>)
 8004e68:	f003 f8f8 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004e6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e72:	2301      	movs	r3, #1
 8004e74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e76:	2301      	movs	r3, #1
 8004e78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e7e:	f107 031c 	add.w	r3, r7, #28
 8004e82:	4619      	mov	r1, r3
 8004e84:	4822      	ldr	r0, [pc, #136]	; (8004f10 <MX_GPIO_Init+0x298>)
 8004e86:	f003 f8e9 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004e8a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004e8e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e90:	2301      	movs	r3, #1
 8004e92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e94:	2300      	movs	r3, #0
 8004e96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e9c:	f107 031c 	add.w	r3, r7, #28
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	481c      	ldr	r0, [pc, #112]	; (8004f14 <MX_GPIO_Init+0x29c>)
 8004ea4:	f003 f8da 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004ea8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eb6:	f107 031c 	add.w	r3, r7, #28
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4815      	ldr	r0, [pc, #84]	; (8004f14 <MX_GPIO_Init+0x29c>)
 8004ebe:	f003 f8cd 	bl	800805c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8004ec2:	239b      	movs	r3, #155	; 0x9b
 8004ec4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004ece:	f107 031c 	add.w	r3, r7, #28
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	480e      	ldr	r0, [pc, #56]	; (8004f10 <MX_GPIO_Init+0x298>)
 8004ed6:	f003 f8c1 	bl	800805c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8004eda:	2200      	movs	r2, #0
 8004edc:	2100      	movs	r1, #0
 8004ede:	2008      	movs	r0, #8
 8004ee0:	f002 fce9 	bl	80078b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004ee4:	2008      	movs	r0, #8
 8004ee6:	f002 fd02 	bl	80078ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004eea:	2200      	movs	r2, #0
 8004eec:	2100      	movs	r1, #0
 8004eee:	2017      	movs	r0, #23
 8004ef0:	f002 fce1 	bl	80078b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004ef4:	2017      	movs	r0, #23
 8004ef6:	f002 fcfa 	bl	80078ee <HAL_NVIC_EnableIRQ>

}
 8004efa:	bf00      	nop
 8004efc:	3730      	adds	r7, #48	; 0x30
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40023800 	.word	0x40023800
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	40020400 	.word	0x40020400
 8004f10:	40020c00 	.word	0x40020c00
 8004f14:	40020000 	.word	0x40020000
 8004f18:	10310000 	.word	0x10310000
 8004f1c:	40020800 	.word	0x40020800
 8004f20:	10110000 	.word	0x10110000

08004f24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004f24:	b480      	push	{r7}
 8004f26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004f28:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004f2a:	e7fe      	b.n	8004f2a <Error_Handler+0x6>

08004f2c <CalcError1>:
RT_MODEL *const rtM = &rtM_;
static void CalcError1(void);

/* Output and update for atomic system: '<S1>/CalcError1' */
static void CalcError1(void)
{
 8004f2c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004f30:	b088      	sub	sp, #32
 8004f32:	af00      	add	r7, sp, #0

  /* Sum: '<S2>/Add1' incorporates:
   *  Inport: '<Root>/Py'
   *  Inport: '<Root>/y_cur'
   */
  rtb_Add1 = rtU.target_y - rtU.y;
 8004f34:	4b3d      	ldr	r3, [pc, #244]	; (800502c <CalcError1+0x100>)
 8004f36:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8004f3a:	4b3c      	ldr	r3, [pc, #240]	; (800502c <CalcError1+0x100>)
 8004f3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f40:	f7fb f9ba 	bl	80002b8 <__aeabi_dsub>
 8004f44:	4602      	mov	r2, r0
 8004f46:	460b      	mov	r3, r1
 8004f48:	e9c7 2306 	strd	r2, r3, [r7, #24]

  /* Sum: '<S2>/Add2' incorporates:
   *  Inport: '<Root>/Px'
   *  Inport: '<Root>/x_cur'
   */
  rtb_Add2 = rtU.target_x - rtU.x;
 8004f4c:	4b37      	ldr	r3, [pc, #220]	; (800502c <CalcError1+0x100>)
 8004f4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f52:	4b36      	ldr	r3, [pc, #216]	; (800502c <CalcError1+0x100>)
 8004f54:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004f58:	f7fb f9ae 	bl	80002b8 <__aeabi_dsub>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	e9c7 2304 	strd	r2, r3, [r7, #16]

  /* Trigonometry: '<S2>/Trigonometric Function1' incorporates:
   *  Inport: '<Root>/th_cur'
   *  Trigonometry: '<S2>/Trigonometric Function2'
   */
  Add4_tmp = sin(rtU.th_cur);
 8004f64:	4b31      	ldr	r3, [pc, #196]	; (800502c <CalcError1+0x100>)
 8004f66:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8004f6a:	eeb0 0a47 	vmov.f32	s0, s14
 8004f6e:	eef0 0a67 	vmov.f32	s1, s15
 8004f72:	f00c fcf5 	bl	8011960 <sin>
 8004f76:	ed87 0b02 	vstr	d0, [r7, #8]

  /* Trigonometry: '<S2>/Trigonometric Function4' incorporates:
   *  Inport: '<Root>/th_cur'
   *  Trigonometry: '<S2>/Trigonometric Function3'
   */
  Add4_tmp_0 = cos(rtU.th_cur);
 8004f7a:	4b2c      	ldr	r3, [pc, #176]	; (800502c <CalcError1+0x100>)
 8004f7c:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8004f80:	eeb0 0a47 	vmov.f32	s0, s14
 8004f84:	eef0 0a67 	vmov.f32	s1, s15
 8004f88:	f00c fca6 	bl	80118d8 <cos>
 8004f8c:	ed87 0b00 	vstr	d0, [r7]
   *  Product: '<S2>/Product'
   *  Product: '<S2>/Product1'
   *  Trigonometry: '<S2>/Trigonometric Function1'
   *  Trigonometry: '<S2>/Trigonometric Function4'
   */
  rtDW.Add4 = rtb_Add2 * Add4_tmp_0 + rtb_Add1 * Add4_tmp;
 8004f90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004f98:	f7fb fb46 	bl	8000628 <__aeabi_dmul>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	4690      	mov	r8, r2
 8004fa2:	4699      	mov	r9, r3
 8004fa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fa8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004fac:	f7fb fb3c 	bl	8000628 <__aeabi_dmul>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	460b      	mov	r3, r1
 8004fb4:	4640      	mov	r0, r8
 8004fb6:	4649      	mov	r1, r9
 8004fb8:	f7fb f980 	bl	80002bc <__adddf3>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	491b      	ldr	r1, [pc, #108]	; (8005030 <CalcError1+0x104>)
 8004fc2:	e9c1 2300 	strd	r2, r3, [r1]
  /* Sum: '<S2>/Add5' incorporates:
   *  Gain: '<S2>/Gain4'
   *  Product: '<S2>/Product2'
   *  Product: '<S2>/Product3'
   */
  rtDW.Add5 = rtb_Add2 * -Add4_tmp + rtb_Add1 * Add4_tmp_0;
 8004fc6:	68bc      	ldr	r4, [r7, #8]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8004fce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004fd2:	4620      	mov	r0, r4
 8004fd4:	4629      	mov	r1, r5
 8004fd6:	f7fb fb27 	bl	8000628 <__aeabi_dmul>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	460c      	mov	r4, r1
 8004fde:	4625      	mov	r5, r4
 8004fe0:	461c      	mov	r4, r3
 8004fe2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fe6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004fea:	f7fb fb1d 	bl	8000628 <__aeabi_dmul>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	4620      	mov	r0, r4
 8004ff4:	4629      	mov	r1, r5
 8004ff6:	f7fb f961 	bl	80002bc <__adddf3>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	460c      	mov	r4, r1
 8004ffe:	4a0c      	ldr	r2, [pc, #48]	; (8005030 <CalcError1+0x104>)
 8005000:	e9c2 3402 	strd	r3, r4, [r2, #8]

  /* Sum: '<S2>/Add3' incorporates:
   *  Inport: '<Root>/Pth'
   *  Inport: '<Root>/th_cur'
   */
  rtDW.Add3 = rtU.th - rtU.th_cur;
 8005004:	4b09      	ldr	r3, [pc, #36]	; (800502c <CalcError1+0x100>)
 8005006:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800500a:	4b08      	ldr	r3, [pc, #32]	; (800502c <CalcError1+0x100>)
 800500c:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8005010:	461a      	mov	r2, r3
 8005012:	4623      	mov	r3, r4
 8005014:	f7fb f950 	bl	80002b8 <__aeabi_dsub>
 8005018:	4603      	mov	r3, r0
 800501a:	460c      	mov	r4, r1
 800501c:	4a04      	ldr	r2, [pc, #16]	; (8005030 <CalcError1+0x104>)
 800501e:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 8005022:	bf00      	nop
 8005024:	3720      	adds	r7, #32
 8005026:	46bd      	mov	sp, r7
 8005028:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800502c:	20039330 	.word	0x20039330
 8005030:	20039360 	.word	0x20039360

08005034 <path_following_step>:

/* Model step function */
void path_following_step(void)
{
 8005034:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005038:	b08a      	sub	sp, #40	; 0x28
 800503a:	af00      	add	r7, sp, #0
   *  Inport: '<Root>/Px'
   *
   * About '<S5>/TSamp':
   *  y = u * K where K = 1 / ( w * Ts )
   */
  rtb_TSamp = rtU.target_x * 1000.0;
 800503c:	4b7a      	ldr	r3, [pc, #488]	; (8005228 <path_following_step+0x1f4>)
 800503e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005042:	f04f 0200 	mov.w	r2, #0
 8005046:	4b79      	ldr	r3, [pc, #484]	; (800522c <path_following_step+0x1f8>)
 8005048:	f7fb faee 	bl	8000628 <__aeabi_dmul>
 800504c:	4603      	mov	r3, r0
 800504e:	460c      	mov	r4, r1
 8005050:	e9c7 3408 	strd	r3, r4, [r7, #32]
   *
   * Block description for '<S5>/UD':
   *
   *  Store in Global RAM
   */
  rtb_Uk1 = rtb_TSamp - rtDW.UD_DSTATE;
 8005054:	4b76      	ldr	r3, [pc, #472]	; (8005230 <path_following_step+0x1fc>)
 8005056:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 800505a:	461a      	mov	r2, r3
 800505c:	4623      	mov	r3, r4
 800505e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005062:	f7fb f929 	bl	80002b8 <__aeabi_dsub>
 8005066:	4603      	mov	r3, r0
 8005068:	460c      	mov	r4, r1
 800506a:	e9c7 3406 	strd	r3, r4, [r7, #24]
  mon1 = rtb_TSamp;
 800506e:	4a71      	ldr	r2, [pc, #452]	; (8005234 <path_following_step+0x200>)
 8005070:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005074:	e9c2 3400 	strd	r3, r4, [r2]
  mon2 = rtDW.UD_DSTATE;
 8005078:	4b6d      	ldr	r3, [pc, #436]	; (8005230 <path_following_step+0x1fc>)
 800507a:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 800507e:	4a6e      	ldr	r2, [pc, #440]	; (8005238 <path_following_step+0x204>)
 8005080:	e9c2 3400 	strd	r3, r4, [r2]

  /* Math: '<S1>/Square' */
  rtb_Square = rtb_Uk1 * rtb_Uk1;
 8005084:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005088:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800508c:	f7fb facc 	bl	8000628 <__aeabi_dmul>
 8005090:	4603      	mov	r3, r0
 8005092:	460c      	mov	r4, r1
 8005094:	e9c7 3404 	strd	r3, r4, [r7, #16]
   *  Inport: '<Root>/Py'
   *
   * About '<S6>/TSamp':
   *  y = u * K where K = 1 / ( w * Ts )
   */
  rtb_TSamp_gl = rtU.target_y * 1000.0;
 8005098:	4b63      	ldr	r3, [pc, #396]	; (8005228 <path_following_step+0x1f4>)
 800509a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800509e:	f04f 0200 	mov.w	r2, #0
 80050a2:	4b62      	ldr	r3, [pc, #392]	; (800522c <path_following_step+0x1f8>)
 80050a4:	f7fb fac0 	bl	8000628 <__aeabi_dmul>
 80050a8:	4603      	mov	r3, r0
 80050aa:	460c      	mov	r4, r1
 80050ac:	e9c7 3402 	strd	r3, r4, [r7, #8]
   *
   * Block description for '<S6>/UD':
   *
   *  Store in Global RAM
   */
  rtb_Uk1 = rtb_TSamp_gl - rtDW.UD_DSTATE_o;
 80050b0:	4b5f      	ldr	r3, [pc, #380]	; (8005230 <path_following_step+0x1fc>)
 80050b2:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80050b6:	461a      	mov	r2, r3
 80050b8:	4623      	mov	r3, r4
 80050ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80050be:	f7fb f8fb 	bl	80002b8 <__aeabi_dsub>
 80050c2:	4603      	mov	r3, r0
 80050c4:	460c      	mov	r4, r1
 80050c6:	e9c7 3406 	strd	r3, r4, [r7, #24]

  /* Sqrt: '<S1>/Sqrt' incorporates:
   *  Math: '<S1>/Square1'
   *  Sum: '<S1>/Add5'
   */
  rtb_Uk1 = sqrt(rtb_Uk1 * rtb_Uk1 + rtb_Square);
 80050ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80050d2:	f7fb faa9 	bl	8000628 <__aeabi_dmul>
 80050d6:	4603      	mov	r3, r0
 80050d8:	460c      	mov	r4, r1
 80050da:	4618      	mov	r0, r3
 80050dc:	4621      	mov	r1, r4
 80050de:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80050e2:	f7fb f8eb 	bl	80002bc <__adddf3>
 80050e6:	4603      	mov	r3, r0
 80050e8:	460c      	mov	r4, r1
 80050ea:	ec44 3b17 	vmov	d7, r3, r4
 80050ee:	eeb0 0a47 	vmov.f32	s0, s14
 80050f2:	eef0 0a67 	vmov.f32	s1, s15
 80050f6:	f00c fc7b 	bl	80119f0 <sqrt>
 80050fa:	ed87 0b06 	vstr	d0, [r7, #24]

  /* Outputs for Atomic SubSystem: '<S1>/CalcError1' */
  CalcError1();
 80050fe:	f7ff ff15 	bl	8004f2c <CalcError1>
   *  Inport: '<Root>/Pth'
   *
   * About '<S4>/TSamp':
   *  y = u * K where K = 1 / ( w * Ts )
   */
  rtb_Square = rtU.th * 1000.0;
 8005102:	4b49      	ldr	r3, [pc, #292]	; (8005228 <path_following_step+0x1f4>)
 8005104:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005108:	f04f 0200 	mov.w	r2, #0
 800510c:	4b47      	ldr	r3, [pc, #284]	; (800522c <path_following_step+0x1f8>)
 800510e:	f7fb fa8b 	bl	8000628 <__aeabi_dmul>
 8005112:	4603      	mov	r3, r0
 8005114:	460c      	mov	r4, r1
 8005116:	e9c7 3404 	strd	r3, r4, [r7, #16]
   *
   * Block description for '<S4>/UD':
   *
   *  Store in Global RAM
   */
  rtb_Diff = rtb_Square - rtDW.UD_DSTATE_d;
 800511a:	4b45      	ldr	r3, [pc, #276]	; (8005230 <path_following_step+0x1fc>)
 800511c:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8005120:	461a      	mov	r2, r3
 8005122:	4623      	mov	r3, r4
 8005124:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005128:	f7fb f8c6 	bl	80002b8 <__aeabi_dsub>
 800512c:	4603      	mov	r3, r0
 800512e:	460c      	mov	r4, r1
 8005130:	e9c7 3400 	strd	r3, r4, [r7]
   *
   * Block description for '<S5>/UD':
   *
   *  Store in Global RAM
   */
  rtDW.UD_DSTATE = rtb_TSamp;
 8005134:	4a3e      	ldr	r2, [pc, #248]	; (8005230 <path_following_step+0x1fc>)
 8005136:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800513a:	e9c2 3406 	strd	r3, r4, [r2, #24]
   *
   * Block description for '<S6>/UD':
   *
   *  Store in Global RAM
   */
  rtDW.UD_DSTATE_o = rtb_TSamp_gl;
 800513e:	4a3c      	ldr	r2, [pc, #240]	; (8005230 <path_following_step+0x1fc>)
 8005140:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005144:	e9c2 3408 	strd	r3, r4, [r2, #32]
   *
   * Block description for '<S4>/UD':
   *
   *  Store in Global RAM
   */
  rtDW.UD_DSTATE_d = rtb_Square;
 8005148:	4a39      	ldr	r2, [pc, #228]	; (8005230 <path_following_step+0x1fc>)
 800514a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800514e:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
   *  Gain: '<S3>/Gain'
   *  Product: '<S3>/Product1'
   *  Sum: '<S3>/Add5'
   *  Trigonometry: '<S3>/Trigonometric Function2'
   */
  rtY.V_tar = rtParam.kx * rtDW.Add4 + cos(rtDW.Add3) * rtb_Uk1;
 8005152:	4b3a      	ldr	r3, [pc, #232]	; (800523c <path_following_step+0x208>)
 8005154:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005158:	4b35      	ldr	r3, [pc, #212]	; (8005230 <path_following_step+0x1fc>)
 800515a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800515e:	461a      	mov	r2, r3
 8005160:	4623      	mov	r3, r4
 8005162:	f7fb fa61 	bl	8000628 <__aeabi_dmul>
 8005166:	4603      	mov	r3, r0
 8005168:	460c      	mov	r4, r1
 800516a:	4625      	mov	r5, r4
 800516c:	461c      	mov	r4, r3
 800516e:	4b30      	ldr	r3, [pc, #192]	; (8005230 <path_following_step+0x1fc>)
 8005170:	ed93 7b04 	vldr	d7, [r3, #16]
 8005174:	eeb0 0a47 	vmov.f32	s0, s14
 8005178:	eef0 0a67 	vmov.f32	s1, s15
 800517c:	f00c fbac 	bl	80118d8 <cos>
 8005180:	ec51 0b10 	vmov	r0, r1, d0
 8005184:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005188:	f7fb fa4e 	bl	8000628 <__aeabi_dmul>
 800518c:	4602      	mov	r2, r0
 800518e:	460b      	mov	r3, r1
 8005190:	4620      	mov	r0, r4
 8005192:	4629      	mov	r1, r5
 8005194:	f7fb f892 	bl	80002bc <__adddf3>
 8005198:	4603      	mov	r3, r0
 800519a:	460c      	mov	r4, r1
 800519c:	4a28      	ldr	r2, [pc, #160]	; (8005240 <path_following_step+0x20c>)
 800519e:	e9c2 3400 	strd	r3, r4, [r2]
   *  Product: '<S3>/Product2'
   *  Sum: '<S3>/Add1'
   *  Sum: '<S3>/Add2'
   *  Trigonometry: '<S3>/Trigonometric Function1'
   */
  rtY.tar = (rtParam.ky * rtDW.Add5 + rtParam.kt * sin(rtDW.Add3)) * rtb_Uk1 + rtb_Diff;
 80051a2:	4b26      	ldr	r3, [pc, #152]	; (800523c <path_following_step+0x208>)
 80051a4:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80051a8:	4b21      	ldr	r3, [pc, #132]	; (8005230 <path_following_step+0x1fc>)
 80051aa:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80051ae:	461a      	mov	r2, r3
 80051b0:	4623      	mov	r3, r4
 80051b2:	f7fb fa39 	bl	8000628 <__aeabi_dmul>
 80051b6:	4603      	mov	r3, r0
 80051b8:	460c      	mov	r4, r1
 80051ba:	4698      	mov	r8, r3
 80051bc:	46a1      	mov	r9, r4
 80051be:	4b1f      	ldr	r3, [pc, #124]	; (800523c <path_following_step+0x208>)
 80051c0:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80051c4:	4b1a      	ldr	r3, [pc, #104]	; (8005230 <path_following_step+0x1fc>)
 80051c6:	ed93 7b04 	vldr	d7, [r3, #16]
 80051ca:	eeb0 0a47 	vmov.f32	s0, s14
 80051ce:	eef0 0a67 	vmov.f32	s1, s15
 80051d2:	f00c fbc5 	bl	8011960 <sin>
 80051d6:	ec53 2b10 	vmov	r2, r3, d0
 80051da:	4620      	mov	r0, r4
 80051dc:	4629      	mov	r1, r5
 80051de:	f7fb fa23 	bl	8000628 <__aeabi_dmul>
 80051e2:	4603      	mov	r3, r0
 80051e4:	460c      	mov	r4, r1
 80051e6:	461a      	mov	r2, r3
 80051e8:	4623      	mov	r3, r4
 80051ea:	4640      	mov	r0, r8
 80051ec:	4649      	mov	r1, r9
 80051ee:	f7fb f865 	bl	80002bc <__adddf3>
 80051f2:	4603      	mov	r3, r0
 80051f4:	460c      	mov	r4, r1
 80051f6:	4618      	mov	r0, r3
 80051f8:	4621      	mov	r1, r4
 80051fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051fe:	f7fb fa13 	bl	8000628 <__aeabi_dmul>
 8005202:	4603      	mov	r3, r0
 8005204:	460c      	mov	r4, r1
 8005206:	4618      	mov	r0, r3
 8005208:	4621      	mov	r1, r4
 800520a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800520e:	f7fb f855 	bl	80002bc <__adddf3>
 8005212:	4603      	mov	r3, r0
 8005214:	460c      	mov	r4, r1
 8005216:	4a0a      	ldr	r2, [pc, #40]	; (8005240 <path_following_step+0x20c>)
 8005218:	e9c2 3402 	strd	r3, r4, [r2, #8]
  //mon2 = rtb_Diff;


  /* End of Outputs for SubSystem: '<S1>/ClacTarget_V1' */
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}
 800521c:	bf00      	nop
 800521e:	3728      	adds	r7, #40	; 0x28
 8005220:	46bd      	mov	sp, r7
 8005222:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005226:	bf00      	nop
 8005228:	20039330 	.word	0x20039330
 800522c:	408f4000 	.word	0x408f4000
 8005230:	20039360 	.word	0x20039360
 8005234:	20039320 	.word	0x20039320
 8005238:	20039328 	.word	0x20039328
 800523c:	200393a0 	.word	0x200393a0
 8005240:	20039390 	.word	0x20039390

08005244 <path_following_initialize>:

/* Model initialize function */
void path_following_initialize(void)
{
 8005244:	b480      	push	{r7}
 8005246:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8005248:	bf00      	nop
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
	...

08005254 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800525a:	2300      	movs	r3, #0
 800525c:	607b      	str	r3, [r7, #4]
 800525e:	4b10      	ldr	r3, [pc, #64]	; (80052a0 <HAL_MspInit+0x4c>)
 8005260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005262:	4a0f      	ldr	r2, [pc, #60]	; (80052a0 <HAL_MspInit+0x4c>)
 8005264:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005268:	6453      	str	r3, [r2, #68]	; 0x44
 800526a:	4b0d      	ldr	r3, [pc, #52]	; (80052a0 <HAL_MspInit+0x4c>)
 800526c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005272:	607b      	str	r3, [r7, #4]
 8005274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005276:	2300      	movs	r3, #0
 8005278:	603b      	str	r3, [r7, #0]
 800527a:	4b09      	ldr	r3, [pc, #36]	; (80052a0 <HAL_MspInit+0x4c>)
 800527c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527e:	4a08      	ldr	r2, [pc, #32]	; (80052a0 <HAL_MspInit+0x4c>)
 8005280:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005284:	6413      	str	r3, [r2, #64]	; 0x40
 8005286:	4b06      	ldr	r3, [pc, #24]	; (80052a0 <HAL_MspInit+0x4c>)
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800528e:	603b      	str	r3, [r7, #0]
 8005290:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005292:	bf00      	nop
 8005294:	370c      	adds	r7, #12
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	40023800 	.word	0x40023800

080052a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b08c      	sub	sp, #48	; 0x30
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052ac:	f107 031c 	add.w	r3, r7, #28
 80052b0:	2200      	movs	r2, #0
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	605a      	str	r2, [r3, #4]
 80052b6:	609a      	str	r2, [r3, #8]
 80052b8:	60da      	str	r2, [r3, #12]
 80052ba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a4a      	ldr	r2, [pc, #296]	; (80053ec <HAL_ADC_MspInit+0x148>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	f040 808e 	bne.w	80053e4 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80052c8:	2300      	movs	r3, #0
 80052ca:	61bb      	str	r3, [r7, #24]
 80052cc:	4b48      	ldr	r3, [pc, #288]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 80052ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d0:	4a47      	ldr	r2, [pc, #284]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 80052d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052d6:	6453      	str	r3, [r2, #68]	; 0x44
 80052d8:	4b45      	ldr	r3, [pc, #276]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 80052da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052e0:	61bb      	str	r3, [r7, #24]
 80052e2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80052e4:	2300      	movs	r3, #0
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	4b41      	ldr	r3, [pc, #260]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 80052ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ec:	4a40      	ldr	r2, [pc, #256]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 80052ee:	f043 0304 	orr.w	r3, r3, #4
 80052f2:	6313      	str	r3, [r2, #48]	; 0x30
 80052f4:	4b3e      	ldr	r3, [pc, #248]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 80052f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f8:	f003 0304 	and.w	r3, r3, #4
 80052fc:	617b      	str	r3, [r7, #20]
 80052fe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005300:	2300      	movs	r3, #0
 8005302:	613b      	str	r3, [r7, #16]
 8005304:	4b3a      	ldr	r3, [pc, #232]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 8005306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005308:	4a39      	ldr	r2, [pc, #228]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 800530a:	f043 0301 	orr.w	r3, r3, #1
 800530e:	6313      	str	r3, [r2, #48]	; 0x30
 8005310:	4b37      	ldr	r3, [pc, #220]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 8005312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005314:	f003 0301 	and.w	r3, r3, #1
 8005318:	613b      	str	r3, [r7, #16]
 800531a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800531c:	2300      	movs	r3, #0
 800531e:	60fb      	str	r3, [r7, #12]
 8005320:	4b33      	ldr	r3, [pc, #204]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 8005322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005324:	4a32      	ldr	r2, [pc, #200]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 8005326:	f043 0302 	orr.w	r3, r3, #2
 800532a:	6313      	str	r3, [r2, #48]	; 0x30
 800532c:	4b30      	ldr	r3, [pc, #192]	; (80053f0 <HAL_ADC_MspInit+0x14c>)
 800532e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005330:	f003 0302 	and.w	r3, r3, #2
 8005334:	60fb      	str	r3, [r7, #12]
 8005336:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005338:	230f      	movs	r3, #15
 800533a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800533c:	2303      	movs	r3, #3
 800533e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005340:	2300      	movs	r3, #0
 8005342:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005344:	f107 031c 	add.w	r3, r7, #28
 8005348:	4619      	mov	r1, r3
 800534a:	482a      	ldr	r0, [pc, #168]	; (80053f4 <HAL_ADC_MspInit+0x150>)
 800534c:	f002 fe86 	bl	800805c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005350:	23ff      	movs	r3, #255	; 0xff
 8005352:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005354:	2303      	movs	r3, #3
 8005356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005358:	2300      	movs	r3, #0
 800535a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800535c:	f107 031c 	add.w	r3, r7, #28
 8005360:	4619      	mov	r1, r3
 8005362:	4825      	ldr	r0, [pc, #148]	; (80053f8 <HAL_ADC_MspInit+0x154>)
 8005364:	f002 fe7a 	bl	800805c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005368:	2303      	movs	r3, #3
 800536a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800536c:	2303      	movs	r3, #3
 800536e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005370:	2300      	movs	r3, #0
 8005372:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005374:	f107 031c 	add.w	r3, r7, #28
 8005378:	4619      	mov	r1, r3
 800537a:	4820      	ldr	r0, [pc, #128]	; (80053fc <HAL_ADC_MspInit+0x158>)
 800537c:	f002 fe6e 	bl	800805c <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8005380:	4b1f      	ldr	r3, [pc, #124]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 8005382:	4a20      	ldr	r2, [pc, #128]	; (8005404 <HAL_ADC_MspInit+0x160>)
 8005384:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005386:	4b1e      	ldr	r3, [pc, #120]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 8005388:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800538c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800538e:	4b1c      	ldr	r3, [pc, #112]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 8005390:	2200      	movs	r2, #0
 8005392:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005394:	4b1a      	ldr	r3, [pc, #104]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 8005396:	2200      	movs	r2, #0
 8005398:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800539a:	4b19      	ldr	r3, [pc, #100]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 800539c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80053a0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80053a2:	4b17      	ldr	r3, [pc, #92]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 80053a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80053a8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80053aa:	4b15      	ldr	r3, [pc, #84]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 80053ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80053b0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80053b2:	4b13      	ldr	r3, [pc, #76]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 80053b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80053b8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 80053ba:	4b11      	ldr	r3, [pc, #68]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 80053bc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80053c0:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053c2:	4b0f      	ldr	r3, [pc, #60]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80053c8:	480d      	ldr	r0, [pc, #52]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 80053ca:	f002 faab 	bl	8007924 <HAL_DMA_Init>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d001      	beq.n	80053d8 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 80053d4:	f7ff fda6 	bl	8004f24 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a09      	ldr	r2, [pc, #36]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 80053dc:	639a      	str	r2, [r3, #56]	; 0x38
 80053de:	4a08      	ldr	r2, [pc, #32]	; (8005400 <HAL_ADC_MspInit+0x15c>)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80053e4:	bf00      	nop
 80053e6:	3730      	adds	r7, #48	; 0x30
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	40012100 	.word	0x40012100
 80053f0:	40023800 	.word	0x40023800
 80053f4:	40020800 	.word	0x40020800
 80053f8:	40020000 	.word	0x40020000
 80053fc:	40020400 	.word	0x40020400
 8005400:	2003927c 	.word	0x2003927c
 8005404:	40026440 	.word	0x40026440

08005408 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b08c      	sub	sp, #48	; 0x30
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005410:	f107 031c 	add.w	r3, r7, #28
 8005414:	2200      	movs	r2, #0
 8005416:	601a      	str	r2, [r3, #0]
 8005418:	605a      	str	r2, [r3, #4]
 800541a:	609a      	str	r2, [r3, #8]
 800541c:	60da      	str	r2, [r3, #12]
 800541e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a32      	ldr	r2, [pc, #200]	; (80054f0 <HAL_I2C_MspInit+0xe8>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d12c      	bne.n	8005484 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800542a:	2300      	movs	r3, #0
 800542c:	61bb      	str	r3, [r7, #24]
 800542e:	4b31      	ldr	r3, [pc, #196]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 8005430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005432:	4a30      	ldr	r2, [pc, #192]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 8005434:	f043 0302 	orr.w	r3, r3, #2
 8005438:	6313      	str	r3, [r2, #48]	; 0x30
 800543a:	4b2e      	ldr	r3, [pc, #184]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 800543c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	61bb      	str	r3, [r7, #24]
 8005444:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005446:	23c0      	movs	r3, #192	; 0xc0
 8005448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800544a:	2312      	movs	r3, #18
 800544c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800544e:	2301      	movs	r3, #1
 8005450:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005452:	2303      	movs	r3, #3
 8005454:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005456:	2304      	movs	r3, #4
 8005458:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800545a:	f107 031c 	add.w	r3, r7, #28
 800545e:	4619      	mov	r1, r3
 8005460:	4825      	ldr	r0, [pc, #148]	; (80054f8 <HAL_I2C_MspInit+0xf0>)
 8005462:	f002 fdfb 	bl	800805c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005466:	2300      	movs	r3, #0
 8005468:	617b      	str	r3, [r7, #20]
 800546a:	4b22      	ldr	r3, [pc, #136]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	4a21      	ldr	r2, [pc, #132]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 8005470:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005474:	6413      	str	r3, [r2, #64]	; 0x40
 8005476:	4b1f      	ldr	r3, [pc, #124]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 8005478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800547e:	617b      	str	r3, [r7, #20]
 8005480:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005482:	e031      	b.n	80054e8 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a1c      	ldr	r2, [pc, #112]	; (80054fc <HAL_I2C_MspInit+0xf4>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d12c      	bne.n	80054e8 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800548e:	2300      	movs	r3, #0
 8005490:	613b      	str	r3, [r7, #16]
 8005492:	4b18      	ldr	r3, [pc, #96]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 8005494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005496:	4a17      	ldr	r2, [pc, #92]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 8005498:	f043 0302 	orr.w	r3, r3, #2
 800549c:	6313      	str	r3, [r2, #48]	; 0x30
 800549e:	4b15      	ldr	r3, [pc, #84]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 80054a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	613b      	str	r3, [r7, #16]
 80054a8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80054aa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80054ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80054b0:	2312      	movs	r3, #18
 80054b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80054b4:	2301      	movs	r3, #1
 80054b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054b8:	2303      	movs	r3, #3
 80054ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80054bc:	2304      	movs	r3, #4
 80054be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054c0:	f107 031c 	add.w	r3, r7, #28
 80054c4:	4619      	mov	r1, r3
 80054c6:	480c      	ldr	r0, [pc, #48]	; (80054f8 <HAL_I2C_MspInit+0xf0>)
 80054c8:	f002 fdc8 	bl	800805c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80054cc:	2300      	movs	r3, #0
 80054ce:	60fb      	str	r3, [r7, #12]
 80054d0:	4b08      	ldr	r3, [pc, #32]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 80054d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d4:	4a07      	ldr	r2, [pc, #28]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 80054d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80054da:	6413      	str	r3, [r2, #64]	; 0x40
 80054dc:	4b05      	ldr	r3, [pc, #20]	; (80054f4 <HAL_I2C_MspInit+0xec>)
 80054de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054e4:	60fb      	str	r3, [r7, #12]
 80054e6:	68fb      	ldr	r3, [r7, #12]
}
 80054e8:	bf00      	nop
 80054ea:	3730      	adds	r7, #48	; 0x30
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	40005400 	.word	0x40005400
 80054f4:	40023800 	.word	0x40023800
 80054f8:	40020400 	.word	0x40020400
 80054fc:	40005800 	.word	0x40005800

08005500 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b08a      	sub	sp, #40	; 0x28
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005508:	f107 0314 	add.w	r3, r7, #20
 800550c:	2200      	movs	r2, #0
 800550e:	601a      	str	r2, [r3, #0]
 8005510:	605a      	str	r2, [r3, #4]
 8005512:	609a      	str	r2, [r3, #8]
 8005514:	60da      	str	r2, [r3, #12]
 8005516:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a69      	ldr	r2, [pc, #420]	; (80056c4 <HAL_SD_MspInit+0x1c4>)
 800551e:	4293      	cmp	r3, r2
 8005520:	f040 80cb 	bne.w	80056ba <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005524:	2300      	movs	r3, #0
 8005526:	613b      	str	r3, [r7, #16]
 8005528:	4b67      	ldr	r3, [pc, #412]	; (80056c8 <HAL_SD_MspInit+0x1c8>)
 800552a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800552c:	4a66      	ldr	r2, [pc, #408]	; (80056c8 <HAL_SD_MspInit+0x1c8>)
 800552e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005532:	6453      	str	r3, [r2, #68]	; 0x44
 8005534:	4b64      	ldr	r3, [pc, #400]	; (80056c8 <HAL_SD_MspInit+0x1c8>)
 8005536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005538:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800553c:	613b      	str	r3, [r7, #16]
 800553e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005540:	2300      	movs	r3, #0
 8005542:	60fb      	str	r3, [r7, #12]
 8005544:	4b60      	ldr	r3, [pc, #384]	; (80056c8 <HAL_SD_MspInit+0x1c8>)
 8005546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005548:	4a5f      	ldr	r2, [pc, #380]	; (80056c8 <HAL_SD_MspInit+0x1c8>)
 800554a:	f043 0304 	orr.w	r3, r3, #4
 800554e:	6313      	str	r3, [r2, #48]	; 0x30
 8005550:	4b5d      	ldr	r3, [pc, #372]	; (80056c8 <HAL_SD_MspInit+0x1c8>)
 8005552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005554:	f003 0304 	and.w	r3, r3, #4
 8005558:	60fb      	str	r3, [r7, #12]
 800555a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800555c:	2300      	movs	r3, #0
 800555e:	60bb      	str	r3, [r7, #8]
 8005560:	4b59      	ldr	r3, [pc, #356]	; (80056c8 <HAL_SD_MspInit+0x1c8>)
 8005562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005564:	4a58      	ldr	r2, [pc, #352]	; (80056c8 <HAL_SD_MspInit+0x1c8>)
 8005566:	f043 0308 	orr.w	r3, r3, #8
 800556a:	6313      	str	r3, [r2, #48]	; 0x30
 800556c:	4b56      	ldr	r3, [pc, #344]	; (80056c8 <HAL_SD_MspInit+0x1c8>)
 800556e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005570:	f003 0308 	and.w	r3, r3, #8
 8005574:	60bb      	str	r3, [r7, #8]
 8005576:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005578:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800557c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800557e:	2302      	movs	r3, #2
 8005580:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005582:	2300      	movs	r3, #0
 8005584:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005586:	2303      	movs	r3, #3
 8005588:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800558a:	230c      	movs	r3, #12
 800558c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800558e:	f107 0314 	add.w	r3, r7, #20
 8005592:	4619      	mov	r1, r3
 8005594:	484d      	ldr	r0, [pc, #308]	; (80056cc <HAL_SD_MspInit+0x1cc>)
 8005596:	f002 fd61 	bl	800805c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800559a:	2304      	movs	r3, #4
 800559c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800559e:	2302      	movs	r3, #2
 80055a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055a2:	2300      	movs	r3, #0
 80055a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055a6:	2303      	movs	r3, #3
 80055a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80055aa:	230c      	movs	r3, #12
 80055ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80055ae:	f107 0314 	add.w	r3, r7, #20
 80055b2:	4619      	mov	r1, r3
 80055b4:	4846      	ldr	r0, [pc, #280]	; (80056d0 <HAL_SD_MspInit+0x1d0>)
 80055b6:	f002 fd51 	bl	800805c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80055ba:	4b46      	ldr	r3, [pc, #280]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055bc:	4a46      	ldr	r2, [pc, #280]	; (80056d8 <HAL_SD_MspInit+0x1d8>)
 80055be:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80055c0:	4b44      	ldr	r3, [pc, #272]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80055c6:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055c8:	4b42      	ldr	r3, [pc, #264]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055ce:	4b41      	ldr	r3, [pc, #260]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055d4:	4b3f      	ldr	r3, [pc, #252]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055da:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80055dc:	4b3d      	ldr	r3, [pc, #244]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80055e2:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80055e4:	4b3b      	ldr	r3, [pc, #236]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80055ea:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80055ec:	4b39      	ldr	r3, [pc, #228]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055ee:	2220      	movs	r2, #32
 80055f0:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80055f2:	4b38      	ldr	r3, [pc, #224]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055f4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80055f8:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80055fa:	4b36      	ldr	r3, [pc, #216]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 80055fc:	2204      	movs	r2, #4
 80055fe:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005600:	4b34      	ldr	r3, [pc, #208]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 8005602:	2203      	movs	r2, #3
 8005604:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8005606:	4b33      	ldr	r3, [pc, #204]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 8005608:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800560c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800560e:	4b31      	ldr	r3, [pc, #196]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 8005610:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005614:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8005616:	482f      	ldr	r0, [pc, #188]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 8005618:	f002 f984 	bl	8007924 <HAL_DMA_Init>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d001      	beq.n	8005626 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8005622:	f7ff fc7f 	bl	8004f24 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a2a      	ldr	r2, [pc, #168]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 800562a:	641a      	str	r2, [r3, #64]	; 0x40
 800562c:	4a29      	ldr	r2, [pc, #164]	; (80056d4 <HAL_SD_MspInit+0x1d4>)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8005632:	4b2a      	ldr	r3, [pc, #168]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 8005634:	4a2a      	ldr	r2, [pc, #168]	; (80056e0 <HAL_SD_MspInit+0x1e0>)
 8005636:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8005638:	4b28      	ldr	r3, [pc, #160]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 800563a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800563e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005640:	4b26      	ldr	r3, [pc, #152]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 8005642:	2240      	movs	r2, #64	; 0x40
 8005644:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005646:	4b25      	ldr	r3, [pc, #148]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 8005648:	2200      	movs	r2, #0
 800564a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800564c:	4b23      	ldr	r3, [pc, #140]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 800564e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005652:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005654:	4b21      	ldr	r3, [pc, #132]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 8005656:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800565a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800565c:	4b1f      	ldr	r3, [pc, #124]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 800565e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005662:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8005664:	4b1d      	ldr	r3, [pc, #116]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 8005666:	2220      	movs	r2, #32
 8005668:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800566a:	4b1c      	ldr	r3, [pc, #112]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 800566c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005670:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005672:	4b1a      	ldr	r3, [pc, #104]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 8005674:	2204      	movs	r2, #4
 8005676:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005678:	4b18      	ldr	r3, [pc, #96]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 800567a:	2203      	movs	r2, #3
 800567c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800567e:	4b17      	ldr	r3, [pc, #92]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 8005680:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005684:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005686:	4b15      	ldr	r3, [pc, #84]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 8005688:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800568c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800568e:	4813      	ldr	r0, [pc, #76]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 8005690:	f002 f948 	bl	8007924 <HAL_DMA_Init>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 800569a:	f7ff fc43 	bl	8004f24 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a0e      	ldr	r2, [pc, #56]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 80056a2:	63da      	str	r2, [r3, #60]	; 0x3c
 80056a4:	4a0d      	ldr	r2, [pc, #52]	; (80056dc <HAL_SD_MspInit+0x1dc>)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80056aa:	2200      	movs	r2, #0
 80056ac:	2100      	movs	r1, #0
 80056ae:	2031      	movs	r0, #49	; 0x31
 80056b0:	f002 f901 	bl	80078b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80056b4:	2031      	movs	r0, #49	; 0x31
 80056b6:	f002 f91a 	bl	80078ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80056ba:	bf00      	nop
 80056bc:	3728      	adds	r7, #40	; 0x28
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	40012c00 	.word	0x40012c00
 80056c8:	40023800 	.word	0x40023800
 80056cc:	40020800 	.word	0x40020800
 80056d0:	40020c00 	.word	0x40020c00
 80056d4:	20038da4 	.word	0x20038da4
 80056d8:	40026458 	.word	0x40026458
 80056dc:	200390d8 	.word	0x200390d8
 80056e0:	400264a0 	.word	0x400264a0

080056e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b08a      	sub	sp, #40	; 0x28
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056ec:	f107 0314 	add.w	r3, r7, #20
 80056f0:	2200      	movs	r2, #0
 80056f2:	601a      	str	r2, [r3, #0]
 80056f4:	605a      	str	r2, [r3, #4]
 80056f6:	609a      	str	r2, [r3, #8]
 80056f8:	60da      	str	r2, [r3, #12]
 80056fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a19      	ldr	r2, [pc, #100]	; (8005768 <HAL_SPI_MspInit+0x84>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d12c      	bne.n	8005760 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005706:	2300      	movs	r3, #0
 8005708:	613b      	str	r3, [r7, #16]
 800570a:	4b18      	ldr	r3, [pc, #96]	; (800576c <HAL_SPI_MspInit+0x88>)
 800570c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570e:	4a17      	ldr	r2, [pc, #92]	; (800576c <HAL_SPI_MspInit+0x88>)
 8005710:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005714:	6413      	str	r3, [r2, #64]	; 0x40
 8005716:	4b15      	ldr	r3, [pc, #84]	; (800576c <HAL_SPI_MspInit+0x88>)
 8005718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800571e:	613b      	str	r3, [r7, #16]
 8005720:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005722:	2300      	movs	r3, #0
 8005724:	60fb      	str	r3, [r7, #12]
 8005726:	4b11      	ldr	r3, [pc, #68]	; (800576c <HAL_SPI_MspInit+0x88>)
 8005728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572a:	4a10      	ldr	r2, [pc, #64]	; (800576c <HAL_SPI_MspInit+0x88>)
 800572c:	f043 0302 	orr.w	r3, r3, #2
 8005730:	6313      	str	r3, [r2, #48]	; 0x30
 8005732:	4b0e      	ldr	r3, [pc, #56]	; (800576c <HAL_SPI_MspInit+0x88>)
 8005734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	60fb      	str	r3, [r7, #12]
 800573c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800573e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005742:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005744:	2302      	movs	r3, #2
 8005746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005748:	2300      	movs	r3, #0
 800574a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800574c:	2303      	movs	r3, #3
 800574e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005750:	2305      	movs	r3, #5
 8005752:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005754:	f107 0314 	add.w	r3, r7, #20
 8005758:	4619      	mov	r1, r3
 800575a:	4805      	ldr	r0, [pc, #20]	; (8005770 <HAL_SPI_MspInit+0x8c>)
 800575c:	f002 fc7e 	bl	800805c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005760:	bf00      	nop
 8005762:	3728      	adds	r7, #40	; 0x28
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	40003800 	.word	0x40003800
 800576c:	40023800 	.word	0x40023800
 8005770:	40020400 	.word	0x40020400

08005774 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b08c      	sub	sp, #48	; 0x30
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800577c:	f107 031c 	add.w	r3, r7, #28
 8005780:	2200      	movs	r2, #0
 8005782:	601a      	str	r2, [r3, #0]
 8005784:	605a      	str	r2, [r3, #4]
 8005786:	609a      	str	r2, [r3, #8]
 8005788:	60da      	str	r2, [r3, #12]
 800578a:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a2d      	ldr	r2, [pc, #180]	; (8005848 <HAL_TIM_PWM_MspInit+0xd4>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d12d      	bne.n	80057f2 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005796:	2300      	movs	r3, #0
 8005798:	61bb      	str	r3, [r7, #24]
 800579a:	4b2c      	ldr	r3, [pc, #176]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 800579c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800579e:	4a2b      	ldr	r2, [pc, #172]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 80057a0:	f043 0301 	orr.w	r3, r3, #1
 80057a4:	6453      	str	r3, [r2, #68]	; 0x44
 80057a6:	4b29      	ldr	r3, [pc, #164]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 80057a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	61bb      	str	r3, [r7, #24]
 80057b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80057b2:	2300      	movs	r3, #0
 80057b4:	617b      	str	r3, [r7, #20]
 80057b6:	4b25      	ldr	r3, [pc, #148]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 80057b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ba:	4a24      	ldr	r2, [pc, #144]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 80057bc:	f043 0310 	orr.w	r3, r3, #16
 80057c0:	6313      	str	r3, [r2, #48]	; 0x30
 80057c2:	4b22      	ldr	r3, [pc, #136]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 80057c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c6:	f003 0310 	and.w	r3, r3, #16
 80057ca:	617b      	str	r3, [r7, #20]
 80057cc:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80057ce:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80057d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057d4:	2302      	movs	r3, #2
 80057d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d8:	2300      	movs	r3, #0
 80057da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057dc:	2300      	movs	r3, #0
 80057de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80057e0:	2301      	movs	r3, #1
 80057e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80057e4:	f107 031c 	add.w	r3, r7, #28
 80057e8:	4619      	mov	r1, r3
 80057ea:	4819      	ldr	r0, [pc, #100]	; (8005850 <HAL_TIM_PWM_MspInit+0xdc>)
 80057ec:	f002 fc36 	bl	800805c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80057f0:	e026      	b.n	8005840 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a17      	ldr	r2, [pc, #92]	; (8005854 <HAL_TIM_PWM_MspInit+0xe0>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d10e      	bne.n	800581a <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80057fc:	2300      	movs	r3, #0
 80057fe:	613b      	str	r3, [r7, #16]
 8005800:	4b12      	ldr	r3, [pc, #72]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 8005802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005804:	4a11      	ldr	r2, [pc, #68]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 8005806:	f043 0302 	orr.w	r3, r3, #2
 800580a:	6413      	str	r3, [r2, #64]	; 0x40
 800580c:	4b0f      	ldr	r3, [pc, #60]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 800580e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	613b      	str	r3, [r7, #16]
 8005816:	693b      	ldr	r3, [r7, #16]
}
 8005818:	e012      	b.n	8005840 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a0e      	ldr	r2, [pc, #56]	; (8005858 <HAL_TIM_PWM_MspInit+0xe4>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d10d      	bne.n	8005840 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005824:	2300      	movs	r3, #0
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	4b08      	ldr	r3, [pc, #32]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 800582a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582c:	4a07      	ldr	r2, [pc, #28]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 800582e:	f043 0304 	orr.w	r3, r3, #4
 8005832:	6413      	str	r3, [r2, #64]	; 0x40
 8005834:	4b05      	ldr	r3, [pc, #20]	; (800584c <HAL_TIM_PWM_MspInit+0xd8>)
 8005836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005838:	f003 0304 	and.w	r3, r3, #4
 800583c:	60fb      	str	r3, [r7, #12]
 800583e:	68fb      	ldr	r3, [r7, #12]
}
 8005840:	bf00      	nop
 8005842:	3730      	adds	r7, #48	; 0x30
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	40010000 	.word	0x40010000
 800584c:	40023800 	.word	0x40023800
 8005850:	40021000 	.word	0x40021000
 8005854:	40000400 	.word	0x40000400
 8005858:	40000800 	.word	0x40000800

0800585c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b088      	sub	sp, #32
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a3e      	ldr	r2, [pc, #248]	; (8005964 <HAL_TIM_Base_MspInit+0x108>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d116      	bne.n	800589c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800586e:	2300      	movs	r3, #0
 8005870:	61fb      	str	r3, [r7, #28]
 8005872:	4b3d      	ldr	r3, [pc, #244]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 8005874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005876:	4a3c      	ldr	r2, [pc, #240]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 8005878:	f043 0310 	orr.w	r3, r3, #16
 800587c:	6413      	str	r3, [r2, #64]	; 0x40
 800587e:	4b3a      	ldr	r3, [pc, #232]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 8005880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005882:	f003 0310 	and.w	r3, r3, #16
 8005886:	61fb      	str	r3, [r7, #28]
 8005888:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800588a:	2200      	movs	r2, #0
 800588c:	2101      	movs	r1, #1
 800588e:	2036      	movs	r0, #54	; 0x36
 8005890:	f002 f811 	bl	80078b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005894:	2036      	movs	r0, #54	; 0x36
 8005896:	f002 f82a 	bl	80078ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800589a:	e05e      	b.n	800595a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a32      	ldr	r2, [pc, #200]	; (800596c <HAL_TIM_Base_MspInit+0x110>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d116      	bne.n	80058d4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058a6:	2300      	movs	r3, #0
 80058a8:	61bb      	str	r3, [r7, #24]
 80058aa:	4b2f      	ldr	r3, [pc, #188]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 80058ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ae:	4a2e      	ldr	r2, [pc, #184]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 80058b0:	f043 0320 	orr.w	r3, r3, #32
 80058b4:	6413      	str	r3, [r2, #64]	; 0x40
 80058b6:	4b2c      	ldr	r3, [pc, #176]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 80058b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ba:	f003 0320 	and.w	r3, r3, #32
 80058be:	61bb      	str	r3, [r7, #24]
 80058c0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80058c2:	2200      	movs	r2, #0
 80058c4:	2100      	movs	r1, #0
 80058c6:	2037      	movs	r0, #55	; 0x37
 80058c8:	f001 fff5 	bl	80078b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80058cc:	2037      	movs	r0, #55	; 0x37
 80058ce:	f002 f80e 	bl	80078ee <HAL_NVIC_EnableIRQ>
}
 80058d2:	e042      	b.n	800595a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a25      	ldr	r2, [pc, #148]	; (8005970 <HAL_TIM_Base_MspInit+0x114>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d10e      	bne.n	80058fc <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80058de:	2300      	movs	r3, #0
 80058e0:	617b      	str	r3, [r7, #20]
 80058e2:	4b21      	ldr	r3, [pc, #132]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 80058e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058e6:	4a20      	ldr	r2, [pc, #128]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 80058e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058ec:	6453      	str	r3, [r2, #68]	; 0x44
 80058ee:	4b1e      	ldr	r3, [pc, #120]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 80058f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058f6:	617b      	str	r3, [r7, #20]
 80058f8:	697b      	ldr	r3, [r7, #20]
}
 80058fa:	e02e      	b.n	800595a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a1c      	ldr	r2, [pc, #112]	; (8005974 <HAL_TIM_Base_MspInit+0x118>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d10e      	bne.n	8005924 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8005906:	2300      	movs	r3, #0
 8005908:	613b      	str	r3, [r7, #16]
 800590a:	4b17      	ldr	r3, [pc, #92]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 800590c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800590e:	4a16      	ldr	r2, [pc, #88]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 8005910:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005914:	6453      	str	r3, [r2, #68]	; 0x44
 8005916:	4b14      	ldr	r3, [pc, #80]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 8005918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800591a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800591e:	613b      	str	r3, [r7, #16]
 8005920:	693b      	ldr	r3, [r7, #16]
}
 8005922:	e01a      	b.n	800595a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a13      	ldr	r2, [pc, #76]	; (8005978 <HAL_TIM_Base_MspInit+0x11c>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d115      	bne.n	800595a <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800592e:	2300      	movs	r3, #0
 8005930:	60fb      	str	r3, [r7, #12]
 8005932:	4b0d      	ldr	r3, [pc, #52]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 8005934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005936:	4a0c      	ldr	r2, [pc, #48]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 8005938:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800593c:	6413      	str	r3, [r2, #64]	; 0x40
 800593e:	4b0a      	ldr	r3, [pc, #40]	; (8005968 <HAL_TIM_Base_MspInit+0x10c>)
 8005940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005946:	60fb      	str	r3, [r7, #12]
 8005948:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800594a:	2200      	movs	r2, #0
 800594c:	2100      	movs	r1, #0
 800594e:	202c      	movs	r0, #44	; 0x2c
 8005950:	f001 ffb1 	bl	80078b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005954:	202c      	movs	r0, #44	; 0x2c
 8005956:	f001 ffca 	bl	80078ee <HAL_NVIC_EnableIRQ>
}
 800595a:	bf00      	nop
 800595c:	3720      	adds	r7, #32
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	40001000 	.word	0x40001000
 8005968:	40023800 	.word	0x40023800
 800596c:	40001400 	.word	0x40001400
 8005970:	40014400 	.word	0x40014400
 8005974:	40014800 	.word	0x40014800
 8005978:	40001c00 	.word	0x40001c00

0800597c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b08a      	sub	sp, #40	; 0x28
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005984:	f107 0314 	add.w	r3, r7, #20
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]
 800598c:	605a      	str	r2, [r3, #4]
 800598e:	609a      	str	r2, [r3, #8]
 8005990:	60da      	str	r2, [r3, #12]
 8005992:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a1d      	ldr	r2, [pc, #116]	; (8005a10 <HAL_TIM_Encoder_MspInit+0x94>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d133      	bne.n	8005a06 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800599e:	2300      	movs	r3, #0
 80059a0:	613b      	str	r3, [r7, #16]
 80059a2:	4b1c      	ldr	r3, [pc, #112]	; (8005a14 <HAL_TIM_Encoder_MspInit+0x98>)
 80059a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059a6:	4a1b      	ldr	r2, [pc, #108]	; (8005a14 <HAL_TIM_Encoder_MspInit+0x98>)
 80059a8:	f043 0302 	orr.w	r3, r3, #2
 80059ac:	6453      	str	r3, [r2, #68]	; 0x44
 80059ae:	4b19      	ldr	r3, [pc, #100]	; (8005a14 <HAL_TIM_Encoder_MspInit+0x98>)
 80059b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	613b      	str	r3, [r7, #16]
 80059b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80059ba:	2300      	movs	r3, #0
 80059bc:	60fb      	str	r3, [r7, #12]
 80059be:	4b15      	ldr	r3, [pc, #84]	; (8005a14 <HAL_TIM_Encoder_MspInit+0x98>)
 80059c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c2:	4a14      	ldr	r2, [pc, #80]	; (8005a14 <HAL_TIM_Encoder_MspInit+0x98>)
 80059c4:	f043 0304 	orr.w	r3, r3, #4
 80059c8:	6313      	str	r3, [r2, #48]	; 0x30
 80059ca:	4b12      	ldr	r3, [pc, #72]	; (8005a14 <HAL_TIM_Encoder_MspInit+0x98>)
 80059cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ce:	f003 0304 	and.w	r3, r3, #4
 80059d2:	60fb      	str	r3, [r7, #12]
 80059d4:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80059d6:	23c0      	movs	r3, #192	; 0xc0
 80059d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059da:	2302      	movs	r3, #2
 80059dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059de:	2300      	movs	r3, #0
 80059e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059e2:	2300      	movs	r3, #0
 80059e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80059e6:	2303      	movs	r3, #3
 80059e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059ea:	f107 0314 	add.w	r3, r7, #20
 80059ee:	4619      	mov	r1, r3
 80059f0:	4809      	ldr	r0, [pc, #36]	; (8005a18 <HAL_TIM_Encoder_MspInit+0x9c>)
 80059f2:	f002 fb33 	bl	800805c <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80059f6:	2200      	movs	r2, #0
 80059f8:	2100      	movs	r1, #0
 80059fa:	202c      	movs	r0, #44	; 0x2c
 80059fc:	f001 ff5b 	bl	80078b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005a00:	202c      	movs	r0, #44	; 0x2c
 8005a02:	f001 ff74 	bl	80078ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005a06:	bf00      	nop
 8005a08:	3728      	adds	r7, #40	; 0x28
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	40010400 	.word	0x40010400
 8005a14:	40023800 	.word	0x40023800
 8005a18:	40020800 	.word	0x40020800

08005a1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b08c      	sub	sp, #48	; 0x30
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a24:	f107 031c 	add.w	r3, r7, #28
 8005a28:	2200      	movs	r2, #0
 8005a2a:	601a      	str	r2, [r3, #0]
 8005a2c:	605a      	str	r2, [r3, #4]
 8005a2e:	609a      	str	r2, [r3, #8]
 8005a30:	60da      	str	r2, [r3, #12]
 8005a32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a5c      	ldr	r2, [pc, #368]	; (8005bac <HAL_TIM_MspPostInit+0x190>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d11f      	bne.n	8005a7e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005a3e:	2300      	movs	r3, #0
 8005a40:	61bb      	str	r3, [r7, #24]
 8005a42:	4b5b      	ldr	r3, [pc, #364]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a46:	4a5a      	ldr	r2, [pc, #360]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005a48:	f043 0310 	orr.w	r3, r3, #16
 8005a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a4e:	4b58      	ldr	r3, [pc, #352]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a52:	f003 0310 	and.w	r3, r3, #16
 8005a56:	61bb      	str	r3, [r7, #24]
 8005a58:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005a5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005a5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a60:	2302      	movs	r3, #2
 8005a62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a64:	2300      	movs	r3, #0
 8005a66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005a70:	f107 031c 	add.w	r3, r7, #28
 8005a74:	4619      	mov	r1, r3
 8005a76:	484f      	ldr	r0, [pc, #316]	; (8005bb4 <HAL_TIM_MspPostInit+0x198>)
 8005a78:	f002 faf0 	bl	800805c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8005a7c:	e091      	b.n	8005ba2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a4d      	ldr	r2, [pc, #308]	; (8005bb8 <HAL_TIM_MspPostInit+0x19c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d11e      	bne.n	8005ac6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a88:	2300      	movs	r3, #0
 8005a8a:	617b      	str	r3, [r7, #20]
 8005a8c:	4b48      	ldr	r3, [pc, #288]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a90:	4a47      	ldr	r2, [pc, #284]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005a92:	f043 0302 	orr.w	r3, r3, #2
 8005a96:	6313      	str	r3, [r2, #48]	; 0x30
 8005a98:	4b45      	ldr	r3, [pc, #276]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a9c:	f003 0302 	and.w	r3, r3, #2
 8005aa0:	617b      	str	r3, [r7, #20]
 8005aa2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005aa4:	2330      	movs	r3, #48	; 0x30
 8005aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aac:	2300      	movs	r3, #0
 8005aae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ab8:	f107 031c 	add.w	r3, r7, #28
 8005abc:	4619      	mov	r1, r3
 8005abe:	483f      	ldr	r0, [pc, #252]	; (8005bbc <HAL_TIM_MspPostInit+0x1a0>)
 8005ac0:	f002 facc 	bl	800805c <HAL_GPIO_Init>
}
 8005ac4:	e06d      	b.n	8005ba2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a3d      	ldr	r2, [pc, #244]	; (8005bc0 <HAL_TIM_MspPostInit+0x1a4>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d11f      	bne.n	8005b10 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	613b      	str	r3, [r7, #16]
 8005ad4:	4b36      	ldr	r3, [pc, #216]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad8:	4a35      	ldr	r2, [pc, #212]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005ada:	f043 0308 	orr.w	r3, r3, #8
 8005ade:	6313      	str	r3, [r2, #48]	; 0x30
 8005ae0:	4b33      	ldr	r3, [pc, #204]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae4:	f003 0308 	and.w	r3, r3, #8
 8005ae8:	613b      	str	r3, [r7, #16]
 8005aea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005aec:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005af2:	2302      	movs	r3, #2
 8005af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005af6:	2300      	movs	r3, #0
 8005af8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005afa:	2300      	movs	r3, #0
 8005afc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005afe:	2302      	movs	r3, #2
 8005b00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b02:	f107 031c 	add.w	r3, r7, #28
 8005b06:	4619      	mov	r1, r3
 8005b08:	482e      	ldr	r0, [pc, #184]	; (8005bc4 <HAL_TIM_MspPostInit+0x1a8>)
 8005b0a:	f002 faa7 	bl	800805c <HAL_GPIO_Init>
}
 8005b0e:	e048      	b.n	8005ba2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a2c      	ldr	r2, [pc, #176]	; (8005bc8 <HAL_TIM_MspPostInit+0x1ac>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d11f      	bne.n	8005b5a <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	60fb      	str	r3, [r7, #12]
 8005b1e:	4b24      	ldr	r3, [pc, #144]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b22:	4a23      	ldr	r2, [pc, #140]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005b24:	f043 0302 	orr.w	r3, r3, #2
 8005b28:	6313      	str	r3, [r2, #48]	; 0x30
 8005b2a:	4b21      	ldr	r3, [pc, #132]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b2e:	f003 0302 	and.w	r3, r3, #2
 8005b32:	60fb      	str	r3, [r7, #12]
 8005b34:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005b36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b40:	2300      	movs	r3, #0
 8005b42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b44:	2300      	movs	r3, #0
 8005b46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b4c:	f107 031c 	add.w	r3, r7, #28
 8005b50:	4619      	mov	r1, r3
 8005b52:	481a      	ldr	r0, [pc, #104]	; (8005bbc <HAL_TIM_MspPostInit+0x1a0>)
 8005b54:	f002 fa82 	bl	800805c <HAL_GPIO_Init>
}
 8005b58:	e023      	b.n	8005ba2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a1b      	ldr	r2, [pc, #108]	; (8005bcc <HAL_TIM_MspPostInit+0x1b0>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d11e      	bne.n	8005ba2 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b64:	2300      	movs	r3, #0
 8005b66:	60bb      	str	r3, [r7, #8]
 8005b68:	4b11      	ldr	r3, [pc, #68]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b6c:	4a10      	ldr	r2, [pc, #64]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005b6e:	f043 0302 	orr.w	r3, r3, #2
 8005b72:	6313      	str	r3, [r2, #48]	; 0x30
 8005b74:	4b0e      	ldr	r3, [pc, #56]	; (8005bb0 <HAL_TIM_MspPostInit+0x194>)
 8005b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b78:	f003 0302 	and.w	r3, r3, #2
 8005b7c:	60bb      	str	r3, [r7, #8]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005b80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b86:	2302      	movs	r3, #2
 8005b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8005b92:	2303      	movs	r3, #3
 8005b94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b96:	f107 031c 	add.w	r3, r7, #28
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	4807      	ldr	r0, [pc, #28]	; (8005bbc <HAL_TIM_MspPostInit+0x1a0>)
 8005b9e:	f002 fa5d 	bl	800805c <HAL_GPIO_Init>
}
 8005ba2:	bf00      	nop
 8005ba4:	3730      	adds	r7, #48	; 0x30
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	40010000 	.word	0x40010000
 8005bb0:	40023800 	.word	0x40023800
 8005bb4:	40021000 	.word	0x40021000
 8005bb8:	40000400 	.word	0x40000400
 8005bbc:	40020400 	.word	0x40020400
 8005bc0:	40000800 	.word	0x40000800
 8005bc4:	40020c00 	.word	0x40020c00
 8005bc8:	40014400 	.word	0x40014400
 8005bcc:	40014800 	.word	0x40014800

08005bd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b08a      	sub	sp, #40	; 0x28
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bd8:	f107 0314 	add.w	r3, r7, #20
 8005bdc:	2200      	movs	r2, #0
 8005bde:	601a      	str	r2, [r3, #0]
 8005be0:	605a      	str	r2, [r3, #4]
 8005be2:	609a      	str	r2, [r3, #8]
 8005be4:	60da      	str	r2, [r3, #12]
 8005be6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a19      	ldr	r2, [pc, #100]	; (8005c54 <HAL_UART_MspInit+0x84>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d12b      	bne.n	8005c4a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	4b18      	ldr	r3, [pc, #96]	; (8005c58 <HAL_UART_MspInit+0x88>)
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfa:	4a17      	ldr	r2, [pc, #92]	; (8005c58 <HAL_UART_MspInit+0x88>)
 8005bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c00:	6413      	str	r3, [r2, #64]	; 0x40
 8005c02:	4b15      	ldr	r3, [pc, #84]	; (8005c58 <HAL_UART_MspInit+0x88>)
 8005c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
 8005c12:	4b11      	ldr	r3, [pc, #68]	; (8005c58 <HAL_UART_MspInit+0x88>)
 8005c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c16:	4a10      	ldr	r2, [pc, #64]	; (8005c58 <HAL_UART_MspInit+0x88>)
 8005c18:	f043 0308 	orr.w	r3, r3, #8
 8005c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8005c1e:	4b0e      	ldr	r3, [pc, #56]	; (8005c58 <HAL_UART_MspInit+0x88>)
 8005c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c22:	f003 0308 	and.w	r3, r3, #8
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005c2a:	2360      	movs	r3, #96	; 0x60
 8005c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c2e:	2302      	movs	r3, #2
 8005c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c32:	2300      	movs	r3, #0
 8005c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c36:	2303      	movs	r3, #3
 8005c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005c3a:	2307      	movs	r3, #7
 8005c3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005c3e:	f107 0314 	add.w	r3, r7, #20
 8005c42:	4619      	mov	r1, r3
 8005c44:	4805      	ldr	r0, [pc, #20]	; (8005c5c <HAL_UART_MspInit+0x8c>)
 8005c46:	f002 fa09 	bl	800805c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005c4a:	bf00      	nop
 8005c4c:	3728      	adds	r7, #40	; 0x28
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	40004400 	.word	0x40004400
 8005c58:	40023800 	.word	0x40023800
 8005c5c:	40020c00 	.word	0x40020c00

08005c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c60:	b480      	push	{r7}
 8005c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005c64:	e7fe      	b.n	8005c64 <NMI_Handler+0x4>

08005c66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c66:	b480      	push	{r7}
 8005c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c6a:	e7fe      	b.n	8005c6a <HardFault_Handler+0x4>

08005c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005c70:	e7fe      	b.n	8005c70 <MemManage_Handler+0x4>

08005c72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005c72:	b480      	push	{r7}
 8005c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005c76:	e7fe      	b.n	8005c76 <BusFault_Handler+0x4>

08005c78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c7c:	e7fe      	b.n	8005c7c <UsageFault_Handler+0x4>

08005c7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005c7e:	b480      	push	{r7}
 8005c80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005c82:	bf00      	nop
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c90:	bf00      	nop
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr

08005c9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005c9a:	b480      	push	{r7}
 8005c9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c9e:	bf00      	nop
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005cac:	f001 f8e2 	bl	8006e74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005cb0:	bf00      	nop
 8005cb2:	bd80      	pop	{r7, pc}

08005cb4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8005cb8:	2004      	movs	r0, #4
 8005cba:	f002 fbab 	bl	8008414 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8005cbe:	bf00      	nop
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8005cc6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005cca:	f002 fba3 	bl	8008414 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005cce:	bf00      	nop
 8005cd0:	bd80      	pop	{r7, pc}
	...

08005cd4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005cd8:	4803      	ldr	r0, [pc, #12]	; (8005ce8 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8005cda:	f006 fbba 	bl	800c452 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8005cde:	4803      	ldr	r0, [pc, #12]	; (8005cec <TIM8_UP_TIM13_IRQHandler+0x18>)
 8005ce0:	f006 fbb7 	bl	800c452 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8005ce4:	bf00      	nop
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	20038e5c 	.word	0x20038e5c
 8005cec:	20039058 	.word	0x20039058

08005cf0 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8005cf4:	4802      	ldr	r0, [pc, #8]	; (8005d00 <SDIO_IRQHandler+0x10>)
 8005cf6:	f004 fc53 	bl	800a5a0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8005cfa:	bf00      	nop
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	200391b8 	.word	0x200391b8

08005d04 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005d08:	4802      	ldr	r0, [pc, #8]	; (8005d14 <TIM6_DAC_IRQHandler+0x10>)
 8005d0a:	f006 fba2 	bl	800c452 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005d0e:	bf00      	nop
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	20039138 	.word	0x20039138

08005d18 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005d1c:	4802      	ldr	r0, [pc, #8]	; (8005d28 <TIM7_IRQHandler+0x10>)
 8005d1e:	f006 fb98 	bl	800c452 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005d22:	bf00      	nop
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	200392dc 	.word	0x200392dc

08005d2c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005d30:	4802      	ldr	r0, [pc, #8]	; (8005d3c <DMA2_Stream2_IRQHandler+0x10>)
 8005d32:	f001 ff1f 	bl	8007b74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005d36:	bf00      	nop
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	2003927c 	.word	0x2003927c

08005d40 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8005d44:	4802      	ldr	r0, [pc, #8]	; (8005d50 <DMA2_Stream3_IRQHandler+0x10>)
 8005d46:	f001 ff15 	bl	8007b74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8005d4a:	bf00      	nop
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	20038da4 	.word	0x20038da4

08005d54 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8005d58:	4802      	ldr	r0, [pc, #8]	; (8005d64 <DMA2_Stream6_IRQHandler+0x10>)
 8005d5a:	f001 ff0b 	bl	8007b74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005d5e:	bf00      	nop
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	bf00      	nop
 8005d64:	200390d8 	.word	0x200390d8

08005d68 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d74:	2300      	movs	r3, #0
 8005d76:	617b      	str	r3, [r7, #20]
 8005d78:	e00a      	b.n	8005d90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005d7a:	f3af 8000 	nop.w
 8005d7e:	4601      	mov	r1, r0
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	1c5a      	adds	r2, r3, #1
 8005d84:	60ba      	str	r2, [r7, #8]
 8005d86:	b2ca      	uxtb	r2, r1
 8005d88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	617b      	str	r3, [r7, #20]
 8005d90:	697a      	ldr	r2, [r7, #20]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	429a      	cmp	r2, r3
 8005d96:	dbf0      	blt.n	8005d7a <_read+0x12>
	}

return len;
 8005d98:	687b      	ldr	r3, [r7, #4]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3718      	adds	r7, #24
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8005da2:	b480      	push	{r7}
 8005da4:	b083      	sub	sp, #12
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
	return -1;
 8005daa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	370c      	adds	r7, #12
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr

08005dba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005dba:	b480      	push	{r7}
 8005dbc:	b083      	sub	sp, #12
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
 8005dc2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005dca:	605a      	str	r2, [r3, #4]
	return 0;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	370c      	adds	r7, #12
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr

08005dda <_isatty>:

int _isatty(int file)
{
 8005dda:	b480      	push	{r7}
 8005ddc:	b083      	sub	sp, #12
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
	return 1;
 8005de2:	2301      	movs	r3, #1
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b085      	sub	sp, #20
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
	return 0;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3714      	adds	r7, #20
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
	...

08005e0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b086      	sub	sp, #24
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e14:	4a14      	ldr	r2, [pc, #80]	; (8005e68 <_sbrk+0x5c>)
 8005e16:	4b15      	ldr	r3, [pc, #84]	; (8005e6c <_sbrk+0x60>)
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e20:	4b13      	ldr	r3, [pc, #76]	; (8005e70 <_sbrk+0x64>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d102      	bne.n	8005e2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e28:	4b11      	ldr	r3, [pc, #68]	; (8005e70 <_sbrk+0x64>)
 8005e2a:	4a12      	ldr	r2, [pc, #72]	; (8005e74 <_sbrk+0x68>)
 8005e2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e2e:	4b10      	ldr	r3, [pc, #64]	; (8005e70 <_sbrk+0x64>)
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4413      	add	r3, r2
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d207      	bcs.n	8005e4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e3c:	f00c feb2 	bl	8012ba4 <__errno>
 8005e40:	4602      	mov	r2, r0
 8005e42:	230c      	movs	r3, #12
 8005e44:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8005e46:	f04f 33ff 	mov.w	r3, #4294967295
 8005e4a:	e009      	b.n	8005e60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005e4c:	4b08      	ldr	r3, [pc, #32]	; (8005e70 <_sbrk+0x64>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005e52:	4b07      	ldr	r3, [pc, #28]	; (8005e70 <_sbrk+0x64>)
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4413      	add	r3, r2
 8005e5a:	4a05      	ldr	r2, [pc, #20]	; (8005e70 <_sbrk+0x64>)
 8005e5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3718      	adds	r7, #24
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	20050000 	.word	0x20050000
 8005e6c:	00000400 	.word	0x00000400
 8005e70:	20000260 	.word	0x20000260
 8005e74:	2003b430 	.word	0x2003b430

08005e78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e7c:	4b08      	ldr	r3, [pc, #32]	; (8005ea0 <SystemInit+0x28>)
 8005e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e82:	4a07      	ldr	r2, [pc, #28]	; (8005ea0 <SystemInit+0x28>)
 8005e84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005e88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005e8c:	4b04      	ldr	r3, [pc, #16]	; (8005ea0 <SystemInit+0x28>)
 8005e8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005e92:	609a      	str	r2, [r3, #8]
#endif
}
 8005e94:	bf00      	nop
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	e000ed00 	.word	0xe000ed00

08005ea4 <batteryLowMode>:

double mon_f, mon_d;
double mon_v, mon_w;

void batteryLowMode()
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	af00      	add	r7, sp, #0
	lcd_clear();
 8005ea8:	f7fb f8fa 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8005eac:	2100      	movs	r1, #0
 8005eae:	2000      	movs	r0, #0
 8005eb0:	f7fb f906 	bl	80010c0 <lcd_locate>
	lcd_printf("Battery");
 8005eb4:	4814      	ldr	r0, [pc, #80]	; (8005f08 <batteryLowMode+0x64>)
 8005eb6:	f7fb f92d 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8005eba:	2101      	movs	r1, #1
 8005ebc:	2000      	movs	r0, #0
 8005ebe:	f7fb f8ff 	bl	80010c0 <lcd_locate>
	lcd_printf("Low");
 8005ec2:	4812      	ldr	r0, [pc, #72]	; (8005f0c <batteryLowMode+0x68>)
 8005ec4:	f7fb f926 	bl	8001114 <lcd_printf>

	while(1){
		led.fullColor('R');
 8005ec8:	2152      	movs	r1, #82	; 0x52
 8005eca:	4811      	ldr	r0, [pc, #68]	; (8005f10 <batteryLowMode+0x6c>)
 8005ecc:	f7fc f87c 	bl	8001fc8 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005ed0:	2064      	movs	r0, #100	; 0x64
 8005ed2:	f000 ffef 	bl	8006eb4 <HAL_Delay>
		led.fullColor('Y');
 8005ed6:	2159      	movs	r1, #89	; 0x59
 8005ed8:	480d      	ldr	r0, [pc, #52]	; (8005f10 <batteryLowMode+0x6c>)
 8005eda:	f7fc f875 	bl	8001fc8 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005ede:	2064      	movs	r0, #100	; 0x64
 8005ee0:	f000 ffe8 	bl	8006eb4 <HAL_Delay>

		if(joy_stick.getValue() == JOY_C){
 8005ee4:	480b      	ldr	r0, [pc, #44]	; (8005f14 <batteryLowMode+0x70>)
 8005ee6:	f7fc f80b 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	bf0c      	ite	eq
 8005ef0:	2301      	moveq	r3, #1
 8005ef2:	2300      	movne	r3, #0
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d0e6      	beq.n	8005ec8 <batteryLowMode+0x24>
			HAL_Delay(500);
 8005efa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005efe:	f000 ffd9 	bl	8006eb4 <HAL_Delay>
			break;
 8005f02:	bf00      	nop
		}
	}
}
 8005f04:	bf00      	nop
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	08017b54 	.word	0x08017b54
 8005f0c:	08017b5c 	.word	0x08017b5c
 8005f10:	2000056c 	.word	0x2000056c
 8005f14:	20000560 	.word	0x20000560

08005f18 <cppInit>:

void cppInit(void)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	af00      	add	r7, sp, #0
	lcd_init();
 8005f1c:	f7fb f87c 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8005f20:	4832      	ldr	r0, [pc, #200]	; (8005fec <cppInit+0xd4>)
 8005f22:	f7fd fcc8 	bl	80038b6 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 8005f26:	2064      	movs	r0, #100	; 0x64
 8005f28:	f000 ffc4 	bl	8006eb4 <HAL_Delay>
	power_sensor.updateValues();
 8005f2c:	482f      	ldr	r0, [pc, #188]	; (8005fec <cppInit+0xd4>)
 8005f2e:	f7fd fcd3 	bl	80038d8 <_ZN11PowerSensor12updateValuesEv>
	if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed
 8005f32:	482e      	ldr	r0, [pc, #184]	; (8005fec <cppInit+0xd4>)
 8005f34:	f7fd fcfc 	bl	8003930 <_ZN11PowerSensor12butteryCheckEv>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d001      	beq.n	8005f42 <cppInit+0x2a>
 8005f3e:	f7ff ffb1 	bl	8005ea4 <batteryLowMode>

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8005f42:	482b      	ldr	r0, [pc, #172]	; (8005ff0 <cppInit+0xd8>)
 8005f44:	f7fc fe0e 	bl	8002b64 <_ZN6Logger10sdCardInitEv>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d007      	beq.n	8005f5e <cppInit+0x46>
		led.fullColor('G');
 8005f4e:	2147      	movs	r1, #71	; 0x47
 8005f50:	4828      	ldr	r0, [pc, #160]	; (8005ff4 <cppInit+0xdc>)
 8005f52:	f7fc f839 	bl	8001fc8 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005f56:	2064      	movs	r0, #100	; 0x64
 8005f58:	f000 ffac 	bl	8006eb4 <HAL_Delay>
 8005f5c:	e006      	b.n	8005f6c <cppInit+0x54>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8005f5e:	2152      	movs	r1, #82	; 0x52
 8005f60:	4824      	ldr	r0, [pc, #144]	; (8005ff4 <cppInit+0xdc>)
 8005f62:	f7fc f831 	bl	8001fc8 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005f66:	2064      	movs	r0, #100	; 0x64
 8005f68:	f000 ffa4 	bl	8006eb4 <HAL_Delay>
	}

	line_sensor.ADCStart();
 8005f6c:	4822      	ldr	r0, [pc, #136]	; (8005ff8 <cppInit+0xe0>)
 8005f6e:	f7fc f987 	bl	8002280 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8005f72:	4822      	ldr	r0, [pc, #136]	; (8005ffc <cppInit+0xe4>)
 8005f74:	f7fc ff2a 	bl	8002dcc <_ZN5Motor4initEv>
	encoder.init();
 8005f78:	4821      	ldr	r0, [pc, #132]	; (8006000 <cppInit+0xe8>)
 8005f7a:	f7fb f91f 	bl	80011bc <_ZN7Encoder4initEv>
	imu.init();
 8005f7e:	4821      	ldr	r0, [pc, #132]	; (8006004 <cppInit+0xec>)
 8005f80:	f7fb fe1c 	bl	8001bbc <_ZN3IMU4initEv>

	line_sensor.calibration();
 8005f84:	481c      	ldr	r0, [pc, #112]	; (8005ff8 <cppInit+0xe0>)
 8005f86:	f7fc fa71 	bl	800246c <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8005f8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f8e:	f000 ff91 	bl	8006eb4 <HAL_Delay>

	led.fullColor('M');
 8005f92:	214d      	movs	r1, #77	; 0x4d
 8005f94:	4817      	ldr	r0, [pc, #92]	; (8005ff4 <cppInit+0xdc>)
 8005f96:	f7fc f817 	bl	8001fc8 <_ZN3LED9fullColorEc>
	imu.calibration();
 8005f9a:	481a      	ldr	r0, [pc, #104]	; (8006004 <cppInit+0xec>)
 8005f9c:	f7fb fe9e 	bl	8001cdc <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	line_trace.setGain(0.0005, 0.000002, 0);
 8005fa0:	ed9f 1a19 	vldr	s2, [pc, #100]	; 8006008 <cppInit+0xf0>
 8005fa4:	eddf 0a19 	vldr	s1, [pc, #100]	; 800600c <cppInit+0xf4>
 8005fa8:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8006010 <cppInit+0xf8>
 8005fac:	4819      	ldr	r0, [pc, #100]	; (8006014 <cppInit+0xfc>)
 8005fae:	f7fc fd23 	bl	80029f8 <_ZN9LineTrace7setGainEfff>

	velocity_ctrl.setVelocityGain(1.5, 0, 20);
 8005fb2:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 8005fb6:	eddf 0a14 	vldr	s1, [pc, #80]	; 8006008 <cppInit+0xf0>
 8005fba:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 8005fbe:	4816      	ldr	r0, [pc, #88]	; (8006018 <cppInit+0x100>)
 8005fc0:	f7fd ff66 	bl	8003e90 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(0, 0, 0);
	velocity_ctrl.setOmegaGain(0.05, 0, 7);
 8005fc4:	eeb1 1a0c 	vmov.f32	s2, #28	; 0x40e00000  7.0
 8005fc8:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8006008 <cppInit+0xf0>
 8005fcc:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800601c <cppInit+0x104>
 8005fd0:	4811      	ldr	r0, [pc, #68]	; (8006018 <cppInit+0x100>)
 8005fd2:	f7fd ff76 	bl	8003ec2 <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	encoder.clearDistance();
 8005fd6:	480a      	ldr	r0, [pc, #40]	; (8006000 <cppInit+0xe8>)
 8005fd8:	f7fb f9ef 	bl	80013ba <_ZN7Encoder13clearDistanceEv>
	odometry.clearPotition();
 8005fdc:	4810      	ldr	r0, [pc, #64]	; (8006020 <cppInit+0x108>)
 8005fde:	f7fd f903 	bl	80031e8 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8005fe2:	4810      	ldr	r0, [pc, #64]	; (8006024 <cppInit+0x10c>)
 8005fe4:	f7fd f9ce 	bl	8003384 <_ZN13PathFollowing4initEv>

}
 8005fe8:	bf00      	nop
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	20000570 	.word	0x20000570
 8005ff0:	200005a0 	.word	0x200005a0
 8005ff4:	2000056c 	.word	0x2000056c
 8005ff8:	20000264 	.word	0x20000264
 8005ffc:	20000568 	.word	0x20000568
 8006000:	2001f1d8 	.word	0x2001f1d8
 8006004:	20000580 	.word	0x20000580
 8006008:	00000000 	.word	0x00000000
 800600c:	360637bd 	.word	0x360637bd
 8006010:	3a03126f 	.word	0x3a03126f
 8006014:	2001f248 	.word	0x2001f248
 8006018:	2001f208 	.word	0x2001f208
 800601c:	3d4ccccd 	.word	0x3d4ccccd
 8006020:	2001f2a8 	.word	0x2001f2a8
 8006024:	2001f2d8 	.word	0x2001f2d8

08006028 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8006028:	b598      	push	{r3, r4, r7, lr}
 800602a:	ed2d 8b02 	vpush	{d8}
 800602e:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8006030:	4827      	ldr	r0, [pc, #156]	; (80060d0 <cppFlip1ms+0xa8>)
 8006032:	f7fc f983 	bl	800233c <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8006036:	4827      	ldr	r0, [pc, #156]	; (80060d4 <cppFlip1ms+0xac>)
 8006038:	f7fb fdd4 	bl	8001be4 <_ZN3IMU12updateValuesEv>
	encoder.updateCnt();
 800603c:	4826      	ldr	r0, [pc, #152]	; (80060d8 <cppFlip1ms+0xb0>)
 800603e:	f7fb f8df 	bl	8001200 <_ZN7Encoder9updateCntEv>

	line_trace.flip();
 8006042:	4826      	ldr	r0, [pc, #152]	; (80060dc <cppFlip1ms+0xb4>)
 8006044:	f7fc fd10 	bl	8002a68 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8006048:	4825      	ldr	r0, [pc, #148]	; (80060e0 <cppFlip1ms+0xb8>)
 800604a:	f7fd ff53 	bl	8003ef4 <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 800604e:	4825      	ldr	r0, [pc, #148]	; (80060e4 <cppFlip1ms+0xbc>)
 8006050:	f7fd f88c 	bl	800316c <_ZN8Odometry4flipEv>

	motor.motorCtrl();
 8006054:	4824      	ldr	r0, [pc, #144]	; (80060e8 <cppFlip1ms+0xc0>)
 8006056:	f7fc fecb 	bl	8002df0 <_ZN5Motor9motorCtrlEv>


	if(encoder.getTotalDistance() >= 10){
 800605a:	481f      	ldr	r0, [pc, #124]	; (80060d8 <cppFlip1ms+0xb0>)
 800605c:	f7fb f99c 	bl	8001398 <_ZN7Encoder16getTotalDistanceEv>
 8006060:	ec51 0b10 	vmov	r0, r1, d0
 8006064:	2301      	movs	r3, #1
 8006066:	461c      	mov	r4, r3
 8006068:	f04f 0200 	mov.w	r2, #0
 800606c:	4b1f      	ldr	r3, [pc, #124]	; (80060ec <cppFlip1ms+0xc4>)
 800606e:	f7fa fd61 	bl	8000b34 <__aeabi_dcmpge>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d101      	bne.n	800607c <cppFlip1ms+0x54>
 8006078:	2300      	movs	r3, #0
 800607a:	461c      	mov	r4, r3
 800607c:	b2e3      	uxtb	r3, r4
 800607e:	2b00      	cmp	r3, #0
 8006080:	d01e      	beq.n	80060c0 <cppFlip1ms+0x98>
		logger.storeDistanceAndTheta(encoder.getTotalDistance(), odometry.getTheta());
 8006082:	4815      	ldr	r0, [pc, #84]	; (80060d8 <cppFlip1ms+0xb0>)
 8006084:	f7fb f988 	bl	8001398 <_ZN7Encoder16getTotalDistanceEv>
 8006088:	eeb0 8a40 	vmov.f32	s16, s0
 800608c:	eef0 8a60 	vmov.f32	s17, s1
 8006090:	4814      	ldr	r0, [pc, #80]	; (80060e4 <cppFlip1ms+0xbc>)
 8006092:	f7fd f898 	bl	80031c6 <_ZN8Odometry8getThetaEv>
 8006096:	eeb0 7a40 	vmov.f32	s14, s0
 800609a:	eef0 7a60 	vmov.f32	s15, s1
 800609e:	eeb0 1a47 	vmov.f32	s2, s14
 80060a2:	eef0 1a67 	vmov.f32	s3, s15
 80060a6:	eeb0 0a48 	vmov.f32	s0, s16
 80060aa:	eef0 0a68 	vmov.f32	s1, s17
 80060ae:	4810      	ldr	r0, [pc, #64]	; (80060f0 <cppFlip1ms+0xc8>)
 80060b0:	f7fc fdd8 	bl	8002c64 <_ZN6Logger21storeDistanceAndThetaEdd>
		encoder.clearTotalCnt();
 80060b4:	4808      	ldr	r0, [pc, #32]	; (80060d8 <cppFlip1ms+0xb0>)
 80060b6:	f7fb f9bb 	bl	8001430 <_ZN7Encoder13clearTotalCntEv>
		odometry.clearPotition();
 80060ba:	480a      	ldr	r0, [pc, #40]	; (80060e4 <cppFlip1ms+0xbc>)
 80060bc:	f7fd f894 	bl	80031e8 <_ZN8Odometry13clearPotitionEv>
	}

	encoder.clearCnt();
 80060c0:	4805      	ldr	r0, [pc, #20]	; (80060d8 <cppFlip1ms+0xb0>)
 80060c2:	f7fb f98b 	bl	80013dc <_ZN7Encoder8clearCntEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 80060c6:	bf00      	nop
 80060c8:	46bd      	mov	sp, r7
 80060ca:	ecbd 8b02 	vpop	{d8}
 80060ce:	bd98      	pop	{r3, r4, r7, pc}
 80060d0:	20000264 	.word	0x20000264
 80060d4:	20000580 	.word	0x20000580
 80060d8:	2001f1d8 	.word	0x2001f1d8
 80060dc:	2001f248 	.word	0x2001f248
 80060e0:	2001f208 	.word	0x2001f208
 80060e4:	2001f2a8 	.word	0x2001f2a8
 80060e8:	20000568 	.word	0x20000568
 80060ec:	40240000 	.word	0x40240000
 80060f0:	200005a0 	.word	0x200005a0

080060f4 <cppFlip100ns>:

void cppFlip100ns(void)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 80060f8:	4802      	ldr	r0, [pc, #8]	; (8006104 <cppFlip100ns+0x10>)
 80060fa:	f7fc f8d1 	bl	80022a0 <_ZN10LineSensor17storeSensorValuesEv>
}
 80060fe:	bf00      	nop
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	20000264 	.word	0x20000264

08006108 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8006108:	b5b0      	push	{r4, r5, r7, lr}
 800610a:	ed2d 8b04 	vpush	{d8-d9}
 800610e:	af00      	add	r7, sp, #0
	logger.storeLog(line_sensor.sensor[7]);
 8006110:	4b29      	ldr	r3, [pc, #164]	; (80061b8 <cppFlip10ms+0xb0>)
 8006112:	edd3 7ab7 	vldr	s15, [r3, #732]	; 0x2dc
 8006116:	eeb0 0a67 	vmov.f32	s0, s15
 800611a:	4828      	ldr	r0, [pc, #160]	; (80061bc <cppFlip10ms+0xb4>)
 800611c:	f7fc fd6a 	bl	8002bf4 <_ZN6Logger8storeLogEf>

	//path_following.setGain(0.0, 0.0, 0.0);
	path_following.setCurrentPath(odometry.getX(), odometry.getY(), odometry.getTheta());
 8006120:	4827      	ldr	r0, [pc, #156]	; (80061c0 <cppFlip10ms+0xb8>)
 8006122:	f7fd f82e 	bl	8003182 <_ZN8Odometry4getXEv>
 8006126:	eeb0 8a40 	vmov.f32	s16, s0
 800612a:	eef0 8a60 	vmov.f32	s17, s1
 800612e:	4824      	ldr	r0, [pc, #144]	; (80061c0 <cppFlip10ms+0xb8>)
 8006130:	f7fd f838 	bl	80031a4 <_ZN8Odometry4getYEv>
 8006134:	eeb0 9a40 	vmov.f32	s18, s0
 8006138:	eef0 9a60 	vmov.f32	s19, s1
 800613c:	4820      	ldr	r0, [pc, #128]	; (80061c0 <cppFlip10ms+0xb8>)
 800613e:	f7fd f842 	bl	80031c6 <_ZN8Odometry8getThetaEv>
 8006142:	eeb0 7a40 	vmov.f32	s14, s0
 8006146:	eef0 7a60 	vmov.f32	s15, s1
 800614a:	eeb0 2a47 	vmov.f32	s4, s14
 800614e:	eef0 2a67 	vmov.f32	s5, s15
 8006152:	eeb0 1a49 	vmov.f32	s2, s18
 8006156:	eef0 1a69 	vmov.f32	s3, s19
 800615a:	eeb0 0a48 	vmov.f32	s0, s16
 800615e:	eef0 0a68 	vmov.f32	s1, s17
 8006162:	4818      	ldr	r0, [pc, #96]	; (80061c4 <cppFlip10ms+0xbc>)
 8006164:	f7fd fb2a 	bl	80037bc <_ZN13PathFollowing14setCurrentPathEddd>
	path_following.targetUpdate();
 8006168:	4816      	ldr	r0, [pc, #88]	; (80061c4 <cppFlip10ms+0xbc>)
 800616a:	f7fd f9d9 	bl	8003520 <_ZN13PathFollowing12targetUpdateEv>
	path_following.flip();
 800616e:	4815      	ldr	r0, [pc, #84]	; (80061c4 <cppFlip10ms+0xbc>)
 8006170:	f7fd fb5e 	bl	8003830 <_ZN13PathFollowing4flipEv>

	path_following.getTargetVelocitys(mon_v, mon_w);
 8006174:	4a14      	ldr	r2, [pc, #80]	; (80061c8 <cppFlip10ms+0xc0>)
 8006176:	4915      	ldr	r1, [pc, #84]	; (80061cc <cppFlip10ms+0xc4>)
 8006178:	4812      	ldr	r0, [pc, #72]	; (80061c4 <cppFlip10ms+0xbc>)
 800617a:	f7fd fb3f 	bl	80037fc <_ZN13PathFollowing18getTargetVelocitysERdS0_>

	velocity_ctrl.setVelocity(mon_v, mon_w);
 800617e:	4b13      	ldr	r3, [pc, #76]	; (80061cc <cppFlip10ms+0xc4>)
 8006180:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006184:	4618      	mov	r0, r3
 8006186:	4621      	mov	r1, r4
 8006188:	f7fa fd46 	bl	8000c18 <__aeabi_d2f>
 800618c:	4605      	mov	r5, r0
 800618e:	4b0e      	ldr	r3, [pc, #56]	; (80061c8 <cppFlip10ms+0xc0>)
 8006190:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006194:	4618      	mov	r0, r3
 8006196:	4621      	mov	r1, r4
 8006198:	f7fa fd3e 	bl	8000c18 <__aeabi_d2f>
 800619c:	4603      	mov	r3, r0
 800619e:	ee00 3a90 	vmov	s1, r3
 80061a2:	ee00 5a10 	vmov	s0, r5
 80061a6:	480a      	ldr	r0, [pc, #40]	; (80061d0 <cppFlip10ms+0xc8>)
 80061a8:	f7fd fe5e 	bl	8003e68 <_ZN12VelocityCtrl11setVelocityEff>
}
 80061ac:	bf00      	nop
 80061ae:	46bd      	mov	sp, r7
 80061b0:	ecbd 8b04 	vpop	{d8-d9}
 80061b4:	bdb0      	pop	{r4, r5, r7, pc}
 80061b6:	bf00      	nop
 80061b8:	20000264 	.word	0x20000264
 80061bc:	200005a0 	.word	0x200005a0
 80061c0:	2001f2a8 	.word	0x2001f2a8
 80061c4:	2001f2d8 	.word	0x2001f2d8
 80061c8:	20036a18 	.word	0x20036a18
 80061cc:	20036a10 	.word	0x20036a10
 80061d0:	2001f208 	.word	0x2001f208

080061d4 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
 80061da:	4603      	mov	r3, r0
 80061dc:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 80061de:	88fb      	ldrh	r3, [r7, #6]
 80061e0:	4619      	mov	r1, r3
 80061e2:	4803      	ldr	r0, [pc, #12]	; (80061f0 <cppExit+0x1c>)
 80061e4:	f7fd fc30 	bl	8003a48 <_ZN10SideSensor12updateStatusEt>
}
 80061e8:	bf00      	nop
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	2000055c 	.word	0x2000055c
 80061f4:	00000000 	.word	0x00000000

080061f8 <cppLoop>:

void cppLoop(void)
{
 80061f8:	b5b0      	push	{r4, r5, r7, lr}
 80061fa:	b08e      	sub	sp, #56	; 0x38
 80061fc:	af02      	add	r7, sp, #8
	switch(rotary_switch.getValue()){
 80061fe:	48c0      	ldr	r0, [pc, #768]	; (8006500 <cppLoop+0x308>)
 8006200:	f7fd fbc8 	bl	8003994 <_ZN12RotarySwitch8getValueEv>
 8006204:	4603      	mov	r3, r0
 8006206:	2b0f      	cmp	r3, #15
 8006208:	f200 852e 	bhi.w	8006c68 <cppLoop+0xa70>
 800620c:	a201      	add	r2, pc, #4	; (adr r2, 8006214 <cppLoop+0x1c>)
 800620e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006212:	bf00      	nop
 8006214:	08006255 	.word	0x08006255
 8006218:	08006279 	.word	0x08006279
 800621c:	08006303 	.word	0x08006303
 8006220:	080063b1 	.word	0x080063b1
 8006224:	0800646b 	.word	0x0800646b
 8006228:	08006565 	.word	0x08006565
 800622c:	08006631 	.word	0x08006631
 8006230:	080066eb 	.word	0x080066eb
 8006234:	0800680d 	.word	0x0800680d
 8006238:	08006c69 	.word	0x08006c69
 800623c:	08006c69 	.word	0x08006c69
 8006240:	08006c69 	.word	0x08006c69
 8006244:	08006c69 	.word	0x08006c69
 8006248:	08006c69 	.word	0x08006c69
 800624c:	08006c69 	.word	0x08006c69
 8006250:	08006c69 	.word	0x08006c69

	case 0:
		lcd_clear();
 8006254:	f7fa ff24 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006258:	2100      	movs	r1, #0
 800625a:	2000      	movs	r0, #0
 800625c:	f7fa ff30 	bl	80010c0 <lcd_locate>
		lcd_printf("LCD");
 8006260:	48a8      	ldr	r0, [pc, #672]	; (8006504 <cppLoop+0x30c>)
 8006262:	f7fa ff57 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006266:	2101      	movs	r1, #1
 8006268:	2000      	movs	r0, #0
 800626a:	f7fa ff29 	bl	80010c0 <lcd_locate>
		lcd_printf("TEST0");
 800626e:	48a6      	ldr	r0, [pc, #664]	; (8006508 <cppLoop+0x310>)
 8006270:	f7fa ff50 	bl	8001114 <lcd_printf>
		break;
 8006274:	f000 bd09 	b.w	8006c8a <cppLoop+0xa92>

	case 1:
		lcd_clear();
 8006278:	f7fa ff12 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800627c:	2100      	movs	r1, #0
 800627e:	2000      	movs	r0, #0
 8006280:	f7fa ff1e 	bl	80010c0 <lcd_locate>
		lcd_printf("velocity");
 8006284:	48a1      	ldr	r0, [pc, #644]	; (800650c <cppLoop+0x314>)
 8006286:	f7fa ff45 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800628a:	2101      	movs	r1, #1
 800628c:	2000      	movs	r0, #0
 800628e:	f7fa ff17 	bl	80010c0 <lcd_locate>
		lcd_printf("test");
 8006292:	489f      	ldr	r0, [pc, #636]	; (8006510 <cppLoop+0x318>)
 8006294:	f7fa ff3e 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006298:	489e      	ldr	r0, [pc, #632]	; (8006514 <cppLoop+0x31c>)
 800629a:	f7fb fe31 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	bf0c      	ite	eq
 80062a4:	2301      	moveq	r3, #1
 80062a6:	2300      	movne	r3, #0
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	f000 84de 	beq.w	8006c6c <cppLoop+0xa74>
			HAL_Delay(500);
 80062b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80062b4:	f000 fdfe 	bl	8006eb4 <HAL_Delay>

			logger.start();
 80062b8:	4897      	ldr	r0, [pc, #604]	; (8006518 <cppLoop+0x320>)
 80062ba:	f7fc fd56 	bl	8002d6a <_ZN6Logger5startEv>
			velocity_ctrl.start();
 80062be:	4897      	ldr	r0, [pc, #604]	; (800651c <cppLoop+0x324>)
 80062c0:	f7fd fe2b 	bl	8003f1a <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(0.0, 0.0);
 80062c4:	eddf 0a96 	vldr	s1, [pc, #600]	; 8006520 <cppLoop+0x328>
 80062c8:	ed9f 0a95 	vldr	s0, [pc, #596]	; 8006520 <cppLoop+0x328>
 80062cc:	4893      	ldr	r0, [pc, #588]	; (800651c <cppLoop+0x324>)
 80062ce:	f7fd fdcb 	bl	8003e68 <_ZN12VelocityCtrl11setVelocityEff>
			led.LR(1, -1);
 80062d2:	f04f 32ff 	mov.w	r2, #4294967295
 80062d6:	2101      	movs	r1, #1
 80062d8:	4892      	ldr	r0, [pc, #584]	; (8006524 <cppLoop+0x32c>)
 80062da:	f7fb ff31 	bl	8002140 <_ZN3LED2LREaa>

			HAL_Delay(3000);
 80062de:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80062e2:	f000 fde7 	bl	8006eb4 <HAL_Delay>

			velocity_ctrl.stop();
 80062e6:	488d      	ldr	r0, [pc, #564]	; (800651c <cppLoop+0x324>)
 80062e8:	f7fd fe26 	bl	8003f38 <_ZN12VelocityCtrl4stopEv>
			led.LR(0, -1);
 80062ec:	f04f 32ff 	mov.w	r2, #4294967295
 80062f0:	2100      	movs	r1, #0
 80062f2:	488c      	ldr	r0, [pc, #560]	; (8006524 <cppLoop+0x32c>)
 80062f4:	f7fb ff24 	bl	8002140 <_ZN3LED2LREaa>

			logger.stop();
 80062f8:	4887      	ldr	r0, [pc, #540]	; (8006518 <cppLoop+0x320>)
 80062fa:	f7fc fd46 	bl	8002d8a <_ZN6Logger4stopEv>
		}

		break;
 80062fe:	f000 bcb5 	b.w	8006c6c <cppLoop+0xa74>

	case 2:
		lcd_clear();
 8006302:	f7fa fecd 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006306:	2100      	movs	r1, #0
 8006308:	2000      	movs	r0, #0
 800630a:	f7fa fed9 	bl	80010c0 <lcd_locate>
		lcd_printf("LOG");
 800630e:	4886      	ldr	r0, [pc, #536]	; (8006528 <cppLoop+0x330>)
 8006310:	f7fa ff00 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006314:	2101      	movs	r1, #1
 8006316:	2000      	movs	r0, #0
 8006318:	f7fa fed2 	bl	80010c0 <lcd_locate>
		lcd_printf("SAVE");
 800631c:	4883      	ldr	r0, [pc, #524]	; (800652c <cppLoop+0x334>)
 800631e:	f7fa fef9 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006322:	487c      	ldr	r0, [pc, #496]	; (8006514 <cppLoop+0x31c>)
 8006324:	f7fb fdec 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 8006328:	4603      	mov	r3, r0
 800632a:	2b02      	cmp	r3, #2
 800632c:	bf0c      	ite	eq
 800632e:	2301      	moveq	r3, #1
 8006330:	2300      	movne	r3, #0
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b00      	cmp	r3, #0
 8006336:	f000 849b 	beq.w	8006c70 <cppLoop+0xa78>
			led.LR(-1, 1);
 800633a:	2201      	movs	r2, #1
 800633c:	f04f 31ff 	mov.w	r1, #4294967295
 8006340:	4878      	ldr	r0, [pc, #480]	; (8006524 <cppLoop+0x32c>)
 8006342:	f7fb fefd 	bl	8002140 <_ZN3LED2LREaa>

			HAL_Delay(1000);
 8006346:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800634a:	f000 fdb3 	bl	8006eb4 <HAL_Delay>
			float f = 0.123456789123456789123456789;
 800634e:	4b78      	ldr	r3, [pc, #480]	; (8006530 <cppLoop+0x338>)
 8006350:	62fb      	str	r3, [r7, #44]	; 0x2c
			double d = 0.123456789123456789123456789;
 8006352:	a469      	add	r4, pc, #420	; (adr r4, 80064f8 <cppLoop+0x300>)
 8006354:	e9d4 3400 	ldrd	r3, r4, [r4]
 8006358:	e9c7 3408 	strd	r3, r4, [r7, #32]
			mon_f = f;
 800635c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800635e:	4618      	mov	r0, r3
 8006360:	f7fa f90a 	bl	8000578 <__aeabi_f2d>
 8006364:	4603      	mov	r3, r0
 8006366:	460c      	mov	r4, r1
 8006368:	4a72      	ldr	r2, [pc, #456]	; (8006534 <cppLoop+0x33c>)
 800636a:	e9c2 3400 	strd	r3, r4, [r2]
			mon_d = d;
 800636e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8006372:	4a71      	ldr	r2, [pc, #452]	; (8006538 <cppLoop+0x340>)
 8006374:	e9c2 3400 	strd	r3, r4, [r2]
			sd_write_array_float("type test", "float.txt", 1, &f, OVER_WRITE);
 8006378:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800637c:	2300      	movs	r3, #0
 800637e:	9300      	str	r3, [sp, #0]
 8006380:	4613      	mov	r3, r2
 8006382:	2201      	movs	r2, #1
 8006384:	496d      	ldr	r1, [pc, #436]	; (800653c <cppLoop+0x344>)
 8006386:	486e      	ldr	r0, [pc, #440]	; (8006540 <cppLoop+0x348>)
 8006388:	f7fb f8e4 	bl	8001554 <sd_write_array_float>
			sd_write_array_double("type test", "double.txt", 1, &d, OVER_WRITE);
 800638c:	f107 0220 	add.w	r2, r7, #32
 8006390:	2300      	movs	r3, #0
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	4613      	mov	r3, r2
 8006396:	2201      	movs	r2, #1
 8006398:	496a      	ldr	r1, [pc, #424]	; (8006544 <cppLoop+0x34c>)
 800639a:	4869      	ldr	r0, [pc, #420]	; (8006540 <cppLoop+0x348>)
 800639c:	f7fb f940 	bl	8001620 <sd_write_array_double>

			led.LR(-1, 0);
 80063a0:	2200      	movs	r2, #0
 80063a2:	f04f 31ff 	mov.w	r1, #4294967295
 80063a6:	485f      	ldr	r0, [pc, #380]	; (8006524 <cppLoop+0x32c>)
 80063a8:	f7fb feca 	bl	8002140 <_ZN3LED2LREaa>
		}
		break;
 80063ac:	f000 bc60 	b.w	8006c70 <cppLoop+0xa78>

	case 3:
		led.fullColor('C');
 80063b0:	2143      	movs	r1, #67	; 0x43
 80063b2:	485c      	ldr	r0, [pc, #368]	; (8006524 <cppLoop+0x32c>)
 80063b4:	f7fb fe08 	bl	8001fc8 <_ZN3LED9fullColorEc>

		lcd_clear();
 80063b8:	f7fa fe72 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80063bc:	2100      	movs	r1, #0
 80063be:	2000      	movs	r0, #0
 80063c0:	f7fa fe7e 	bl	80010c0 <lcd_locate>
		lcd_printf("Line");
 80063c4:	4860      	ldr	r0, [pc, #384]	; (8006548 <cppLoop+0x350>)
 80063c6:	f7fa fea5 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80063ca:	2101      	movs	r1, #1
 80063cc:	2000      	movs	r0, #0
 80063ce:	f7fa fe77 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 80063d2:	485e      	ldr	r0, [pc, #376]	; (800654c <cppLoop+0x354>)
 80063d4:	f7fa fe9e 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80063d8:	484e      	ldr	r0, [pc, #312]	; (8006514 <cppLoop+0x31c>)
 80063da:	f7fb fd91 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b02      	cmp	r3, #2
 80063e2:	bf0c      	ite	eq
 80063e4:	2301      	moveq	r3, #1
 80063e6:	2300      	movne	r3, #0
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 8442 	beq.w	8006c74 <cppLoop+0xa7c>
			led.LR(-1, 1);
 80063f0:	2201      	movs	r2, #1
 80063f2:	f04f 31ff 	mov.w	r1, #4294967295
 80063f6:	484b      	ldr	r0, [pc, #300]	; (8006524 <cppLoop+0x32c>)
 80063f8:	f7fb fea2 	bl	8002140 <_ZN3LED2LREaa>
			HAL_Delay(500);
 80063fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006400:	f000 fd58 	bl	8006eb4 <HAL_Delay>

			logger.start();
 8006404:	4844      	ldr	r0, [pc, #272]	; (8006518 <cppLoop+0x320>)
 8006406:	f7fc fcb0 	bl	8002d6a <_ZN6Logger5startEv>
			line_trace.setNormalRatio(0.1);
 800640a:	ed9f 0a51 	vldr	s0, [pc, #324]	; 8006550 <cppLoop+0x358>
 800640e:	4851      	ldr	r0, [pc, #324]	; (8006554 <cppLoop+0x35c>)
 8006410:	f7fc fb0b 	bl	8002a2a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006414:	484f      	ldr	r0, [pc, #316]	; (8006554 <cppLoop+0x35c>)
 8006416:	f7fc fb5f 	bl	8002ad8 <_ZN9LineTrace5startEv>

			HAL_Delay(5000);
 800641a:	f241 3088 	movw	r0, #5000	; 0x1388
 800641e:	f000 fd49 	bl	8006eb4 <HAL_Delay>

			logger.stop();
 8006422:	483d      	ldr	r0, [pc, #244]	; (8006518 <cppLoop+0x320>)
 8006424:	f7fc fcb1 	bl	8002d8a <_ZN6Logger4stopEv>
			line_trace.setNormalRatio(0.1);
 8006428:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8006550 <cppLoop+0x358>
 800642c:	4849      	ldr	r0, [pc, #292]	; (8006554 <cppLoop+0x35c>)
 800642e:	f7fc fafc 	bl	8002a2a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.stop();
 8006432:	4848      	ldr	r0, [pc, #288]	; (8006554 <cppLoop+0x35c>)
 8006434:	f7fc fb60 	bl	8002af8 <_ZN9LineTrace4stopEv>

			led.LR(1, -1);
 8006438:	f04f 32ff 	mov.w	r2, #4294967295
 800643c:	2101      	movs	r1, #1
 800643e:	4839      	ldr	r0, [pc, #228]	; (8006524 <cppLoop+0x32c>)
 8006440:	f7fb fe7e 	bl	8002140 <_ZN3LED2LREaa>
			logger.saveLogs("line_sensors", "sensor7.csv");
 8006444:	4a44      	ldr	r2, [pc, #272]	; (8006558 <cppLoop+0x360>)
 8006446:	4945      	ldr	r1, [pc, #276]	; (800655c <cppLoop+0x364>)
 8006448:	4833      	ldr	r0, [pc, #204]	; (8006518 <cppLoop+0x320>)
 800644a:	f7fc fc57 	bl	8002cfc <_ZN6Logger8saveLogsEPKcS1_>
			led.LR(0, -1);
 800644e:	f04f 32ff 	mov.w	r2, #4294967295
 8006452:	2100      	movs	r1, #0
 8006454:	4833      	ldr	r0, [pc, #204]	; (8006524 <cppLoop+0x32c>)
 8006456:	f7fb fe73 	bl	8002140 <_ZN3LED2LREaa>

			led.LR(-1, 0);
 800645a:	2200      	movs	r2, #0
 800645c:	f04f 31ff 	mov.w	r1, #4294967295
 8006460:	4830      	ldr	r0, [pc, #192]	; (8006524 <cppLoop+0x32c>)
 8006462:	f7fb fe6d 	bl	8002140 <_ZN3LED2LREaa>
		}

		break;
 8006466:	f000 bc05 	b.w	8006c74 <cppLoop+0xa7c>

	case 4:
		led.fullColor('M');
 800646a:	214d      	movs	r1, #77	; 0x4d
 800646c:	482d      	ldr	r0, [pc, #180]	; (8006524 <cppLoop+0x32c>)
 800646e:	f7fb fdab 	bl	8001fc8 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006472:	f7fa fe15 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006476:	2100      	movs	r1, #0
 8006478:	2000      	movs	r0, #0
 800647a:	f7fa fe21 	bl	80010c0 <lcd_locate>
		lcd_printf("Steering");
 800647e:	4838      	ldr	r0, [pc, #224]	; (8006560 <cppLoop+0x368>)
 8006480:	f7fa fe48 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006484:	2101      	movs	r1, #1
 8006486:	2000      	movs	r0, #0
 8006488:	f7fa fe1a 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 800648c:	482f      	ldr	r0, [pc, #188]	; (800654c <cppLoop+0x354>)
 800648e:	f7fa fe41 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006492:	4820      	ldr	r0, [pc, #128]	; (8006514 <cppLoop+0x31c>)
 8006494:	f7fb fd34 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 8006498:	4603      	mov	r3, r0
 800649a:	2b02      	cmp	r3, #2
 800649c:	bf0c      	ite	eq
 800649e:	2301      	moveq	r3, #1
 80064a0:	2300      	movne	r3, #0
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 83e7 	beq.w	8006c78 <cppLoop+0xa80>
			led.LR(-1, 1);
 80064aa:	2201      	movs	r2, #1
 80064ac:	f04f 31ff 	mov.w	r1, #4294967295
 80064b0:	481c      	ldr	r0, [pc, #112]	; (8006524 <cppLoop+0x32c>)
 80064b2:	f7fb fe45 	bl	8002140 <_ZN3LED2LREaa>
			HAL_Delay(500);
 80064b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80064ba:	f000 fcfb 	bl	8006eb4 <HAL_Delay>

			line_trace.setTargetVelocity(0.1);
 80064be:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8006550 <cppLoop+0x358>
 80064c2:	4824      	ldr	r0, [pc, #144]	; (8006554 <cppLoop+0x35c>)
 80064c4:	f7fc fac0 	bl	8002a48 <_ZN9LineTrace17setTargetVelocityEf>
			velocity_ctrl.start();
 80064c8:	4814      	ldr	r0, [pc, #80]	; (800651c <cppLoop+0x324>)
 80064ca:	f7fd fd26 	bl	8003f1a <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 80064ce:	4821      	ldr	r0, [pc, #132]	; (8006554 <cppLoop+0x35c>)
 80064d0:	f7fc fb02 	bl	8002ad8 <_ZN9LineTrace5startEv>

			HAL_Delay(10000);
 80064d4:	f242 7010 	movw	r0, #10000	; 0x2710
 80064d8:	f000 fcec 	bl	8006eb4 <HAL_Delay>

			line_trace.stop();
 80064dc:	481d      	ldr	r0, [pc, #116]	; (8006554 <cppLoop+0x35c>)
 80064de:	f7fc fb0b 	bl	8002af8 <_ZN9LineTrace4stopEv>
			velocity_ctrl.stop();
 80064e2:	480e      	ldr	r0, [pc, #56]	; (800651c <cppLoop+0x324>)
 80064e4:	f7fd fd28 	bl	8003f38 <_ZN12VelocityCtrl4stopEv>


			led.LR(-1, 0);
 80064e8:	2200      	movs	r2, #0
 80064ea:	f04f 31ff 	mov.w	r1, #4294967295
 80064ee:	480d      	ldr	r0, [pc, #52]	; (8006524 <cppLoop+0x32c>)
 80064f0:	f7fb fe26 	bl	8002140 <_ZN3LED2LREaa>
		}
		break;
 80064f4:	e3c0      	b.n	8006c78 <cppLoop+0xa80>
 80064f6:	bf00      	nop
 80064f8:	37c1215e 	.word	0x37c1215e
 80064fc:	3fbf9add 	.word	0x3fbf9add
 8006500:	20000564 	.word	0x20000564
 8006504:	08017b60 	.word	0x08017b60
 8006508:	08017b64 	.word	0x08017b64
 800650c:	08017b6c 	.word	0x08017b6c
 8006510:	08017b78 	.word	0x08017b78
 8006514:	20000560 	.word	0x20000560
 8006518:	200005a0 	.word	0x200005a0
 800651c:	2001f208 	.word	0x2001f208
 8006520:	00000000 	.word	0x00000000
 8006524:	2000056c 	.word	0x2000056c
 8006528:	08017b80 	.word	0x08017b80
 800652c:	08017b84 	.word	0x08017b84
 8006530:	3dfcd6ea 	.word	0x3dfcd6ea
 8006534:	20036a00 	.word	0x20036a00
 8006538:	20036a08 	.word	0x20036a08
 800653c:	08017b8c 	.word	0x08017b8c
 8006540:	08017b98 	.word	0x08017b98
 8006544:	08017ba4 	.word	0x08017ba4
 8006548:	08017bb0 	.word	0x08017bb0
 800654c:	08017bb8 	.word	0x08017bb8
 8006550:	3dcccccd 	.word	0x3dcccccd
 8006554:	2001f248 	.word	0x2001f248
 8006558:	08017bc0 	.word	0x08017bc0
 800655c:	08017bcc 	.word	0x08017bcc
 8006560:	08017bdc 	.word	0x08017bdc

	case 5:
		led.fullColor('Y');
 8006564:	2159      	movs	r1, #89	; 0x59
 8006566:	4895      	ldr	r0, [pc, #596]	; (80067bc <cppLoop+0x5c4>)
 8006568:	f7fb fd2e 	bl	8001fc8 <_ZN3LED9fullColorEc>

		lcd_clear();
 800656c:	f7fa fd98 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006570:	2100      	movs	r1, #0
 8006572:	2000      	movs	r0, #0
 8006574:	f7fa fda4 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 8006578:	4891      	ldr	r0, [pc, #580]	; (80067c0 <cppLoop+0x5c8>)
 800657a:	f7fa fdcb 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800657e:	2101      	movs	r1, #1
 8006580:	2000      	movs	r0, #0
 8006582:	f7fa fd9d 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8006586:	488f      	ldr	r0, [pc, #572]	; (80067c4 <cppLoop+0x5cc>)
 8006588:	f7fa fdc4 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800658c:	488e      	ldr	r0, [pc, #568]	; (80067c8 <cppLoop+0x5d0>)
 800658e:	f7fb fcb7 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 8006592:	4603      	mov	r3, r0
 8006594:	2b02      	cmp	r3, #2
 8006596:	bf0c      	ite	eq
 8006598:	2301      	moveq	r3, #1
 800659a:	2300      	movne	r3, #0
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	f000 836c 	beq.w	8006c7c <cppLoop+0xa84>
			led.LR(-1, 1);
 80065a4:	2201      	movs	r2, #1
 80065a6:	f04f 31ff 	mov.w	r1, #4294967295
 80065aa:	4884      	ldr	r0, [pc, #528]	; (80067bc <cppLoop+0x5c4>)
 80065ac:	f7fb fdc8 	bl	8002140 <_ZN3LED2LREaa>
			HAL_Delay(500);
 80065b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80065b4:	f000 fc7e 	bl	8006eb4 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 80065b8:	ed9f 0a84 	vldr	s0, [pc, #528]	; 80067cc <cppLoop+0x5d4>
 80065bc:	4884      	ldr	r0, [pc, #528]	; (80067d0 <cppLoop+0x5d8>)
 80065be:	f7fc fa34 	bl	8002a2a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 80065c2:	4883      	ldr	r0, [pc, #524]	; (80067d0 <cppLoop+0x5d8>)
 80065c4:	f7fc fa88 	bl	8002ad8 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 80065c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80065cc:	f000 fc72 	bl	8006eb4 <HAL_Delay>

			led.fullColor('R');
 80065d0:	2152      	movs	r1, #82	; 0x52
 80065d2:	487a      	ldr	r0, [pc, #488]	; (80067bc <cppLoop+0x5c4>)
 80065d4:	f7fb fcf8 	bl	8001fc8 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 80065d8:	487e      	ldr	r0, [pc, #504]	; (80067d4 <cppLoop+0x5dc>)
 80065da:	f7fa ff29 	bl	8001430 <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 80065de:	487d      	ldr	r0, [pc, #500]	; (80067d4 <cppLoop+0x5dc>)
 80065e0:	f7fa feeb 	bl	80013ba <_ZN7Encoder13clearDistanceEv>

			HAL_Delay(10000);
 80065e4:	f242 7010 	movw	r0, #10000	; 0x2710
 80065e8:	f000 fc64 	bl	8006eb4 <HAL_Delay>

			line_trace.stop();
 80065ec:	4878      	ldr	r0, [pc, #480]	; (80067d0 <cppLoop+0x5d8>)
 80065ee:	f7fc fa83 	bl	8002af8 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 80065f2:	4979      	ldr	r1, [pc, #484]	; (80067d8 <cppLoop+0x5e0>)
 80065f4:	4879      	ldr	r0, [pc, #484]	; (80067dc <cppLoop+0x5e4>)
 80065f6:	f7fa ff39 	bl	800146c <user_fopen>
			float d = encoder.getDistance();
 80065fa:	4876      	ldr	r0, [pc, #472]	; (80067d4 <cppLoop+0x5dc>)
 80065fc:	f7fa febb 	bl	8001376 <_ZN7Encoder11getDistanceEv>
 8006600:	ec54 3b10 	vmov	r3, r4, d0
 8006604:	4618      	mov	r0, r3
 8006606:	4621      	mov	r1, r4
 8006608:	f7fa fb06 	bl	8000c18 <__aeabi_d2f>
 800660c:	4603      	mov	r3, r0
 800660e:	61fb      	str	r3, [r7, #28]
			sd_write_float(1, &d, ADD_WRITE);
 8006610:	f107 031c 	add.w	r3, r7, #28
 8006614:	2201      	movs	r2, #1
 8006616:	4619      	mov	r1, r3
 8006618:	2001      	movs	r0, #1
 800661a:	f7fa ff49 	bl	80014b0 <sd_write_float>
			user_fclose();
 800661e:	f7fa ff37 	bl	8001490 <user_fclose>

			led.LR(-1, 0);
 8006622:	2200      	movs	r2, #0
 8006624:	f04f 31ff 	mov.w	r1, #4294967295
 8006628:	4864      	ldr	r0, [pc, #400]	; (80067bc <cppLoop+0x5c4>)
 800662a:	f7fb fd89 	bl	8002140 <_ZN3LED2LREaa>
		}

		break;
 800662e:	e325      	b.n	8006c7c <cppLoop+0xa84>

	case 6:
		led.fullColor('C');
 8006630:	2143      	movs	r1, #67	; 0x43
 8006632:	4862      	ldr	r0, [pc, #392]	; (80067bc <cppLoop+0x5c4>)
 8006634:	f7fb fcc8 	bl	8001fc8 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006638:	f7fa fd32 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800663c:	2100      	movs	r1, #0
 800663e:	2000      	movs	r0, #0
 8006640:	f7fa fd3e 	bl	80010c0 <lcd_locate>
		lcd_printf("Position");
 8006644:	4866      	ldr	r0, [pc, #408]	; (80067e0 <cppLoop+0x5e8>)
 8006646:	f7fa fd65 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800664a:	2101      	movs	r1, #1
 800664c:	2000      	movs	r0, #0
 800664e:	f7fa fd37 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006652:	4864      	ldr	r0, [pc, #400]	; (80067e4 <cppLoop+0x5ec>)
 8006654:	f7fa fd5e 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006658:	485b      	ldr	r0, [pc, #364]	; (80067c8 <cppLoop+0x5d0>)
 800665a:	f7fb fc51 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 800665e:	4603      	mov	r3, r0
 8006660:	2b02      	cmp	r3, #2
 8006662:	bf0c      	ite	eq
 8006664:	2301      	moveq	r3, #1
 8006666:	2300      	movne	r3, #0
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	f000 8308 	beq.w	8006c80 <cppLoop+0xa88>
			HAL_Delay(500);
 8006670:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006674:	f000 fc1e 	bl	8006eb4 <HAL_Delay>
			led.LR(-1, 1);
 8006678:	2201      	movs	r2, #1
 800667a:	f04f 31ff 	mov.w	r1, #4294967295
 800667e:	484f      	ldr	r0, [pc, #316]	; (80067bc <cppLoop+0x5c4>)
 8006680:	f7fb fd5e 	bl	8002140 <_ZN3LED2LREaa>

			line_trace.setNormalRatio(0.1);
 8006684:	ed9f 0a58 	vldr	s0, [pc, #352]	; 80067e8 <cppLoop+0x5f0>
 8006688:	4851      	ldr	r0, [pc, #324]	; (80067d0 <cppLoop+0x5d8>)
 800668a:	f7fc f9ce 	bl	8002a2a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 800668e:	4850      	ldr	r0, [pc, #320]	; (80067d0 <cppLoop+0x5d8>)
 8006690:	f7fc fa22 	bl	8002ad8 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006694:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006698:	f000 fc0c 	bl	8006eb4 <HAL_Delay>

			led.fullColor('R');
 800669c:	2152      	movs	r1, #82	; 0x52
 800669e:	4847      	ldr	r0, [pc, #284]	; (80067bc <cppLoop+0x5c4>)
 80066a0:	f7fb fc92 	bl	8001fc8 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 80066a4:	484b      	ldr	r0, [pc, #300]	; (80067d4 <cppLoop+0x5dc>)
 80066a6:	f7fa fec3 	bl	8001430 <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 80066aa:	484a      	ldr	r0, [pc, #296]	; (80067d4 <cppLoop+0x5dc>)
 80066ac:	f7fa fe85 	bl	80013ba <_ZN7Encoder13clearDistanceEv>
			odometry.clearPotition();
 80066b0:	484e      	ldr	r0, [pc, #312]	; (80067ec <cppLoop+0x5f4>)
 80066b2:	f7fc fd99 	bl	80031e8 <_ZN8Odometry13clearPotitionEv>
			logger.start();
 80066b6:	484e      	ldr	r0, [pc, #312]	; (80067f0 <cppLoop+0x5f8>)
 80066b8:	f7fc fb57 	bl	8002d6a <_ZN6Logger5startEv>

			HAL_Delay(3000);
 80066bc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80066c0:	f000 fbf8 	bl	8006eb4 <HAL_Delay>

			line_trace.stop();
 80066c4:	4842      	ldr	r0, [pc, #264]	; (80067d0 <cppLoop+0x5d8>)
 80066c6:	f7fc fa17 	bl	8002af8 <_ZN9LineTrace4stopEv>
			logger.stop();
 80066ca:	4849      	ldr	r0, [pc, #292]	; (80067f0 <cppLoop+0x5f8>)
 80066cc:	f7fc fb5d 	bl	8002d8a <_ZN6Logger4stopEv>

			logger.saveDistanceAndTheta("Pos", "d_dis_s.txt", "d_th_s.txt");
 80066d0:	4b48      	ldr	r3, [pc, #288]	; (80067f4 <cppLoop+0x5fc>)
 80066d2:	4a49      	ldr	r2, [pc, #292]	; (80067f8 <cppLoop+0x600>)
 80066d4:	4949      	ldr	r1, [pc, #292]	; (80067fc <cppLoop+0x604>)
 80066d6:	4846      	ldr	r0, [pc, #280]	; (80067f0 <cppLoop+0x5f8>)
 80066d8:	f7fc fb24 	bl	8002d24 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>

			led.LR(-1, 0);
 80066dc:	2200      	movs	r2, #0
 80066de:	f04f 31ff 	mov.w	r1, #4294967295
 80066e2:	4836      	ldr	r0, [pc, #216]	; (80067bc <cppLoop+0x5c4>)
 80066e4:	f7fb fd2c 	bl	8002140 <_ZN3LED2LREaa>
		}

		break;
 80066e8:	e2ca      	b.n	8006c80 <cppLoop+0xa88>

	case 7:
		led.fullColor('M');
 80066ea:	214d      	movs	r1, #77	; 0x4d
 80066ec:	4833      	ldr	r0, [pc, #204]	; (80067bc <cppLoop+0x5c4>)
 80066ee:	f7fb fc6b 	bl	8001fc8 <_ZN3LED9fullColorEc>

		lcd_clear();
 80066f2:	f7fa fcd5 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80066f6:	2100      	movs	r1, #0
 80066f8:	2000      	movs	r0, #0
 80066fa:	f7fa fce1 	bl	80010c0 <lcd_locate>
		lcd_printf("Path");
 80066fe:	4840      	ldr	r0, [pc, #256]	; (8006800 <cppLoop+0x608>)
 8006700:	f7fa fd08 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006704:	2101      	movs	r1, #1
 8006706:	2000      	movs	r0, #0
 8006708:	f7fa fcda 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 800670c:	482d      	ldr	r0, [pc, #180]	; (80067c4 <cppLoop+0x5cc>)
 800670e:	f7fa fd01 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_D){
 8006712:	482d      	ldr	r0, [pc, #180]	; (80067c8 <cppLoop+0x5d0>)
 8006714:	f7fb fbf4 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 8006718:	4603      	mov	r3, r0
 800671a:	2b04      	cmp	r3, #4
 800671c:	bf0c      	ite	eq
 800671e:	2301      	moveq	r3, #1
 8006720:	2300      	movne	r3, #0
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b00      	cmp	r3, #0
 8006726:	d00f      	beq.n	8006748 <cppLoop+0x550>
			led.LR(-1, 1);
 8006728:	2201      	movs	r2, #1
 800672a:	f04f 31ff 	mov.w	r1, #4294967295
 800672e:	4823      	ldr	r0, [pc, #140]	; (80067bc <cppLoop+0x5c4>)
 8006730:	f7fb fd06 	bl	8002140 <_ZN3LED2LREaa>
			path_following.setTargetPathMulti();
 8006734:	4833      	ldr	r0, [pc, #204]	; (8006804 <cppLoop+0x60c>)
 8006736:	f7fc febd 	bl	80034b4 <_ZN13PathFollowing18setTargetPathMultiEv>
			led.LR(-1, 0);
 800673a:	2200      	movs	r2, #0
 800673c:	f04f 31ff 	mov.w	r1, #4294967295
 8006740:	481e      	ldr	r0, [pc, #120]	; (80067bc <cppLoop+0x5c4>)
 8006742:	f7fb fcfd 	bl	8002140 <_ZN3LED2LREaa>
			path_following.stop();
			velocity_ctrl.stop();

			led.LR(-1, 0);
		}
		break;
 8006746:	e29d      	b.n	8006c84 <cppLoop+0xa8c>
		else if(joy_stick.getValue() == JOY_C){
 8006748:	481f      	ldr	r0, [pc, #124]	; (80067c8 <cppLoop+0x5d0>)
 800674a:	f7fb fbd9 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 800674e:	4603      	mov	r3, r0
 8006750:	2b02      	cmp	r3, #2
 8006752:	bf0c      	ite	eq
 8006754:	2301      	moveq	r3, #1
 8006756:	2300      	movne	r3, #0
 8006758:	b2db      	uxtb	r3, r3
 800675a:	2b00      	cmp	r3, #0
 800675c:	f000 8292 	beq.w	8006c84 <cppLoop+0xa8c>
			led.LR(-1, 1);
 8006760:	2201      	movs	r2, #1
 8006762:	f04f 31ff 	mov.w	r1, #4294967295
 8006766:	4815      	ldr	r0, [pc, #84]	; (80067bc <cppLoop+0x5c4>)
 8006768:	f7fb fcea 	bl	8002140 <_ZN3LED2LREaa>
			HAL_Delay(500);
 800676c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006770:	f000 fba0 	bl	8006eb4 <HAL_Delay>
			led.fullColor('R');
 8006774:	2152      	movs	r1, #82	; 0x52
 8006776:	4811      	ldr	r0, [pc, #68]	; (80067bc <cppLoop+0x5c4>)
 8006778:	f7fb fc26 	bl	8001fc8 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 800677c:	4815      	ldr	r0, [pc, #84]	; (80067d4 <cppLoop+0x5dc>)
 800677e:	f7fa fe57 	bl	8001430 <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 8006782:	4814      	ldr	r0, [pc, #80]	; (80067d4 <cppLoop+0x5dc>)
 8006784:	f7fa fe19 	bl	80013ba <_ZN7Encoder13clearDistanceEv>
			odometry.clearPotition();
 8006788:	4818      	ldr	r0, [pc, #96]	; (80067ec <cppLoop+0x5f4>)
 800678a:	f7fc fd2d 	bl	80031e8 <_ZN8Odometry13clearPotitionEv>
			path_following.start();
 800678e:	481d      	ldr	r0, [pc, #116]	; (8006804 <cppLoop+0x60c>)
 8006790:	f7fd f85c 	bl	800384c <_ZN13PathFollowing5startEv>
			velocity_ctrl.start();
 8006794:	481c      	ldr	r0, [pc, #112]	; (8006808 <cppLoop+0x610>)
 8006796:	f7fd fbc0 	bl	8003f1a <_ZN12VelocityCtrl5startEv>
			HAL_Delay(10000);
 800679a:	f242 7010 	movw	r0, #10000	; 0x2710
 800679e:	f000 fb89 	bl	8006eb4 <HAL_Delay>
			path_following.stop();
 80067a2:	4818      	ldr	r0, [pc, #96]	; (8006804 <cppLoop+0x60c>)
 80067a4:	f7fd f85f 	bl	8003866 <_ZN13PathFollowing4stopEv>
			velocity_ctrl.stop();
 80067a8:	4817      	ldr	r0, [pc, #92]	; (8006808 <cppLoop+0x610>)
 80067aa:	f7fd fbc5 	bl	8003f38 <_ZN12VelocityCtrl4stopEv>
			led.LR(-1, 0);
 80067ae:	2200      	movs	r2, #0
 80067b0:	f04f 31ff 	mov.w	r1, #4294967295
 80067b4:	4801      	ldr	r0, [pc, #4]	; (80067bc <cppLoop+0x5c4>)
 80067b6:	f7fb fcc3 	bl	8002140 <_ZN3LED2LREaa>
		break;
 80067ba:	e263      	b.n	8006c84 <cppLoop+0xa8c>
 80067bc:	2000056c 	.word	0x2000056c
 80067c0:	08017be8 	.word	0x08017be8
 80067c4:	08017bf0 	.word	0x08017bf0
 80067c8:	20000560 	.word	0x20000560
 80067cc:	00000000 	.word	0x00000000
 80067d0:	2001f248 	.word	0x2001f248
 80067d4:	2001f1d8 	.word	0x2001f1d8
 80067d8:	08017bfc 	.word	0x08017bfc
 80067dc:	08017c04 	.word	0x08017c04
 80067e0:	08017c10 	.word	0x08017c10
 80067e4:	08017c1c 	.word	0x08017c1c
 80067e8:	3dcccccd 	.word	0x3dcccccd
 80067ec:	2001f2a8 	.word	0x2001f2a8
 80067f0:	200005a0 	.word	0x200005a0
 80067f4:	08017c24 	.word	0x08017c24
 80067f8:	08017c30 	.word	0x08017c30
 80067fc:	08017c3c 	.word	0x08017c3c
 8006800:	08017c40 	.word	0x08017c40
 8006804:	2001f2d8 	.word	0x2001f2d8
 8006808:	2001f208 	.word	0x2001f208

	case 8:
		led.fullColor('M');
 800680c:	214d      	movs	r1, #77	; 0x4d
 800680e:	48ae      	ldr	r0, [pc, #696]	; (8006ac8 <cppLoop+0x8d0>)
 8006810:	f7fb fbda 	bl	8001fc8 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006814:	f7fa fc44 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006818:	2100      	movs	r1, #0
 800681a:	2000      	movs	r0, #0
 800681c:	f7fa fc50 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", path_following.getKxVal());
 8006820:	48aa      	ldr	r0, [pc, #680]	; (8006acc <cppLoop+0x8d4>)
 8006822:	f7fc fe0b 	bl	800343c <_ZN13PathFollowing8getKxValEv>
 8006826:	ec54 3b10 	vmov	r3, r4, d0
 800682a:	461a      	mov	r2, r3
 800682c:	4623      	mov	r3, r4
 800682e:	48a8      	ldr	r0, [pc, #672]	; (8006ad0 <cppLoop+0x8d8>)
 8006830:	f7fa fc70 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006834:	2101      	movs	r1, #1
 8006836:	2000      	movs	r0, #0
 8006838:	f7fa fc42 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", path_following.getKyVal(), path_following.getKtVal());
 800683c:	48a3      	ldr	r0, [pc, #652]	; (8006acc <cppLoop+0x8d4>)
 800683e:	f7fc fe11 	bl	8003464 <_ZN13PathFollowing8getKyValEv>
 8006842:	ec55 4b10 	vmov	r4, r5, d0
 8006846:	48a1      	ldr	r0, [pc, #644]	; (8006acc <cppLoop+0x8d4>)
 8006848:	f7fc fe20 	bl	800348c <_ZN13PathFollowing8getKtValEv>
 800684c:	eeb0 7a40 	vmov.f32	s14, s0
 8006850:	eef0 7a60 	vmov.f32	s15, s1
 8006854:	ed8d 7b00 	vstr	d7, [sp]
 8006858:	4622      	mov	r2, r4
 800685a:	462b      	mov	r3, r5
 800685c:	489d      	ldr	r0, [pc, #628]	; (8006ad4 <cppLoop+0x8dc>)
 800685e:	f7fa fc59 	bl	8001114 <lcd_printf>

		static double adj_kx = path_following.getKxVal();
 8006862:	4b9d      	ldr	r3, [pc, #628]	; (8006ad8 <cppLoop+0x8e0>)
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	f3bf 8f5b 	dmb	ish
 800686a:	b2db      	uxtb	r3, r3
 800686c:	f003 0301 	and.w	r3, r3, #1
 8006870:	2b00      	cmp	r3, #0
 8006872:	bf0c      	ite	eq
 8006874:	2301      	moveq	r3, #1
 8006876:	2300      	movne	r3, #0
 8006878:	b2db      	uxtb	r3, r3
 800687a:	2b00      	cmp	r3, #0
 800687c:	d017      	beq.n	80068ae <cppLoop+0x6b6>
 800687e:	4896      	ldr	r0, [pc, #600]	; (8006ad8 <cppLoop+0x8e0>)
 8006880:	f00b f819 	bl	80118b6 <__cxa_guard_acquire>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	bf14      	ite	ne
 800688a:	2301      	movne	r3, #1
 800688c:	2300      	moveq	r3, #0
 800688e:	b2db      	uxtb	r3, r3
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00c      	beq.n	80068ae <cppLoop+0x6b6>
 8006894:	488d      	ldr	r0, [pc, #564]	; (8006acc <cppLoop+0x8d4>)
 8006896:	f7fc fdd1 	bl	800343c <_ZN13PathFollowing8getKxValEv>
 800689a:	eeb0 7a40 	vmov.f32	s14, s0
 800689e:	eef0 7a60 	vmov.f32	s15, s1
 80068a2:	4b8e      	ldr	r3, [pc, #568]	; (8006adc <cppLoop+0x8e4>)
 80068a4:	ed83 7b00 	vstr	d7, [r3]
 80068a8:	488b      	ldr	r0, [pc, #556]	; (8006ad8 <cppLoop+0x8e0>)
 80068aa:	f00b f810 	bl	80118ce <__cxa_guard_release>
		static double adj_ky = path_following.getKyVal();
 80068ae:	4b8c      	ldr	r3, [pc, #560]	; (8006ae0 <cppLoop+0x8e8>)
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	f3bf 8f5b 	dmb	ish
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	f003 0301 	and.w	r3, r3, #1
 80068bc:	2b00      	cmp	r3, #0
 80068be:	bf0c      	ite	eq
 80068c0:	2301      	moveq	r3, #1
 80068c2:	2300      	movne	r3, #0
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d017      	beq.n	80068fa <cppLoop+0x702>
 80068ca:	4885      	ldr	r0, [pc, #532]	; (8006ae0 <cppLoop+0x8e8>)
 80068cc:	f00a fff3 	bl	80118b6 <__cxa_guard_acquire>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	bf14      	ite	ne
 80068d6:	2301      	movne	r3, #1
 80068d8:	2300      	moveq	r3, #0
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00c      	beq.n	80068fa <cppLoop+0x702>
 80068e0:	487a      	ldr	r0, [pc, #488]	; (8006acc <cppLoop+0x8d4>)
 80068e2:	f7fc fdbf 	bl	8003464 <_ZN13PathFollowing8getKyValEv>
 80068e6:	eeb0 7a40 	vmov.f32	s14, s0
 80068ea:	eef0 7a60 	vmov.f32	s15, s1
 80068ee:	4b7d      	ldr	r3, [pc, #500]	; (8006ae4 <cppLoop+0x8ec>)
 80068f0:	ed83 7b00 	vstr	d7, [r3]
 80068f4:	487a      	ldr	r0, [pc, #488]	; (8006ae0 <cppLoop+0x8e8>)
 80068f6:	f00a ffea 	bl	80118ce <__cxa_guard_release>
		static double adj_kt = path_following.getKtVal();
 80068fa:	4b7b      	ldr	r3, [pc, #492]	; (8006ae8 <cppLoop+0x8f0>)
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	f3bf 8f5b 	dmb	ish
 8006902:	b2db      	uxtb	r3, r3
 8006904:	f003 0301 	and.w	r3, r3, #1
 8006908:	2b00      	cmp	r3, #0
 800690a:	bf0c      	ite	eq
 800690c:	2301      	moveq	r3, #1
 800690e:	2300      	movne	r3, #0
 8006910:	b2db      	uxtb	r3, r3
 8006912:	2b00      	cmp	r3, #0
 8006914:	d017      	beq.n	8006946 <cppLoop+0x74e>
 8006916:	4874      	ldr	r0, [pc, #464]	; (8006ae8 <cppLoop+0x8f0>)
 8006918:	f00a ffcd 	bl	80118b6 <__cxa_guard_acquire>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	bf14      	ite	ne
 8006922:	2301      	movne	r3, #1
 8006924:	2300      	moveq	r3, #0
 8006926:	b2db      	uxtb	r3, r3
 8006928:	2b00      	cmp	r3, #0
 800692a:	d00c      	beq.n	8006946 <cppLoop+0x74e>
 800692c:	4867      	ldr	r0, [pc, #412]	; (8006acc <cppLoop+0x8d4>)
 800692e:	f7fc fdad 	bl	800348c <_ZN13PathFollowing8getKtValEv>
 8006932:	eeb0 7a40 	vmov.f32	s14, s0
 8006936:	eef0 7a60 	vmov.f32	s15, s1
 800693a:	4b6c      	ldr	r3, [pc, #432]	; (8006aec <cppLoop+0x8f4>)
 800693c:	ed83 7b00 	vstr	d7, [r3]
 8006940:	4869      	ldr	r0, [pc, #420]	; (8006ae8 <cppLoop+0x8f0>)
 8006942:	f00a ffc4 	bl	80118ce <__cxa_guard_release>
		static int16_t pf_gain_selector;

		if(joy_stick.getValue() == JOY_U){
 8006946:	486a      	ldr	r0, [pc, #424]	; (8006af0 <cppLoop+0x8f8>)
 8006948:	f7fb fada 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 800694c:	4603      	mov	r3, r0
 800694e:	2b08      	cmp	r3, #8
 8006950:	bf0c      	ite	eq
 8006952:	2301      	moveq	r3, #1
 8006954:	2300      	movne	r3, #0
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	d021      	beq.n	80069a0 <cppLoop+0x7a8>
			led.LR(-1, 1);
 800695c:	2201      	movs	r2, #1
 800695e:	f04f 31ff 	mov.w	r1, #4294967295
 8006962:	4859      	ldr	r0, [pc, #356]	; (8006ac8 <cppLoop+0x8d0>)
 8006964:	f7fb fbec 	bl	8002140 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006968:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800696c:	f000 faa2 	bl	8006eb4 <HAL_Delay>

			pf_gain_selector++;
 8006970:	4b60      	ldr	r3, [pc, #384]	; (8006af4 <cppLoop+0x8fc>)
 8006972:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006976:	b29b      	uxth	r3, r3
 8006978:	3301      	adds	r3, #1
 800697a:	b29b      	uxth	r3, r3
 800697c:	b21a      	sxth	r2, r3
 800697e:	4b5d      	ldr	r3, [pc, #372]	; (8006af4 <cppLoop+0x8fc>)
 8006980:	801a      	strh	r2, [r3, #0]
			if(pf_gain_selector >= 3) pf_gain_selector = 0;
 8006982:	4b5c      	ldr	r3, [pc, #368]	; (8006af4 <cppLoop+0x8fc>)
 8006984:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006988:	2b02      	cmp	r3, #2
 800698a:	dd02      	ble.n	8006992 <cppLoop+0x79a>
 800698c:	4b59      	ldr	r3, [pc, #356]	; (8006af4 <cppLoop+0x8fc>)
 800698e:	2200      	movs	r2, #0
 8006990:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8006992:	2200      	movs	r2, #0
 8006994:	f04f 31ff 	mov.w	r1, #4294967295
 8006998:	484b      	ldr	r0, [pc, #300]	; (8006ac8 <cppLoop+0x8d0>)
 800699a:	f7fb fbd1 	bl	8002140 <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}


		break;
 800699e:	e173      	b.n	8006c88 <cppLoop+0xa90>
		else if(joy_stick.getValue() == JOY_R){
 80069a0:	4853      	ldr	r0, [pc, #332]	; (8006af0 <cppLoop+0x8f8>)
 80069a2:	f7fb faad 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b10      	cmp	r3, #16
 80069aa:	bf0c      	ite	eq
 80069ac:	2301      	moveq	r3, #1
 80069ae:	2300      	movne	r3, #0
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d047      	beq.n	8006a46 <cppLoop+0x84e>
			led.LR(-1, 1);
 80069b6:	2201      	movs	r2, #1
 80069b8:	f04f 31ff 	mov.w	r1, #4294967295
 80069bc:	4842      	ldr	r0, [pc, #264]	; (8006ac8 <cppLoop+0x8d0>)
 80069be:	f7fb fbbf 	bl	8002140 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80069c2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80069c6:	f000 fa75 	bl	8006eb4 <HAL_Delay>
			if(pf_gain_selector == 0){
 80069ca:	4b4a      	ldr	r3, [pc, #296]	; (8006af4 <cppLoop+0x8fc>)
 80069cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d10d      	bne.n	80069f0 <cppLoop+0x7f8>
				adj_kx = adj_kx + 0.01;
 80069d4:	4b41      	ldr	r3, [pc, #260]	; (8006adc <cppLoop+0x8e4>)
 80069d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80069da:	a339      	add	r3, pc, #228	; (adr r3, 8006ac0 <cppLoop+0x8c8>)
 80069dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e0:	f7f9 fc6c 	bl	80002bc <__adddf3>
 80069e4:	4603      	mov	r3, r0
 80069e6:	460c      	mov	r4, r1
 80069e8:	4a3c      	ldr	r2, [pc, #240]	; (8006adc <cppLoop+0x8e4>)
 80069ea:	e9c2 3400 	strd	r3, r4, [r2]
 80069ee:	e01f      	b.n	8006a30 <cppLoop+0x838>
			else if(pf_gain_selector == 1){
 80069f0:	4b40      	ldr	r3, [pc, #256]	; (8006af4 <cppLoop+0x8fc>)
 80069f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d10d      	bne.n	8006a16 <cppLoop+0x81e>
				adj_ky = adj_ky + 0.01;
 80069fa:	4b3a      	ldr	r3, [pc, #232]	; (8006ae4 <cppLoop+0x8ec>)
 80069fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006a00:	a32f      	add	r3, pc, #188	; (adr r3, 8006ac0 <cppLoop+0x8c8>)
 8006a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a06:	f7f9 fc59 	bl	80002bc <__adddf3>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	460c      	mov	r4, r1
 8006a0e:	4a35      	ldr	r2, [pc, #212]	; (8006ae4 <cppLoop+0x8ec>)
 8006a10:	e9c2 3400 	strd	r3, r4, [r2]
 8006a14:	e00c      	b.n	8006a30 <cppLoop+0x838>
				adj_kt = adj_kt + 0.01;
 8006a16:	4b35      	ldr	r3, [pc, #212]	; (8006aec <cppLoop+0x8f4>)
 8006a18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006a1c:	a328      	add	r3, pc, #160	; (adr r3, 8006ac0 <cppLoop+0x8c8>)
 8006a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a22:	f7f9 fc4b 	bl	80002bc <__adddf3>
 8006a26:	4603      	mov	r3, r0
 8006a28:	460c      	mov	r4, r1
 8006a2a:	4a30      	ldr	r2, [pc, #192]	; (8006aec <cppLoop+0x8f4>)
 8006a2c:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 8006a30:	2152      	movs	r1, #82	; 0x52
 8006a32:	4825      	ldr	r0, [pc, #148]	; (8006ac8 <cppLoop+0x8d0>)
 8006a34:	f7fb fac8 	bl	8001fc8 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f04f 31ff 	mov.w	r1, #4294967295
 8006a3e:	4822      	ldr	r0, [pc, #136]	; (8006ac8 <cppLoop+0x8d0>)
 8006a40:	f7fb fb7e 	bl	8002140 <_ZN3LED2LREaa>
		break;
 8006a44:	e120      	b.n	8006c88 <cppLoop+0xa90>
		else if(joy_stick.getValue() == JOY_L){
 8006a46:	482a      	ldr	r0, [pc, #168]	; (8006af0 <cppLoop+0x8f8>)
 8006a48:	f7fb fa5a 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	bf0c      	ite	eq
 8006a52:	2301      	moveq	r3, #1
 8006a54:	2300      	movne	r3, #0
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d065      	beq.n	8006b28 <cppLoop+0x930>
			led.LR(-1, 1);
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f04f 31ff 	mov.w	r1, #4294967295
 8006a62:	4819      	ldr	r0, [pc, #100]	; (8006ac8 <cppLoop+0x8d0>)
 8006a64:	f7fb fb6c 	bl	8002140 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006a68:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006a6c:	f000 fa22 	bl	8006eb4 <HAL_Delay>
			if(pf_gain_selector == 0){
 8006a70:	4b20      	ldr	r3, [pc, #128]	; (8006af4 <cppLoop+0x8fc>)
 8006a72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d10d      	bne.n	8006a96 <cppLoop+0x89e>
				adj_kx = adj_kx - 0.01;
 8006a7a:	4b18      	ldr	r3, [pc, #96]	; (8006adc <cppLoop+0x8e4>)
 8006a7c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006a80:	a30f      	add	r3, pc, #60	; (adr r3, 8006ac0 <cppLoop+0x8c8>)
 8006a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a86:	f7f9 fc17 	bl	80002b8 <__aeabi_dsub>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	460c      	mov	r4, r1
 8006a8e:	4a13      	ldr	r2, [pc, #76]	; (8006adc <cppLoop+0x8e4>)
 8006a90:	e9c2 3400 	strd	r3, r4, [r2]
 8006a94:	e03d      	b.n	8006b12 <cppLoop+0x91a>
			else if(pf_gain_selector == 1){
 8006a96:	4b17      	ldr	r3, [pc, #92]	; (8006af4 <cppLoop+0x8fc>)
 8006a98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d12b      	bne.n	8006af8 <cppLoop+0x900>
				adj_ky = adj_ky - 0.01;
 8006aa0:	4b10      	ldr	r3, [pc, #64]	; (8006ae4 <cppLoop+0x8ec>)
 8006aa2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006aa6:	a306      	add	r3, pc, #24	; (adr r3, 8006ac0 <cppLoop+0x8c8>)
 8006aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aac:	f7f9 fc04 	bl	80002b8 <__aeabi_dsub>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	460c      	mov	r4, r1
 8006ab4:	4a0b      	ldr	r2, [pc, #44]	; (8006ae4 <cppLoop+0x8ec>)
 8006ab6:	e9c2 3400 	strd	r3, r4, [r2]
 8006aba:	e02a      	b.n	8006b12 <cppLoop+0x91a>
 8006abc:	f3af 8000 	nop.w
 8006ac0:	47ae147b 	.word	0x47ae147b
 8006ac4:	3f847ae1 	.word	0x3f847ae1
 8006ac8:	2000056c 	.word	0x2000056c
 8006acc:	2001f2d8 	.word	0x2001f2d8
 8006ad0:	08017c48 	.word	0x08017c48
 8006ad4:	08017c54 	.word	0x08017c54
 8006ad8:	20036a28 	.word	0x20036a28
 8006adc:	20036a20 	.word	0x20036a20
 8006ae0:	20036a38 	.word	0x20036a38
 8006ae4:	20036a30 	.word	0x20036a30
 8006ae8:	20036a48 	.word	0x20036a48
 8006aec:	20036a40 	.word	0x20036a40
 8006af0:	20000560 	.word	0x20000560
 8006af4:	20036a4c 	.word	0x20036a4c
				adj_kt = adj_kt - 0.01;
 8006af8:	4b69      	ldr	r3, [pc, #420]	; (8006ca0 <cppLoop+0xaa8>)
 8006afa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006afe:	a366      	add	r3, pc, #408	; (adr r3, 8006c98 <cppLoop+0xaa0>)
 8006b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b04:	f7f9 fbd8 	bl	80002b8 <__aeabi_dsub>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	460c      	mov	r4, r1
 8006b0c:	4a64      	ldr	r2, [pc, #400]	; (8006ca0 <cppLoop+0xaa8>)
 8006b0e:	e9c2 3400 	strd	r3, r4, [r2]
			led.fullColor('R');
 8006b12:	2152      	movs	r1, #82	; 0x52
 8006b14:	4863      	ldr	r0, [pc, #396]	; (8006ca4 <cppLoop+0xaac>)
 8006b16:	f7fb fa57 	bl	8001fc8 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8006b20:	4860      	ldr	r0, [pc, #384]	; (8006ca4 <cppLoop+0xaac>)
 8006b22:	f7fb fb0d 	bl	8002140 <_ZN3LED2LREaa>
		break;
 8006b26:	e0af      	b.n	8006c88 <cppLoop+0xa90>
		else if(joy_stick.getValue() == JOY_D){
 8006b28:	485f      	ldr	r0, [pc, #380]	; (8006ca8 <cppLoop+0xab0>)
 8006b2a:	f7fb f9e9 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b04      	cmp	r3, #4
 8006b32:	bf0c      	ite	eq
 8006b34:	2301      	moveq	r3, #1
 8006b36:	2300      	movne	r3, #0
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d048      	beq.n	8006bd0 <cppLoop+0x9d8>
			led.LR(-1, 1);
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f04f 31ff 	mov.w	r1, #4294967295
 8006b44:	4857      	ldr	r0, [pc, #348]	; (8006ca4 <cppLoop+0xaac>)
 8006b46:	f7fb fafb 	bl	8002140 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006b4a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006b4e:	f000 f9b1 	bl	8006eb4 <HAL_Delay>
			sd_read_array_double("Params", "kx.txt", 1, &temp_kx);
 8006b52:	f107 0310 	add.w	r3, r7, #16
 8006b56:	2201      	movs	r2, #1
 8006b58:	4954      	ldr	r1, [pc, #336]	; (8006cac <cppLoop+0xab4>)
 8006b5a:	4855      	ldr	r0, [pc, #340]	; (8006cb0 <cppLoop+0xab8>)
 8006b5c:	f7fa fdc2 	bl	80016e4 <sd_read_array_double>
			sd_read_array_double("Params", "ky.txt", 1, &temp_ky);
 8006b60:	f107 0308 	add.w	r3, r7, #8
 8006b64:	2201      	movs	r2, #1
 8006b66:	4953      	ldr	r1, [pc, #332]	; (8006cb4 <cppLoop+0xabc>)
 8006b68:	4851      	ldr	r0, [pc, #324]	; (8006cb0 <cppLoop+0xab8>)
 8006b6a:	f7fa fdbb 	bl	80016e4 <sd_read_array_double>
			sd_read_array_double("Params", "kt.txt", 1, &temp_kt);
 8006b6e:	463b      	mov	r3, r7
 8006b70:	2201      	movs	r2, #1
 8006b72:	4951      	ldr	r1, [pc, #324]	; (8006cb8 <cppLoop+0xac0>)
 8006b74:	484e      	ldr	r0, [pc, #312]	; (8006cb0 <cppLoop+0xab8>)
 8006b76:	f7fa fdb5 	bl	80016e4 <sd_read_array_double>
			path_following.setGain(temp_kx, temp_ky, temp_kt);
 8006b7a:	ed97 7b04 	vldr	d7, [r7, #16]
 8006b7e:	ed97 6b02 	vldr	d6, [r7, #8]
 8006b82:	ed97 5b00 	vldr	d5, [r7]
 8006b86:	eeb0 2a45 	vmov.f32	s4, s10
 8006b8a:	eef0 2a65 	vmov.f32	s5, s11
 8006b8e:	eeb0 1a46 	vmov.f32	s2, s12
 8006b92:	eef0 1a66 	vmov.f32	s3, s13
 8006b96:	eeb0 0a47 	vmov.f32	s0, s14
 8006b9a:	eef0 0a67 	vmov.f32	s1, s15
 8006b9e:	4847      	ldr	r0, [pc, #284]	; (8006cbc <cppLoop+0xac4>)
 8006ba0:	f7fc fc2c 	bl	80033fc <_ZN13PathFollowing7setGainEddd>
			adj_kx = temp_kx;
 8006ba4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8006ba8:	4a45      	ldr	r2, [pc, #276]	; (8006cc0 <cppLoop+0xac8>)
 8006baa:	e9c2 3400 	strd	r3, r4, [r2]
			adj_ky = temp_ky;
 8006bae:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8006bb2:	4a44      	ldr	r2, [pc, #272]	; (8006cc4 <cppLoop+0xacc>)
 8006bb4:	e9c2 3400 	strd	r3, r4, [r2]
			adj_kt = temp_kt;
 8006bb8:	e9d7 3400 	ldrd	r3, r4, [r7]
 8006bbc:	4a38      	ldr	r2, [pc, #224]	; (8006ca0 <cppLoop+0xaa8>)
 8006bbe:	e9c2 3400 	strd	r3, r4, [r2]
			led.LR(-1, 0);
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8006bc8:	4836      	ldr	r0, [pc, #216]	; (8006ca4 <cppLoop+0xaac>)
 8006bca:	f7fb fab9 	bl	8002140 <_ZN3LED2LREaa>
		break;
 8006bce:	e05b      	b.n	8006c88 <cppLoop+0xa90>
		else if(joy_stick.getValue() == JOY_C){
 8006bd0:	4835      	ldr	r0, [pc, #212]	; (8006ca8 <cppLoop+0xab0>)
 8006bd2:	f7fb f995 	bl	8001f00 <_ZN8JoyStick8getValueEv>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	bf0c      	ite	eq
 8006bdc:	2301      	moveq	r3, #1
 8006bde:	2300      	movne	r3, #0
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d050      	beq.n	8006c88 <cppLoop+0xa90>
			led.LR(-1, 1);
 8006be6:	2201      	movs	r2, #1
 8006be8:	f04f 31ff 	mov.w	r1, #4294967295
 8006bec:	482d      	ldr	r0, [pc, #180]	; (8006ca4 <cppLoop+0xaac>)
 8006bee:	f7fb faa7 	bl	8002140 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006bf2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006bf6:	f000 f95d 	bl	8006eb4 <HAL_Delay>
			sd_write_array_double("Params", "kx.txt", 1, &adj_kx, OVER_WRITE);
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	9300      	str	r3, [sp, #0]
 8006bfe:	4b30      	ldr	r3, [pc, #192]	; (8006cc0 <cppLoop+0xac8>)
 8006c00:	2201      	movs	r2, #1
 8006c02:	492a      	ldr	r1, [pc, #168]	; (8006cac <cppLoop+0xab4>)
 8006c04:	482a      	ldr	r0, [pc, #168]	; (8006cb0 <cppLoop+0xab8>)
 8006c06:	f7fa fd0b 	bl	8001620 <sd_write_array_double>
			sd_write_array_double("Params", "ky.txt", 1, &adj_ky, OVER_WRITE);
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	9300      	str	r3, [sp, #0]
 8006c0e:	4b2d      	ldr	r3, [pc, #180]	; (8006cc4 <cppLoop+0xacc>)
 8006c10:	2201      	movs	r2, #1
 8006c12:	4928      	ldr	r1, [pc, #160]	; (8006cb4 <cppLoop+0xabc>)
 8006c14:	4826      	ldr	r0, [pc, #152]	; (8006cb0 <cppLoop+0xab8>)
 8006c16:	f7fa fd03 	bl	8001620 <sd_write_array_double>
			sd_write_array_double("Params", "kt.txt", 1, &adj_kt, OVER_WRITE);
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	9300      	str	r3, [sp, #0]
 8006c1e:	4b20      	ldr	r3, [pc, #128]	; (8006ca0 <cppLoop+0xaa8>)
 8006c20:	2201      	movs	r2, #1
 8006c22:	4925      	ldr	r1, [pc, #148]	; (8006cb8 <cppLoop+0xac0>)
 8006c24:	4822      	ldr	r0, [pc, #136]	; (8006cb0 <cppLoop+0xab8>)
 8006c26:	f7fa fcfb 	bl	8001620 <sd_write_array_double>
			path_following.setGain(adj_kx, adj_ky, adj_kt);
 8006c2a:	4b25      	ldr	r3, [pc, #148]	; (8006cc0 <cppLoop+0xac8>)
 8006c2c:	ed93 7b00 	vldr	d7, [r3]
 8006c30:	4b24      	ldr	r3, [pc, #144]	; (8006cc4 <cppLoop+0xacc>)
 8006c32:	ed93 6b00 	vldr	d6, [r3]
 8006c36:	4b1a      	ldr	r3, [pc, #104]	; (8006ca0 <cppLoop+0xaa8>)
 8006c38:	ed93 5b00 	vldr	d5, [r3]
 8006c3c:	eeb0 2a45 	vmov.f32	s4, s10
 8006c40:	eef0 2a65 	vmov.f32	s5, s11
 8006c44:	eeb0 1a46 	vmov.f32	s2, s12
 8006c48:	eef0 1a66 	vmov.f32	s3, s13
 8006c4c:	eeb0 0a47 	vmov.f32	s0, s14
 8006c50:	eef0 0a67 	vmov.f32	s1, s15
 8006c54:	4819      	ldr	r0, [pc, #100]	; (8006cbc <cppLoop+0xac4>)
 8006c56:	f7fc fbd1 	bl	80033fc <_ZN13PathFollowing7setGainEddd>
			led.LR(-1, 0);
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8006c60:	4810      	ldr	r0, [pc, #64]	; (8006ca4 <cppLoop+0xaac>)
 8006c62:	f7fb fa6d 	bl	8002140 <_ZN3LED2LREaa>
		break;
 8006c66:	e00f      	b.n	8006c88 <cppLoop+0xa90>
	case 15:

		break;

	default:
		break;
 8006c68:	bf00      	nop
 8006c6a:	e00e      	b.n	8006c8a <cppLoop+0xa92>
		break;
 8006c6c:	bf00      	nop
 8006c6e:	e00c      	b.n	8006c8a <cppLoop+0xa92>
		break;
 8006c70:	bf00      	nop
 8006c72:	e00a      	b.n	8006c8a <cppLoop+0xa92>
		break;
 8006c74:	bf00      	nop
 8006c76:	e008      	b.n	8006c8a <cppLoop+0xa92>
		break;
 8006c78:	bf00      	nop
 8006c7a:	e006      	b.n	8006c8a <cppLoop+0xa92>
		break;
 8006c7c:	bf00      	nop
 8006c7e:	e004      	b.n	8006c8a <cppLoop+0xa92>
		break;
 8006c80:	bf00      	nop
 8006c82:	e002      	b.n	8006c8a <cppLoop+0xa92>
		break;
 8006c84:	bf00      	nop
 8006c86:	e000      	b.n	8006c8a <cppLoop+0xa92>
		break;
 8006c88:	bf00      	nop

	}

	HAL_Delay(10);
 8006c8a:	200a      	movs	r0, #10
 8006c8c:	f000 f912 	bl	8006eb4 <HAL_Delay>

}
 8006c90:	bf00      	nop
 8006c92:	3730      	adds	r7, #48	; 0x30
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bdb0      	pop	{r4, r5, r7, pc}
 8006c98:	47ae147b 	.word	0x47ae147b
 8006c9c:	3f847ae1 	.word	0x3f847ae1
 8006ca0:	20036a40 	.word	0x20036a40
 8006ca4:	2000056c 	.word	0x2000056c
 8006ca8:	20000560 	.word	0x20000560
 8006cac:	08017c64 	.word	0x08017c64
 8006cb0:	08017c6c 	.word	0x08017c6c
 8006cb4:	08017c74 	.word	0x08017c74
 8006cb8:	08017c7c 	.word	0x08017c7c
 8006cbc:	2001f2d8 	.word	0x2001f2d8
 8006cc0:	20036a20 	.word	0x20036a20
 8006cc4:	20036a30 	.word	0x20036a30

08006cc8 <_Z41__static_initialization_and_destruction_0ii>:
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d12e      	bne.n	8006d36 <_Z41__static_initialization_and_destruction_0ii+0x6e>
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d129      	bne.n	8006d36 <_Z41__static_initialization_and_destruction_0ii+0x6e>
LineSensor line_sensor;
 8006ce2:	4817      	ldr	r0, [pc, #92]	; (8006d40 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8006ce4:	f7fb fa64 	bl	80021b0 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8006ce8:	4816      	ldr	r0, [pc, #88]	; (8006d44 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8006cea:	f7fc fea1 	bl	8003a30 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8006cee:	4816      	ldr	r0, [pc, #88]	; (8006d48 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006cf0:	f7fb f8fa 	bl	8001ee8 <_ZN8JoyStickC1Ev>
Motor motor;
 8006cf4:	4815      	ldr	r0, [pc, #84]	; (8006d4c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8006cf6:	f7fc f858 	bl	8002daa <_ZN5MotorC1Ev>
IMU imu;
 8006cfa:	4815      	ldr	r0, [pc, #84]	; (8006d50 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8006cfc:	f7fa ff3a 	bl	8001b74 <_ZN3IMUC1Ev>
Logger logger;
 8006d00:	4814      	ldr	r0, [pc, #80]	; (8006d54 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006d02:	f7fb ff11 	bl	8002b28 <_ZN6LoggerC1Ev>
Encoder encoder;
 8006d06:	4814      	ldr	r0, [pc, #80]	; (8006d58 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006d08:	f7fa fa24 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8006d0c:	4b10      	ldr	r3, [pc, #64]	; (8006d50 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8006d0e:	4a12      	ldr	r2, [pc, #72]	; (8006d58 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006d10:	490e      	ldr	r1, [pc, #56]	; (8006d4c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8006d12:	4812      	ldr	r0, [pc, #72]	; (8006d5c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006d14:	f7fc fef6 	bl	8003b04 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl);
 8006d18:	4b10      	ldr	r3, [pc, #64]	; (8006d5c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006d1a:	4a09      	ldr	r2, [pc, #36]	; (8006d40 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8006d1c:	490b      	ldr	r1, [pc, #44]	; (8006d4c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8006d1e:	4810      	ldr	r0, [pc, #64]	; (8006d60 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006d20:	f7fb fd40 	bl	80027a4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8006d24:	4b0d      	ldr	r3, [pc, #52]	; (8006d5c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006d26:	4a0a      	ldr	r2, [pc, #40]	; (8006d50 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8006d28:	490b      	ldr	r1, [pc, #44]	; (8006d58 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006d2a:	480e      	ldr	r0, [pc, #56]	; (8006d64 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006d2c:	f7fc f922 	bl	8002f74 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
PathFollowing path_following;
 8006d30:	480d      	ldr	r0, [pc, #52]	; (8006d68 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8006d32:	f7fc fa77 	bl	8003224 <_ZN13PathFollowingC1Ev>
}
 8006d36:	bf00      	nop
 8006d38:	3708      	adds	r7, #8
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	20000264 	.word	0x20000264
 8006d44:	2000055c 	.word	0x2000055c
 8006d48:	20000560 	.word	0x20000560
 8006d4c:	20000568 	.word	0x20000568
 8006d50:	20000580 	.word	0x20000580
 8006d54:	200005a0 	.word	0x200005a0
 8006d58:	2001f1d8 	.word	0x2001f1d8
 8006d5c:	2001f208 	.word	0x2001f208
 8006d60:	2001f248 	.word	0x2001f248
 8006d64:	2001f2a8 	.word	0x2001f2a8
 8006d68:	2001f2d8 	.word	0x2001f2d8

08006d6c <_GLOBAL__sub_I_line_sensor>:
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006d74:	2001      	movs	r0, #1
 8006d76:	f7ff ffa7 	bl	8006cc8 <_Z41__static_initialization_and_destruction_0ii>
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006d7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006db4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006d80:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006d82:	e003      	b.n	8006d8c <LoopCopyDataInit>

08006d84 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006d84:	4b0c      	ldr	r3, [pc, #48]	; (8006db8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006d86:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006d88:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006d8a:	3104      	adds	r1, #4

08006d8c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006d8c:	480b      	ldr	r0, [pc, #44]	; (8006dbc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006d8e:	4b0c      	ldr	r3, [pc, #48]	; (8006dc0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006d90:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006d92:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006d94:	d3f6      	bcc.n	8006d84 <CopyDataInit>
  ldr  r2, =_sbss
 8006d96:	4a0b      	ldr	r2, [pc, #44]	; (8006dc4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006d98:	e002      	b.n	8006da0 <LoopFillZerobss>

08006d9a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006d9a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006d9c:	f842 3b04 	str.w	r3, [r2], #4

08006da0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006da0:	4b09      	ldr	r3, [pc, #36]	; (8006dc8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006da2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006da4:	d3f9      	bcc.n	8006d9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006da6:	f7ff f867 	bl	8005e78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006daa:	f00b ff01 	bl	8012bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006dae:	f7fd f99f 	bl	80040f0 <main>
  bx  lr    
 8006db2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006db4:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8006db8:	08018288 	.word	0x08018288
  ldr  r0, =_sdata
 8006dbc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006dc0:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8006dc4:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8006dc8:	2003b430 	.word	0x2003b430

08006dcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006dcc:	e7fe      	b.n	8006dcc <ADC_IRQHandler>
	...

08006dd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006dd4:	4b0e      	ldr	r3, [pc, #56]	; (8006e10 <HAL_Init+0x40>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a0d      	ldr	r2, [pc, #52]	; (8006e10 <HAL_Init+0x40>)
 8006dda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006dde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006de0:	4b0b      	ldr	r3, [pc, #44]	; (8006e10 <HAL_Init+0x40>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a0a      	ldr	r2, [pc, #40]	; (8006e10 <HAL_Init+0x40>)
 8006de6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006dea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006dec:	4b08      	ldr	r3, [pc, #32]	; (8006e10 <HAL_Init+0x40>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a07      	ldr	r2, [pc, #28]	; (8006e10 <HAL_Init+0x40>)
 8006df2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006df6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006df8:	2003      	movs	r0, #3
 8006dfa:	f000 fd51 	bl	80078a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006dfe:	2000      	movs	r0, #0
 8006e00:	f000 f808 	bl	8006e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e04:	f7fe fa26 	bl	8005254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	40023c00 	.word	0x40023c00

08006e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006e1c:	4b12      	ldr	r3, [pc, #72]	; (8006e68 <HAL_InitTick+0x54>)
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	4b12      	ldr	r3, [pc, #72]	; (8006e6c <HAL_InitTick+0x58>)
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	4619      	mov	r1, r3
 8006e26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e32:	4618      	mov	r0, r3
 8006e34:	f000 fd69 	bl	800790a <HAL_SYSTICK_Config>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d001      	beq.n	8006e42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e00e      	b.n	8006e60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2b0f      	cmp	r3, #15
 8006e46:	d80a      	bhi.n	8006e5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006e48:	2200      	movs	r2, #0
 8006e4a:	6879      	ldr	r1, [r7, #4]
 8006e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e50:	f000 fd31 	bl	80078b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006e54:	4a06      	ldr	r2, [pc, #24]	; (8006e70 <HAL_InitTick+0x5c>)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	e000      	b.n	8006e60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3708      	adds	r7, #8
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	20000000 	.word	0x20000000
 8006e6c:	20000008 	.word	0x20000008
 8006e70:	20000004 	.word	0x20000004

08006e74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006e74:	b480      	push	{r7}
 8006e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006e78:	4b06      	ldr	r3, [pc, #24]	; (8006e94 <HAL_IncTick+0x20>)
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	4b06      	ldr	r3, [pc, #24]	; (8006e98 <HAL_IncTick+0x24>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4413      	add	r3, r2
 8006e84:	4a04      	ldr	r2, [pc, #16]	; (8006e98 <HAL_IncTick+0x24>)
 8006e86:	6013      	str	r3, [r2, #0]
}
 8006e88:	bf00      	nop
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	20000008 	.word	0x20000008
 8006e98:	200393b8 	.word	0x200393b8

08006e9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	af00      	add	r7, sp, #0
  return uwTick;
 8006ea0:	4b03      	ldr	r3, [pc, #12]	; (8006eb0 <HAL_GetTick+0x14>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr
 8006eae:	bf00      	nop
 8006eb0:	200393b8 	.word	0x200393b8

08006eb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ebc:	f7ff ffee 	bl	8006e9c <HAL_GetTick>
 8006ec0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ecc:	d005      	beq.n	8006eda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006ece:	4b09      	ldr	r3, [pc, #36]	; (8006ef4 <HAL_Delay+0x40>)
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	4413      	add	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006eda:	bf00      	nop
 8006edc:	f7ff ffde 	bl	8006e9c <HAL_GetTick>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d8f7      	bhi.n	8006edc <HAL_Delay+0x28>
  {
  }
}
 8006eec:	bf00      	nop
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}
 8006ef4:	20000008 	.word	0x20000008

08006ef8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f00:	2300      	movs	r3, #0
 8006f02:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d101      	bne.n	8006f0e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e033      	b.n	8006f76 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d109      	bne.n	8006f2a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f7fe f9c4 	bl	80052a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2e:	f003 0310 	and.w	r3, r3, #16
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d118      	bne.n	8006f68 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006f3e:	f023 0302 	bic.w	r3, r3, #2
 8006f42:	f043 0202 	orr.w	r2, r3, #2
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 fa5a 	bl	8007404 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5a:	f023 0303 	bic.w	r3, r3, #3
 8006f5e:	f043 0201 	orr.w	r2, r3, #1
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	641a      	str	r2, [r3, #64]	; 0x40
 8006f66:	e001      	b.n	8006f6c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3710      	adds	r7, #16
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
	...

08006f80 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d101      	bne.n	8006f9e <HAL_ADC_Start_DMA+0x1e>
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	e0cc      	b.n	8007138 <HAL_ADC_Start_DMA+0x1b8>
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	f003 0301 	and.w	r3, r3, #1
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d018      	beq.n	8006fe6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	689a      	ldr	r2, [r3, #8]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f042 0201 	orr.w	r2, r2, #1
 8006fc2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006fc4:	4b5e      	ldr	r3, [pc, #376]	; (8007140 <HAL_ADC_Start_DMA+0x1c0>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a5e      	ldr	r2, [pc, #376]	; (8007144 <HAL_ADC_Start_DMA+0x1c4>)
 8006fca:	fba2 2303 	umull	r2, r3, r2, r3
 8006fce:	0c9a      	lsrs	r2, r3, #18
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	005b      	lsls	r3, r3, #1
 8006fd4:	4413      	add	r3, r2
 8006fd6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006fd8:	e002      	b.n	8006fe0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1f9      	bne.n	8006fda <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	f003 0301 	and.w	r3, r3, #1
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	f040 80a0 	bne.w	8007136 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ffa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006ffe:	f023 0301 	bic.w	r3, r3, #1
 8007002:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007014:	2b00      	cmp	r3, #0
 8007016:	d007      	beq.n	8007028 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800701c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007020:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007030:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007034:	d106      	bne.n	8007044 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800703a:	f023 0206 	bic.w	r2, r3, #6
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	645a      	str	r2, [r3, #68]	; 0x44
 8007042:	e002      	b.n	800704a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2200      	movs	r2, #0
 8007048:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007052:	4b3d      	ldr	r3, [pc, #244]	; (8007148 <HAL_ADC_Start_DMA+0x1c8>)
 8007054:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705a:	4a3c      	ldr	r2, [pc, #240]	; (800714c <HAL_ADC_Start_DMA+0x1cc>)
 800705c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007062:	4a3b      	ldr	r2, [pc, #236]	; (8007150 <HAL_ADC_Start_DMA+0x1d0>)
 8007064:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706a:	4a3a      	ldr	r2, [pc, #232]	; (8007154 <HAL_ADC_Start_DMA+0x1d4>)
 800706c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007076:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	685a      	ldr	r2, [r3, #4]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007086:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	689a      	ldr	r2, [r3, #8]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007096:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	334c      	adds	r3, #76	; 0x4c
 80070a2:	4619      	mov	r1, r3
 80070a4:	68ba      	ldr	r2, [r7, #8]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f000 fcea 	bl	8007a80 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f003 031f 	and.w	r3, r3, #31
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d12a      	bne.n	800710e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a26      	ldr	r2, [pc, #152]	; (8007158 <HAL_ADC_Start_DMA+0x1d8>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d015      	beq.n	80070ee <HAL_ADC_Start_DMA+0x16e>
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a25      	ldr	r2, [pc, #148]	; (800715c <HAL_ADC_Start_DMA+0x1dc>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d105      	bne.n	80070d8 <HAL_ADC_Start_DMA+0x158>
 80070cc:	4b1e      	ldr	r3, [pc, #120]	; (8007148 <HAL_ADC_Start_DMA+0x1c8>)
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f003 031f 	and.w	r3, r3, #31
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00a      	beq.n	80070ee <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a20      	ldr	r2, [pc, #128]	; (8007160 <HAL_ADC_Start_DMA+0x1e0>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d129      	bne.n	8007136 <HAL_ADC_Start_DMA+0x1b6>
 80070e2:	4b19      	ldr	r3, [pc, #100]	; (8007148 <HAL_ADC_Start_DMA+0x1c8>)
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	f003 031f 	and.w	r3, r3, #31
 80070ea:	2b0f      	cmp	r3, #15
 80070ec:	d823      	bhi.n	8007136 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d11c      	bne.n	8007136 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	689a      	ldr	r2, [r3, #8]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800710a:	609a      	str	r2, [r3, #8]
 800710c:	e013      	b.n	8007136 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a11      	ldr	r2, [pc, #68]	; (8007158 <HAL_ADC_Start_DMA+0x1d8>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d10e      	bne.n	8007136 <HAL_ADC_Start_DMA+0x1b6>
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007122:	2b00      	cmp	r3, #0
 8007124:	d107      	bne.n	8007136 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	689a      	ldr	r2, [r3, #8]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007134:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3718      	adds	r7, #24
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	20000000 	.word	0x20000000
 8007144:	431bde83 	.word	0x431bde83
 8007148:	40012300 	.word	0x40012300
 800714c:	080075fd 	.word	0x080075fd
 8007150:	080076b7 	.word	0x080076b7
 8007154:	080076d3 	.word	0x080076d3
 8007158:	40012000 	.word	0x40012000
 800715c:	40012100 	.word	0x40012100
 8007160:	40012200 	.word	0x40012200

08007164 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800716c:	bf00      	nop
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80071aa:	2300      	movs	r3, #0
 80071ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d101      	bne.n	80071bc <HAL_ADC_ConfigChannel+0x1c>
 80071b8:	2302      	movs	r3, #2
 80071ba:	e113      	b.n	80073e4 <HAL_ADC_ConfigChannel+0x244>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2b09      	cmp	r3, #9
 80071ca:	d925      	bls.n	8007218 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68d9      	ldr	r1, [r3, #12]
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	461a      	mov	r2, r3
 80071da:	4613      	mov	r3, r2
 80071dc:	005b      	lsls	r3, r3, #1
 80071de:	4413      	add	r3, r2
 80071e0:	3b1e      	subs	r3, #30
 80071e2:	2207      	movs	r2, #7
 80071e4:	fa02 f303 	lsl.w	r3, r2, r3
 80071e8:	43da      	mvns	r2, r3
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	400a      	ands	r2, r1
 80071f0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68d9      	ldr	r1, [r3, #12]
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	689a      	ldr	r2, [r3, #8]
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	b29b      	uxth	r3, r3
 8007202:	4618      	mov	r0, r3
 8007204:	4603      	mov	r3, r0
 8007206:	005b      	lsls	r3, r3, #1
 8007208:	4403      	add	r3, r0
 800720a:	3b1e      	subs	r3, #30
 800720c:	409a      	lsls	r2, r3
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	430a      	orrs	r2, r1
 8007214:	60da      	str	r2, [r3, #12]
 8007216:	e022      	b.n	800725e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	6919      	ldr	r1, [r3, #16]
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	b29b      	uxth	r3, r3
 8007224:	461a      	mov	r2, r3
 8007226:	4613      	mov	r3, r2
 8007228:	005b      	lsls	r3, r3, #1
 800722a:	4413      	add	r3, r2
 800722c:	2207      	movs	r2, #7
 800722e:	fa02 f303 	lsl.w	r3, r2, r3
 8007232:	43da      	mvns	r2, r3
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	400a      	ands	r2, r1
 800723a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	6919      	ldr	r1, [r3, #16]
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	689a      	ldr	r2, [r3, #8]
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	b29b      	uxth	r3, r3
 800724c:	4618      	mov	r0, r3
 800724e:	4603      	mov	r3, r0
 8007250:	005b      	lsls	r3, r3, #1
 8007252:	4403      	add	r3, r0
 8007254:	409a      	lsls	r2, r3
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	430a      	orrs	r2, r1
 800725c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	2b06      	cmp	r3, #6
 8007264:	d824      	bhi.n	80072b0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	685a      	ldr	r2, [r3, #4]
 8007270:	4613      	mov	r3, r2
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	4413      	add	r3, r2
 8007276:	3b05      	subs	r3, #5
 8007278:	221f      	movs	r2, #31
 800727a:	fa02 f303 	lsl.w	r3, r2, r3
 800727e:	43da      	mvns	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	400a      	ands	r2, r1
 8007286:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	b29b      	uxth	r3, r3
 8007294:	4618      	mov	r0, r3
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	4613      	mov	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	3b05      	subs	r3, #5
 80072a2:	fa00 f203 	lsl.w	r2, r0, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	430a      	orrs	r2, r1
 80072ac:	635a      	str	r2, [r3, #52]	; 0x34
 80072ae:	e04c      	b.n	800734a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	2b0c      	cmp	r3, #12
 80072b6:	d824      	bhi.n	8007302 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	4613      	mov	r3, r2
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	4413      	add	r3, r2
 80072c8:	3b23      	subs	r3, #35	; 0x23
 80072ca:	221f      	movs	r2, #31
 80072cc:	fa02 f303 	lsl.w	r3, r2, r3
 80072d0:	43da      	mvns	r2, r3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	400a      	ands	r2, r1
 80072d8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	4618      	mov	r0, r3
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	685a      	ldr	r2, [r3, #4]
 80072ec:	4613      	mov	r3, r2
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	4413      	add	r3, r2
 80072f2:	3b23      	subs	r3, #35	; 0x23
 80072f4:	fa00 f203 	lsl.w	r2, r0, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	430a      	orrs	r2, r1
 80072fe:	631a      	str	r2, [r3, #48]	; 0x30
 8007300:	e023      	b.n	800734a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	4613      	mov	r3, r2
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	4413      	add	r3, r2
 8007312:	3b41      	subs	r3, #65	; 0x41
 8007314:	221f      	movs	r2, #31
 8007316:	fa02 f303 	lsl.w	r3, r2, r3
 800731a:	43da      	mvns	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	400a      	ands	r2, r1
 8007322:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	b29b      	uxth	r3, r3
 8007330:	4618      	mov	r0, r3
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	685a      	ldr	r2, [r3, #4]
 8007336:	4613      	mov	r3, r2
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	4413      	add	r3, r2
 800733c:	3b41      	subs	r3, #65	; 0x41
 800733e:	fa00 f203 	lsl.w	r2, r0, r3
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	430a      	orrs	r2, r1
 8007348:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800734a:	4b29      	ldr	r3, [pc, #164]	; (80073f0 <HAL_ADC_ConfigChannel+0x250>)
 800734c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a28      	ldr	r2, [pc, #160]	; (80073f4 <HAL_ADC_ConfigChannel+0x254>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d10f      	bne.n	8007378 <HAL_ADC_ConfigChannel+0x1d8>
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2b12      	cmp	r3, #18
 800735e:	d10b      	bne.n	8007378 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a1d      	ldr	r2, [pc, #116]	; (80073f4 <HAL_ADC_ConfigChannel+0x254>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d12b      	bne.n	80073da <HAL_ADC_ConfigChannel+0x23a>
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a1c      	ldr	r2, [pc, #112]	; (80073f8 <HAL_ADC_ConfigChannel+0x258>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d003      	beq.n	8007394 <HAL_ADC_ConfigChannel+0x1f4>
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2b11      	cmp	r3, #17
 8007392:	d122      	bne.n	80073da <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a11      	ldr	r2, [pc, #68]	; (80073f8 <HAL_ADC_ConfigChannel+0x258>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d111      	bne.n	80073da <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80073b6:	4b11      	ldr	r3, [pc, #68]	; (80073fc <HAL_ADC_ConfigChannel+0x25c>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a11      	ldr	r2, [pc, #68]	; (8007400 <HAL_ADC_ConfigChannel+0x260>)
 80073bc:	fba2 2303 	umull	r2, r3, r2, r3
 80073c0:	0c9a      	lsrs	r2, r3, #18
 80073c2:	4613      	mov	r3, r2
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	4413      	add	r3, r2
 80073c8:	005b      	lsls	r3, r3, #1
 80073ca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80073cc:	e002      	b.n	80073d4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	3b01      	subs	r3, #1
 80073d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1f9      	bne.n	80073ce <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3714      	adds	r7, #20
 80073e8:	46bd      	mov	sp, r7
 80073ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ee:	4770      	bx	lr
 80073f0:	40012300 	.word	0x40012300
 80073f4:	40012000 	.word	0x40012000
 80073f8:	10000012 	.word	0x10000012
 80073fc:	20000000 	.word	0x20000000
 8007400:	431bde83 	.word	0x431bde83

08007404 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007404:	b480      	push	{r7}
 8007406:	b085      	sub	sp, #20
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800740c:	4b79      	ldr	r3, [pc, #484]	; (80075f4 <ADC_Init+0x1f0>)
 800740e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	685a      	ldr	r2, [r3, #4]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	431a      	orrs	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007438:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	6859      	ldr	r1, [r3, #4]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	021a      	lsls	r2, r3, #8
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	430a      	orrs	r2, r1
 800744c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	685a      	ldr	r2, [r3, #4]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800745c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6859      	ldr	r1, [r3, #4]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689a      	ldr	r2, [r3, #8]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	430a      	orrs	r2, r1
 800746e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	689a      	ldr	r2, [r3, #8]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800747e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	6899      	ldr	r1, [r3, #8]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	68da      	ldr	r2, [r3, #12]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007496:	4a58      	ldr	r2, [pc, #352]	; (80075f8 <ADC_Init+0x1f4>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d022      	beq.n	80074e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	689a      	ldr	r2, [r3, #8]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80074aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	6899      	ldr	r1, [r3, #8]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	430a      	orrs	r2, r1
 80074bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	689a      	ldr	r2, [r3, #8]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80074cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	6899      	ldr	r1, [r3, #8]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	430a      	orrs	r2, r1
 80074de:	609a      	str	r2, [r3, #8]
 80074e0:	e00f      	b.n	8007502 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	689a      	ldr	r2, [r3, #8]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80074f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	689a      	ldr	r2, [r3, #8]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007500:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	689a      	ldr	r2, [r3, #8]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f022 0202 	bic.w	r2, r2, #2
 8007510:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	6899      	ldr	r1, [r3, #8]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	7e1b      	ldrb	r3, [r3, #24]
 800751c:	005a      	lsls	r2, r3, #1
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	430a      	orrs	r2, r1
 8007524:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f893 3020 	ldrb.w	r3, [r3, #32]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d01b      	beq.n	8007568 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	685a      	ldr	r2, [r3, #4]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800753e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	685a      	ldr	r2, [r3, #4]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800754e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	6859      	ldr	r1, [r3, #4]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755a:	3b01      	subs	r3, #1
 800755c:	035a      	lsls	r2, r3, #13
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	430a      	orrs	r2, r1
 8007564:	605a      	str	r2, [r3, #4]
 8007566:	e007      	b.n	8007578 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	685a      	ldr	r2, [r3, #4]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007576:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007586:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	69db      	ldr	r3, [r3, #28]
 8007592:	3b01      	subs	r3, #1
 8007594:	051a      	lsls	r2, r3, #20
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	430a      	orrs	r2, r1
 800759c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	689a      	ldr	r2, [r3, #8]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80075ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	6899      	ldr	r1, [r3, #8]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80075ba:	025a      	lsls	r2, r3, #9
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	430a      	orrs	r2, r1
 80075c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689a      	ldr	r2, [r3, #8]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	6899      	ldr	r1, [r3, #8]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	695b      	ldr	r3, [r3, #20]
 80075de:	029a      	lsls	r2, r3, #10
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	430a      	orrs	r2, r1
 80075e6:	609a      	str	r2, [r3, #8]
}
 80075e8:	bf00      	nop
 80075ea:	3714      	adds	r7, #20
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr
 80075f4:	40012300 	.word	0x40012300
 80075f8:	0f000001 	.word	0x0f000001

080075fc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007608:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007612:	2b00      	cmp	r3, #0
 8007614:	d13c      	bne.n	8007690 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800762c:	2b00      	cmp	r3, #0
 800762e:	d12b      	bne.n	8007688 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007634:	2b00      	cmp	r3, #0
 8007636:	d127      	bne.n	8007688 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800763e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007642:	2b00      	cmp	r3, #0
 8007644:	d006      	beq.n	8007654 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007650:	2b00      	cmp	r3, #0
 8007652:	d119      	bne.n	8007688 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	685a      	ldr	r2, [r3, #4]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f022 0220 	bic.w	r2, r2, #32
 8007662:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007668:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007674:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007678:	2b00      	cmp	r3, #0
 800767a:	d105      	bne.n	8007688 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007680:	f043 0201 	orr.w	r2, r3, #1
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007688:	68f8      	ldr	r0, [r7, #12]
 800768a:	f7ff fd6b 	bl	8007164 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800768e:	e00e      	b.n	80076ae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007694:	f003 0310 	and.w	r3, r3, #16
 8007698:	2b00      	cmp	r3, #0
 800769a:	d003      	beq.n	80076a4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800769c:	68f8      	ldr	r0, [r7, #12]
 800769e:	f7ff fd75 	bl	800718c <HAL_ADC_ErrorCallback>
}
 80076a2:	e004      	b.n	80076ae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	4798      	blx	r3
}
 80076ae:	bf00      	nop
 80076b0:	3710      	adds	r7, #16
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}

080076b6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80076b6:	b580      	push	{r7, lr}
 80076b8:	b084      	sub	sp, #16
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f7ff fd57 	bl	8007178 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80076ca:	bf00      	nop
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}

080076d2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80076d2:	b580      	push	{r7, lr}
 80076d4:	b084      	sub	sp, #16
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076de:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2240      	movs	r2, #64	; 0x40
 80076e4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ea:	f043 0204 	orr.w	r2, r3, #4
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f7ff fd4a 	bl	800718c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80076f8:	bf00      	nop
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <__NVIC_SetPriorityGrouping>:
{
 8007700:	b480      	push	{r7}
 8007702:	b085      	sub	sp, #20
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f003 0307 	and.w	r3, r3, #7
 800770e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007710:	4b0c      	ldr	r3, [pc, #48]	; (8007744 <__NVIC_SetPriorityGrouping+0x44>)
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007716:	68ba      	ldr	r2, [r7, #8]
 8007718:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800771c:	4013      	ands	r3, r2
 800771e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007728:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800772c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007730:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007732:	4a04      	ldr	r2, [pc, #16]	; (8007744 <__NVIC_SetPriorityGrouping+0x44>)
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	60d3      	str	r3, [r2, #12]
}
 8007738:	bf00      	nop
 800773a:	3714      	adds	r7, #20
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr
 8007744:	e000ed00 	.word	0xe000ed00

08007748 <__NVIC_GetPriorityGrouping>:
{
 8007748:	b480      	push	{r7}
 800774a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800774c:	4b04      	ldr	r3, [pc, #16]	; (8007760 <__NVIC_GetPriorityGrouping+0x18>)
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	0a1b      	lsrs	r3, r3, #8
 8007752:	f003 0307 	and.w	r3, r3, #7
}
 8007756:	4618      	mov	r0, r3
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	e000ed00 	.word	0xe000ed00

08007764 <__NVIC_EnableIRQ>:
{
 8007764:	b480      	push	{r7}
 8007766:	b083      	sub	sp, #12
 8007768:	af00      	add	r7, sp, #0
 800776a:	4603      	mov	r3, r0
 800776c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800776e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007772:	2b00      	cmp	r3, #0
 8007774:	db0b      	blt.n	800778e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007776:	79fb      	ldrb	r3, [r7, #7]
 8007778:	f003 021f 	and.w	r2, r3, #31
 800777c:	4907      	ldr	r1, [pc, #28]	; (800779c <__NVIC_EnableIRQ+0x38>)
 800777e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007782:	095b      	lsrs	r3, r3, #5
 8007784:	2001      	movs	r0, #1
 8007786:	fa00 f202 	lsl.w	r2, r0, r2
 800778a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800778e:	bf00      	nop
 8007790:	370c      	adds	r7, #12
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	e000e100 	.word	0xe000e100

080077a0 <__NVIC_SetPriority>:
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	4603      	mov	r3, r0
 80077a8:	6039      	str	r1, [r7, #0]
 80077aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80077ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	db0a      	blt.n	80077ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	b2da      	uxtb	r2, r3
 80077b8:	490c      	ldr	r1, [pc, #48]	; (80077ec <__NVIC_SetPriority+0x4c>)
 80077ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077be:	0112      	lsls	r2, r2, #4
 80077c0:	b2d2      	uxtb	r2, r2
 80077c2:	440b      	add	r3, r1
 80077c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80077c8:	e00a      	b.n	80077e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	b2da      	uxtb	r2, r3
 80077ce:	4908      	ldr	r1, [pc, #32]	; (80077f0 <__NVIC_SetPriority+0x50>)
 80077d0:	79fb      	ldrb	r3, [r7, #7]
 80077d2:	f003 030f 	and.w	r3, r3, #15
 80077d6:	3b04      	subs	r3, #4
 80077d8:	0112      	lsls	r2, r2, #4
 80077da:	b2d2      	uxtb	r2, r2
 80077dc:	440b      	add	r3, r1
 80077de:	761a      	strb	r2, [r3, #24]
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr
 80077ec:	e000e100 	.word	0xe000e100
 80077f0:	e000ed00 	.word	0xe000ed00

080077f4 <NVIC_EncodePriority>:
{
 80077f4:	b480      	push	{r7}
 80077f6:	b089      	sub	sp, #36	; 0x24
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f003 0307 	and.w	r3, r3, #7
 8007806:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	f1c3 0307 	rsb	r3, r3, #7
 800780e:	2b04      	cmp	r3, #4
 8007810:	bf28      	it	cs
 8007812:	2304      	movcs	r3, #4
 8007814:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	3304      	adds	r3, #4
 800781a:	2b06      	cmp	r3, #6
 800781c:	d902      	bls.n	8007824 <NVIC_EncodePriority+0x30>
 800781e:	69fb      	ldr	r3, [r7, #28]
 8007820:	3b03      	subs	r3, #3
 8007822:	e000      	b.n	8007826 <NVIC_EncodePriority+0x32>
 8007824:	2300      	movs	r3, #0
 8007826:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007828:	f04f 32ff 	mov.w	r2, #4294967295
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	fa02 f303 	lsl.w	r3, r2, r3
 8007832:	43da      	mvns	r2, r3
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	401a      	ands	r2, r3
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800783c:	f04f 31ff 	mov.w	r1, #4294967295
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	fa01 f303 	lsl.w	r3, r1, r3
 8007846:	43d9      	mvns	r1, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800784c:	4313      	orrs	r3, r2
}
 800784e:	4618      	mov	r0, r3
 8007850:	3724      	adds	r7, #36	; 0x24
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
	...

0800785c <SysTick_Config>:
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	3b01      	subs	r3, #1
 8007868:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800786c:	d301      	bcc.n	8007872 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800786e:	2301      	movs	r3, #1
 8007870:	e00f      	b.n	8007892 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007872:	4a0a      	ldr	r2, [pc, #40]	; (800789c <SysTick_Config+0x40>)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	3b01      	subs	r3, #1
 8007878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800787a:	210f      	movs	r1, #15
 800787c:	f04f 30ff 	mov.w	r0, #4294967295
 8007880:	f7ff ff8e 	bl	80077a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007884:	4b05      	ldr	r3, [pc, #20]	; (800789c <SysTick_Config+0x40>)
 8007886:	2200      	movs	r2, #0
 8007888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800788a:	4b04      	ldr	r3, [pc, #16]	; (800789c <SysTick_Config+0x40>)
 800788c:	2207      	movs	r2, #7
 800788e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	3708      	adds	r7, #8
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	e000e010 	.word	0xe000e010

080078a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f7ff ff29 	bl	8007700 <__NVIC_SetPriorityGrouping>
}
 80078ae:	bf00      	nop
 80078b0:	3708      	adds	r7, #8
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b086      	sub	sp, #24
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	4603      	mov	r3, r0
 80078be:	60b9      	str	r1, [r7, #8]
 80078c0:	607a      	str	r2, [r7, #4]
 80078c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80078c4:	2300      	movs	r3, #0
 80078c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80078c8:	f7ff ff3e 	bl	8007748 <__NVIC_GetPriorityGrouping>
 80078cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	68b9      	ldr	r1, [r7, #8]
 80078d2:	6978      	ldr	r0, [r7, #20]
 80078d4:	f7ff ff8e 	bl	80077f4 <NVIC_EncodePriority>
 80078d8:	4602      	mov	r2, r0
 80078da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078de:	4611      	mov	r1, r2
 80078e0:	4618      	mov	r0, r3
 80078e2:	f7ff ff5d 	bl	80077a0 <__NVIC_SetPriority>
}
 80078e6:	bf00      	nop
 80078e8:	3718      	adds	r7, #24
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b082      	sub	sp, #8
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	4603      	mov	r3, r0
 80078f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80078f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078fc:	4618      	mov	r0, r3
 80078fe:	f7ff ff31 	bl	8007764 <__NVIC_EnableIRQ>
}
 8007902:	bf00      	nop
 8007904:	3708      	adds	r7, #8
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}

0800790a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800790a:	b580      	push	{r7, lr}
 800790c:	b082      	sub	sp, #8
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f7ff ffa2 	bl	800785c <SysTick_Config>
 8007918:	4603      	mov	r3, r0
}
 800791a:	4618      	mov	r0, r3
 800791c:	3708      	adds	r7, #8
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
	...

08007924 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b086      	sub	sp, #24
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800792c:	2300      	movs	r3, #0
 800792e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007930:	f7ff fab4 	bl	8006e9c <HAL_GetTick>
 8007934:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d101      	bne.n	8007940 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e099      	b.n	8007a74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2202      	movs	r2, #2
 800794c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f022 0201 	bic.w	r2, r2, #1
 800795e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007960:	e00f      	b.n	8007982 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007962:	f7ff fa9b 	bl	8006e9c <HAL_GetTick>
 8007966:	4602      	mov	r2, r0
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	1ad3      	subs	r3, r2, r3
 800796c:	2b05      	cmp	r3, #5
 800796e:	d908      	bls.n	8007982 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2220      	movs	r2, #32
 8007974:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2203      	movs	r2, #3
 800797a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e078      	b.n	8007a74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f003 0301 	and.w	r3, r3, #1
 800798c:	2b00      	cmp	r3, #0
 800798e:	d1e8      	bne.n	8007962 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	4b38      	ldr	r3, [pc, #224]	; (8007a7c <HAL_DMA_Init+0x158>)
 800799c:	4013      	ands	r3, r2
 800799e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	685a      	ldr	r2, [r3, #4]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	691b      	ldr	r3, [r3, #16]
 80079b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	699b      	ldr	r3, [r3, #24]
 80079c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a1b      	ldr	r3, [r3, #32]
 80079cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079ce:	697a      	ldr	r2, [r7, #20]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d8:	2b04      	cmp	r3, #4
 80079da:	d107      	bne.n	80079ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079e4:	4313      	orrs	r3, r2
 80079e6:	697a      	ldr	r2, [r7, #20]
 80079e8:	4313      	orrs	r3, r2
 80079ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	697a      	ldr	r2, [r7, #20]
 80079f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	695b      	ldr	r3, [r3, #20]
 80079fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	f023 0307 	bic.w	r3, r3, #7
 8007a02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a08:	697a      	ldr	r2, [r7, #20]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a12:	2b04      	cmp	r3, #4
 8007a14:	d117      	bne.n	8007a46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a1a:	697a      	ldr	r2, [r7, #20]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00e      	beq.n	8007a46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 fa9d 	bl	8007f68 <DMA_CheckFifoParam>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d008      	beq.n	8007a46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2240      	movs	r2, #64	; 0x40
 8007a38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007a42:	2301      	movs	r3, #1
 8007a44:	e016      	b.n	8007a74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fa54 	bl	8007efc <DMA_CalcBaseAndBitshift>
 8007a54:	4603      	mov	r3, r0
 8007a56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a5c:	223f      	movs	r2, #63	; 0x3f
 8007a5e:	409a      	lsls	r2, r3
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007a72:	2300      	movs	r3, #0
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3718      	adds	r7, #24
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	f010803f 	.word	0xf010803f

08007a80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b086      	sub	sp, #24
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	607a      	str	r2, [r7, #4]
 8007a8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d101      	bne.n	8007aa6 <HAL_DMA_Start_IT+0x26>
 8007aa2:	2302      	movs	r3, #2
 8007aa4:	e040      	b.n	8007b28 <HAL_DMA_Start_IT+0xa8>
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d12f      	bne.n	8007b1a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2202      	movs	r2, #2
 8007abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	68b9      	ldr	r1, [r7, #8]
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f000 f9e6 	bl	8007ea0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ad8:	223f      	movs	r2, #63	; 0x3f
 8007ada:	409a      	lsls	r2, r3
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f042 0216 	orr.w	r2, r2, #22
 8007aee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d007      	beq.n	8007b08 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 0208 	orr.w	r2, r2, #8
 8007b06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	681a      	ldr	r2, [r3, #0]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f042 0201 	orr.w	r2, r2, #1
 8007b16:	601a      	str	r2, [r3, #0]
 8007b18:	e005      	b.n	8007b26 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007b22:	2302      	movs	r3, #2
 8007b24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007b26:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3718      	adds	r7, #24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	2b02      	cmp	r3, #2
 8007b42:	d004      	beq.n	8007b4e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2280      	movs	r2, #128	; 0x80
 8007b48:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e00c      	b.n	8007b68 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2205      	movs	r2, #5
 8007b52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 0201 	bic.w	r2, r2, #1
 8007b64:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007b66:	2300      	movs	r3, #0
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr

08007b74 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b086      	sub	sp, #24
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007b80:	4b92      	ldr	r3, [pc, #584]	; (8007dcc <HAL_DMA_IRQHandler+0x258>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a92      	ldr	r2, [pc, #584]	; (8007dd0 <HAL_DMA_IRQHandler+0x25c>)
 8007b86:	fba2 2303 	umull	r2, r3, r2, r3
 8007b8a:	0a9b      	lsrs	r3, r3, #10
 8007b8c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b92:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b9e:	2208      	movs	r2, #8
 8007ba0:	409a      	lsls	r2, r3
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	4013      	ands	r3, r2
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d01a      	beq.n	8007be0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 0304 	and.w	r3, r3, #4
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d013      	beq.n	8007be0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f022 0204 	bic.w	r2, r2, #4
 8007bc6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bcc:	2208      	movs	r2, #8
 8007bce:	409a      	lsls	r2, r3
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bd8:	f043 0201 	orr.w	r2, r3, #1
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007be4:	2201      	movs	r2, #1
 8007be6:	409a      	lsls	r2, r3
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	4013      	ands	r3, r2
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d012      	beq.n	8007c16 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	695b      	ldr	r3, [r3, #20]
 8007bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00b      	beq.n	8007c16 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c02:	2201      	movs	r2, #1
 8007c04:	409a      	lsls	r2, r3
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c0e:	f043 0202 	orr.w	r2, r3, #2
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c1a:	2204      	movs	r2, #4
 8007c1c:	409a      	lsls	r2, r3
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	4013      	ands	r3, r2
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d012      	beq.n	8007c4c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 0302 	and.w	r3, r3, #2
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00b      	beq.n	8007c4c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c38:	2204      	movs	r2, #4
 8007c3a:	409a      	lsls	r2, r3
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c44:	f043 0204 	orr.w	r2, r3, #4
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c50:	2210      	movs	r2, #16
 8007c52:	409a      	lsls	r2, r3
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	4013      	ands	r3, r2
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d043      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f003 0308 	and.w	r3, r3, #8
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d03c      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c6e:	2210      	movs	r2, #16
 8007c70:	409a      	lsls	r2, r3
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d018      	beq.n	8007cb6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d108      	bne.n	8007ca4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d024      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	4798      	blx	r3
 8007ca2:	e01f      	b.n	8007ce4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d01b      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	4798      	blx	r3
 8007cb4:	e016      	b.n	8007ce4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d107      	bne.n	8007cd4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f022 0208 	bic.w	r2, r2, #8
 8007cd2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d003      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ce8:	2220      	movs	r2, #32
 8007cea:	409a      	lsls	r2, r3
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	4013      	ands	r3, r2
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f000 808e 	beq.w	8007e12 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f003 0310 	and.w	r3, r3, #16
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f000 8086 	beq.w	8007e12 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d0a:	2220      	movs	r2, #32
 8007d0c:	409a      	lsls	r2, r3
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b05      	cmp	r3, #5
 8007d1c:	d136      	bne.n	8007d8c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f022 0216 	bic.w	r2, r2, #22
 8007d2c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	695a      	ldr	r2, [r3, #20]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d3c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d103      	bne.n	8007d4e <HAL_DMA_IRQHandler+0x1da>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d007      	beq.n	8007d5e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f022 0208 	bic.w	r2, r2, #8
 8007d5c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d62:	223f      	movs	r2, #63	; 0x3f
 8007d64:	409a      	lsls	r2, r3
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2201      	movs	r2, #1
 8007d76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d07d      	beq.n	8007e7e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	4798      	blx	r3
        }
        return;
 8007d8a:	e078      	b.n	8007e7e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d01c      	beq.n	8007dd4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d108      	bne.n	8007dba <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d030      	beq.n	8007e12 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	4798      	blx	r3
 8007db8:	e02b      	b.n	8007e12 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d027      	beq.n	8007e12 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	4798      	blx	r3
 8007dca:	e022      	b.n	8007e12 <HAL_DMA_IRQHandler+0x29e>
 8007dcc:	20000000 	.word	0x20000000
 8007dd0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10f      	bne.n	8007e02 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f022 0210 	bic.w	r2, r2, #16
 8007df0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d003      	beq.n	8007e12 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d032      	beq.n	8007e80 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e1e:	f003 0301 	and.w	r3, r3, #1
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d022      	beq.n	8007e6c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2205      	movs	r2, #5
 8007e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f022 0201 	bic.w	r2, r2, #1
 8007e3c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	3301      	adds	r3, #1
 8007e42:	60bb      	str	r3, [r7, #8]
 8007e44:	697a      	ldr	r2, [r7, #20]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d307      	bcc.n	8007e5a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f003 0301 	and.w	r3, r3, #1
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d1f2      	bne.n	8007e3e <HAL_DMA_IRQHandler+0x2ca>
 8007e58:	e000      	b.n	8007e5c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8007e5a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d005      	beq.n	8007e80 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	4798      	blx	r3
 8007e7c:	e000      	b.n	8007e80 <HAL_DMA_IRQHandler+0x30c>
        return;
 8007e7e:	bf00      	nop
    }
  }
}
 8007e80:	3718      	adds	r7, #24
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd80      	pop	{r7, pc}
 8007e86:	bf00      	nop

08007e88 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	370c      	adds	r7, #12
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b085      	sub	sp, #20
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	607a      	str	r2, [r7, #4]
 8007eac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	681a      	ldr	r2, [r3, #0]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007ebc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	683a      	ldr	r2, [r7, #0]
 8007ec4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	2b40      	cmp	r3, #64	; 0x40
 8007ecc:	d108      	bne.n	8007ee0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68ba      	ldr	r2, [r7, #8]
 8007edc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007ede:	e007      	b.n	8007ef0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68ba      	ldr	r2, [r7, #8]
 8007ee6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	60da      	str	r2, [r3, #12]
}
 8007ef0:	bf00      	nop
 8007ef2:	3714      	adds	r7, #20
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b085      	sub	sp, #20
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	3b10      	subs	r3, #16
 8007f0c:	4a14      	ldr	r2, [pc, #80]	; (8007f60 <DMA_CalcBaseAndBitshift+0x64>)
 8007f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007f12:	091b      	lsrs	r3, r3, #4
 8007f14:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007f16:	4a13      	ldr	r2, [pc, #76]	; (8007f64 <DMA_CalcBaseAndBitshift+0x68>)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	781b      	ldrb	r3, [r3, #0]
 8007f1e:	461a      	mov	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2b03      	cmp	r3, #3
 8007f28:	d909      	bls.n	8007f3e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f32:	f023 0303 	bic.w	r3, r3, #3
 8007f36:	1d1a      	adds	r2, r3, #4
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	659a      	str	r2, [r3, #88]	; 0x58
 8007f3c:	e007      	b.n	8007f4e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f46:	f023 0303 	bic.w	r3, r3, #3
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3714      	adds	r7, #20
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop
 8007f60:	aaaaaaab 	.word	0xaaaaaaab
 8007f64:	08017cb8 	.word	0x08017cb8

08007f68 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b085      	sub	sp, #20
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f70:	2300      	movs	r3, #0
 8007f72:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f78:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d11f      	bne.n	8007fc2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	2b03      	cmp	r3, #3
 8007f86:	d855      	bhi.n	8008034 <DMA_CheckFifoParam+0xcc>
 8007f88:	a201      	add	r2, pc, #4	; (adr r2, 8007f90 <DMA_CheckFifoParam+0x28>)
 8007f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f8e:	bf00      	nop
 8007f90:	08007fa1 	.word	0x08007fa1
 8007f94:	08007fb3 	.word	0x08007fb3
 8007f98:	08007fa1 	.word	0x08007fa1
 8007f9c:	08008035 	.word	0x08008035
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d045      	beq.n	8008038 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8007fac:	2301      	movs	r3, #1
 8007fae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fb0:	e042      	b.n	8008038 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007fba:	d13f      	bne.n	800803c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fc0:	e03c      	b.n	800803c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	699b      	ldr	r3, [r3, #24]
 8007fc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fca:	d121      	bne.n	8008010 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	2b03      	cmp	r3, #3
 8007fd0:	d836      	bhi.n	8008040 <DMA_CheckFifoParam+0xd8>
 8007fd2:	a201      	add	r2, pc, #4	; (adr r2, 8007fd8 <DMA_CheckFifoParam+0x70>)
 8007fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fd8:	08007fe9 	.word	0x08007fe9
 8007fdc:	08007fef 	.word	0x08007fef
 8007fe0:	08007fe9 	.word	0x08007fe9
 8007fe4:	08008001 	.word	0x08008001
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	73fb      	strb	r3, [r7, #15]
      break;
 8007fec:	e02f      	b.n	800804e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ff2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d024      	beq.n	8008044 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ffe:	e021      	b.n	8008044 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008004:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008008:	d11e      	bne.n	8008048 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800800a:	2301      	movs	r3, #1
 800800c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800800e:	e01b      	b.n	8008048 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	2b02      	cmp	r3, #2
 8008014:	d902      	bls.n	800801c <DMA_CheckFifoParam+0xb4>
 8008016:	2b03      	cmp	r3, #3
 8008018:	d003      	beq.n	8008022 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800801a:	e018      	b.n	800804e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800801c:	2301      	movs	r3, #1
 800801e:	73fb      	strb	r3, [r7, #15]
      break;
 8008020:	e015      	b.n	800804e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008026:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00e      	beq.n	800804c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	73fb      	strb	r3, [r7, #15]
      break;
 8008032:	e00b      	b.n	800804c <DMA_CheckFifoParam+0xe4>
      break;
 8008034:	bf00      	nop
 8008036:	e00a      	b.n	800804e <DMA_CheckFifoParam+0xe6>
      break;
 8008038:	bf00      	nop
 800803a:	e008      	b.n	800804e <DMA_CheckFifoParam+0xe6>
      break;
 800803c:	bf00      	nop
 800803e:	e006      	b.n	800804e <DMA_CheckFifoParam+0xe6>
      break;
 8008040:	bf00      	nop
 8008042:	e004      	b.n	800804e <DMA_CheckFifoParam+0xe6>
      break;
 8008044:	bf00      	nop
 8008046:	e002      	b.n	800804e <DMA_CheckFifoParam+0xe6>
      break;   
 8008048:	bf00      	nop
 800804a:	e000      	b.n	800804e <DMA_CheckFifoParam+0xe6>
      break;
 800804c:	bf00      	nop
    }
  } 
  
  return status; 
 800804e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008050:	4618      	mov	r0, r3
 8008052:	3714      	adds	r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800805c:	b480      	push	{r7}
 800805e:	b089      	sub	sp, #36	; 0x24
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008066:	2300      	movs	r3, #0
 8008068:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800806a:	2300      	movs	r3, #0
 800806c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800806e:	2300      	movs	r3, #0
 8008070:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008072:	2300      	movs	r3, #0
 8008074:	61fb      	str	r3, [r7, #28]
 8008076:	e177      	b.n	8008368 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008078:	2201      	movs	r2, #1
 800807a:	69fb      	ldr	r3, [r7, #28]
 800807c:	fa02 f303 	lsl.w	r3, r2, r3
 8008080:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	697a      	ldr	r2, [r7, #20]
 8008088:	4013      	ands	r3, r2
 800808a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800808c:	693a      	ldr	r2, [r7, #16]
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	429a      	cmp	r2, r3
 8008092:	f040 8166 	bne.w	8008362 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	2b01      	cmp	r3, #1
 800809c:	d00b      	beq.n	80080b6 <HAL_GPIO_Init+0x5a>
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d007      	beq.n	80080b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80080aa:	2b11      	cmp	r3, #17
 80080ac:	d003      	beq.n	80080b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	2b12      	cmp	r3, #18
 80080b4:	d130      	bne.n	8008118 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80080bc:	69fb      	ldr	r3, [r7, #28]
 80080be:	005b      	lsls	r3, r3, #1
 80080c0:	2203      	movs	r2, #3
 80080c2:	fa02 f303 	lsl.w	r3, r2, r3
 80080c6:	43db      	mvns	r3, r3
 80080c8:	69ba      	ldr	r2, [r7, #24]
 80080ca:	4013      	ands	r3, r2
 80080cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	68da      	ldr	r2, [r3, #12]
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	005b      	lsls	r3, r3, #1
 80080d6:	fa02 f303 	lsl.w	r3, r2, r3
 80080da:	69ba      	ldr	r2, [r7, #24]
 80080dc:	4313      	orrs	r3, r2
 80080de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	69ba      	ldr	r2, [r7, #24]
 80080e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80080ec:	2201      	movs	r2, #1
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	fa02 f303 	lsl.w	r3, r2, r3
 80080f4:	43db      	mvns	r3, r3
 80080f6:	69ba      	ldr	r2, [r7, #24]
 80080f8:	4013      	ands	r3, r2
 80080fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	091b      	lsrs	r3, r3, #4
 8008102:	f003 0201 	and.w	r2, r3, #1
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	fa02 f303 	lsl.w	r3, r2, r3
 800810c:	69ba      	ldr	r2, [r7, #24]
 800810e:	4313      	orrs	r3, r2
 8008110:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	69ba      	ldr	r2, [r7, #24]
 8008116:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800811e:	69fb      	ldr	r3, [r7, #28]
 8008120:	005b      	lsls	r3, r3, #1
 8008122:	2203      	movs	r2, #3
 8008124:	fa02 f303 	lsl.w	r3, r2, r3
 8008128:	43db      	mvns	r3, r3
 800812a:	69ba      	ldr	r2, [r7, #24]
 800812c:	4013      	ands	r3, r2
 800812e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	689a      	ldr	r2, [r3, #8]
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	005b      	lsls	r3, r3, #1
 8008138:	fa02 f303 	lsl.w	r3, r2, r3
 800813c:	69ba      	ldr	r2, [r7, #24]
 800813e:	4313      	orrs	r3, r2
 8008140:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	69ba      	ldr	r2, [r7, #24]
 8008146:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	2b02      	cmp	r3, #2
 800814e:	d003      	beq.n	8008158 <HAL_GPIO_Init+0xfc>
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	2b12      	cmp	r3, #18
 8008156:	d123      	bne.n	80081a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	08da      	lsrs	r2, r3, #3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	3208      	adds	r2, #8
 8008160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008164:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008166:	69fb      	ldr	r3, [r7, #28]
 8008168:	f003 0307 	and.w	r3, r3, #7
 800816c:	009b      	lsls	r3, r3, #2
 800816e:	220f      	movs	r2, #15
 8008170:	fa02 f303 	lsl.w	r3, r2, r3
 8008174:	43db      	mvns	r3, r3
 8008176:	69ba      	ldr	r2, [r7, #24]
 8008178:	4013      	ands	r3, r2
 800817a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	691a      	ldr	r2, [r3, #16]
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	f003 0307 	and.w	r3, r3, #7
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	fa02 f303 	lsl.w	r3, r2, r3
 800818c:	69ba      	ldr	r2, [r7, #24]
 800818e:	4313      	orrs	r3, r2
 8008190:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008192:	69fb      	ldr	r3, [r7, #28]
 8008194:	08da      	lsrs	r2, r3, #3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	3208      	adds	r2, #8
 800819a:	69b9      	ldr	r1, [r7, #24]
 800819c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	005b      	lsls	r3, r3, #1
 80081aa:	2203      	movs	r2, #3
 80081ac:	fa02 f303 	lsl.w	r3, r2, r3
 80081b0:	43db      	mvns	r3, r3
 80081b2:	69ba      	ldr	r2, [r7, #24]
 80081b4:	4013      	ands	r3, r2
 80081b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	f003 0203 	and.w	r2, r3, #3
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	005b      	lsls	r3, r3, #1
 80081c4:	fa02 f303 	lsl.w	r3, r2, r3
 80081c8:	69ba      	ldr	r2, [r7, #24]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	69ba      	ldr	r2, [r7, #24]
 80081d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f000 80c0 	beq.w	8008362 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80081e2:	2300      	movs	r3, #0
 80081e4:	60fb      	str	r3, [r7, #12]
 80081e6:	4b65      	ldr	r3, [pc, #404]	; (800837c <HAL_GPIO_Init+0x320>)
 80081e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081ea:	4a64      	ldr	r2, [pc, #400]	; (800837c <HAL_GPIO_Init+0x320>)
 80081ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80081f0:	6453      	str	r3, [r2, #68]	; 0x44
 80081f2:	4b62      	ldr	r3, [pc, #392]	; (800837c <HAL_GPIO_Init+0x320>)
 80081f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081fa:	60fb      	str	r3, [r7, #12]
 80081fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80081fe:	4a60      	ldr	r2, [pc, #384]	; (8008380 <HAL_GPIO_Init+0x324>)
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	089b      	lsrs	r3, r3, #2
 8008204:	3302      	adds	r3, #2
 8008206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800820a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800820c:	69fb      	ldr	r3, [r7, #28]
 800820e:	f003 0303 	and.w	r3, r3, #3
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	220f      	movs	r2, #15
 8008216:	fa02 f303 	lsl.w	r3, r2, r3
 800821a:	43db      	mvns	r3, r3
 800821c:	69ba      	ldr	r2, [r7, #24]
 800821e:	4013      	ands	r3, r2
 8008220:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	4a57      	ldr	r2, [pc, #348]	; (8008384 <HAL_GPIO_Init+0x328>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d037      	beq.n	800829a <HAL_GPIO_Init+0x23e>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	4a56      	ldr	r2, [pc, #344]	; (8008388 <HAL_GPIO_Init+0x32c>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d031      	beq.n	8008296 <HAL_GPIO_Init+0x23a>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	4a55      	ldr	r2, [pc, #340]	; (800838c <HAL_GPIO_Init+0x330>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d02b      	beq.n	8008292 <HAL_GPIO_Init+0x236>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	4a54      	ldr	r2, [pc, #336]	; (8008390 <HAL_GPIO_Init+0x334>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d025      	beq.n	800828e <HAL_GPIO_Init+0x232>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	4a53      	ldr	r2, [pc, #332]	; (8008394 <HAL_GPIO_Init+0x338>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d01f      	beq.n	800828a <HAL_GPIO_Init+0x22e>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a52      	ldr	r2, [pc, #328]	; (8008398 <HAL_GPIO_Init+0x33c>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d019      	beq.n	8008286 <HAL_GPIO_Init+0x22a>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a51      	ldr	r2, [pc, #324]	; (800839c <HAL_GPIO_Init+0x340>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d013      	beq.n	8008282 <HAL_GPIO_Init+0x226>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4a50      	ldr	r2, [pc, #320]	; (80083a0 <HAL_GPIO_Init+0x344>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d00d      	beq.n	800827e <HAL_GPIO_Init+0x222>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a4f      	ldr	r2, [pc, #316]	; (80083a4 <HAL_GPIO_Init+0x348>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d007      	beq.n	800827a <HAL_GPIO_Init+0x21e>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a4e      	ldr	r2, [pc, #312]	; (80083a8 <HAL_GPIO_Init+0x34c>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d101      	bne.n	8008276 <HAL_GPIO_Init+0x21a>
 8008272:	2309      	movs	r3, #9
 8008274:	e012      	b.n	800829c <HAL_GPIO_Init+0x240>
 8008276:	230a      	movs	r3, #10
 8008278:	e010      	b.n	800829c <HAL_GPIO_Init+0x240>
 800827a:	2308      	movs	r3, #8
 800827c:	e00e      	b.n	800829c <HAL_GPIO_Init+0x240>
 800827e:	2307      	movs	r3, #7
 8008280:	e00c      	b.n	800829c <HAL_GPIO_Init+0x240>
 8008282:	2306      	movs	r3, #6
 8008284:	e00a      	b.n	800829c <HAL_GPIO_Init+0x240>
 8008286:	2305      	movs	r3, #5
 8008288:	e008      	b.n	800829c <HAL_GPIO_Init+0x240>
 800828a:	2304      	movs	r3, #4
 800828c:	e006      	b.n	800829c <HAL_GPIO_Init+0x240>
 800828e:	2303      	movs	r3, #3
 8008290:	e004      	b.n	800829c <HAL_GPIO_Init+0x240>
 8008292:	2302      	movs	r3, #2
 8008294:	e002      	b.n	800829c <HAL_GPIO_Init+0x240>
 8008296:	2301      	movs	r3, #1
 8008298:	e000      	b.n	800829c <HAL_GPIO_Init+0x240>
 800829a:	2300      	movs	r3, #0
 800829c:	69fa      	ldr	r2, [r7, #28]
 800829e:	f002 0203 	and.w	r2, r2, #3
 80082a2:	0092      	lsls	r2, r2, #2
 80082a4:	4093      	lsls	r3, r2
 80082a6:	69ba      	ldr	r2, [r7, #24]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80082ac:	4934      	ldr	r1, [pc, #208]	; (8008380 <HAL_GPIO_Init+0x324>)
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	089b      	lsrs	r3, r3, #2
 80082b2:	3302      	adds	r3, #2
 80082b4:	69ba      	ldr	r2, [r7, #24]
 80082b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80082ba:	4b3c      	ldr	r3, [pc, #240]	; (80083ac <HAL_GPIO_Init+0x350>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	43db      	mvns	r3, r3
 80082c4:	69ba      	ldr	r2, [r7, #24]
 80082c6:	4013      	ands	r3, r2
 80082c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d003      	beq.n	80082de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80082d6:	69ba      	ldr	r2, [r7, #24]
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	4313      	orrs	r3, r2
 80082dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80082de:	4a33      	ldr	r2, [pc, #204]	; (80083ac <HAL_GPIO_Init+0x350>)
 80082e0:	69bb      	ldr	r3, [r7, #24]
 80082e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80082e4:	4b31      	ldr	r3, [pc, #196]	; (80083ac <HAL_GPIO_Init+0x350>)
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	43db      	mvns	r3, r3
 80082ee:	69ba      	ldr	r2, [r7, #24]
 80082f0:	4013      	ands	r3, r2
 80082f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d003      	beq.n	8008308 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008300:	69ba      	ldr	r2, [r7, #24]
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	4313      	orrs	r3, r2
 8008306:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008308:	4a28      	ldr	r2, [pc, #160]	; (80083ac <HAL_GPIO_Init+0x350>)
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800830e:	4b27      	ldr	r3, [pc, #156]	; (80083ac <HAL_GPIO_Init+0x350>)
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	43db      	mvns	r3, r3
 8008318:	69ba      	ldr	r2, [r7, #24]
 800831a:	4013      	ands	r3, r2
 800831c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008326:	2b00      	cmp	r3, #0
 8008328:	d003      	beq.n	8008332 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800832a:	69ba      	ldr	r2, [r7, #24]
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	4313      	orrs	r3, r2
 8008330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008332:	4a1e      	ldr	r2, [pc, #120]	; (80083ac <HAL_GPIO_Init+0x350>)
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008338:	4b1c      	ldr	r3, [pc, #112]	; (80083ac <HAL_GPIO_Init+0x350>)
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	43db      	mvns	r3, r3
 8008342:	69ba      	ldr	r2, [r7, #24]
 8008344:	4013      	ands	r3, r2
 8008346:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008350:	2b00      	cmp	r3, #0
 8008352:	d003      	beq.n	800835c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008354:	69ba      	ldr	r2, [r7, #24]
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	4313      	orrs	r3, r2
 800835a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800835c:	4a13      	ldr	r2, [pc, #76]	; (80083ac <HAL_GPIO_Init+0x350>)
 800835e:	69bb      	ldr	r3, [r7, #24]
 8008360:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008362:	69fb      	ldr	r3, [r7, #28]
 8008364:	3301      	adds	r3, #1
 8008366:	61fb      	str	r3, [r7, #28]
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	2b0f      	cmp	r3, #15
 800836c:	f67f ae84 	bls.w	8008078 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008370:	bf00      	nop
 8008372:	3724      	adds	r7, #36	; 0x24
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr
 800837c:	40023800 	.word	0x40023800
 8008380:	40013800 	.word	0x40013800
 8008384:	40020000 	.word	0x40020000
 8008388:	40020400 	.word	0x40020400
 800838c:	40020800 	.word	0x40020800
 8008390:	40020c00 	.word	0x40020c00
 8008394:	40021000 	.word	0x40021000
 8008398:	40021400 	.word	0x40021400
 800839c:	40021800 	.word	0x40021800
 80083a0:	40021c00 	.word	0x40021c00
 80083a4:	40022000 	.word	0x40022000
 80083a8:	40022400 	.word	0x40022400
 80083ac:	40013c00 	.word	0x40013c00

080083b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	460b      	mov	r3, r1
 80083ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	691a      	ldr	r2, [r3, #16]
 80083c0:	887b      	ldrh	r3, [r7, #2]
 80083c2:	4013      	ands	r3, r2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d002      	beq.n	80083ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80083c8:	2301      	movs	r3, #1
 80083ca:	73fb      	strb	r3, [r7, #15]
 80083cc:	e001      	b.n	80083d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80083ce:	2300      	movs	r3, #0
 80083d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80083d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3714      	adds	r7, #20
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	460b      	mov	r3, r1
 80083ea:	807b      	strh	r3, [r7, #2]
 80083ec:	4613      	mov	r3, r2
 80083ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80083f0:	787b      	ldrb	r3, [r7, #1]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d003      	beq.n	80083fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80083f6:	887a      	ldrh	r2, [r7, #2]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80083fc:	e003      	b.n	8008406 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80083fe:	887b      	ldrh	r3, [r7, #2]
 8008400:	041a      	lsls	r2, r3, #16
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	619a      	str	r2, [r3, #24]
}
 8008406:	bf00      	nop
 8008408:	370c      	adds	r7, #12
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
	...

08008414 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af00      	add	r7, sp, #0
 800841a:	4603      	mov	r3, r0
 800841c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800841e:	4b08      	ldr	r3, [pc, #32]	; (8008440 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008420:	695a      	ldr	r2, [r3, #20]
 8008422:	88fb      	ldrh	r3, [r7, #6]
 8008424:	4013      	ands	r3, r2
 8008426:	2b00      	cmp	r3, #0
 8008428:	d006      	beq.n	8008438 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800842a:	4a05      	ldr	r2, [pc, #20]	; (8008440 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800842c:	88fb      	ldrh	r3, [r7, #6]
 800842e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008430:	88fb      	ldrh	r3, [r7, #6]
 8008432:	4618      	mov	r0, r3
 8008434:	f7fb fddf 	bl	8003ff6 <HAL_GPIO_EXTI_Callback>
  }
}
 8008438:	bf00      	nop
 800843a:	3708      	adds	r7, #8
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	40013c00 	.word	0x40013c00

08008444 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d101      	bne.n	8008456 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e11f      	b.n	8008696 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800845c:	b2db      	uxtb	r3, r3
 800845e:	2b00      	cmp	r3, #0
 8008460:	d106      	bne.n	8008470 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f7fc ffcc 	bl	8005408 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2224      	movs	r2, #36	; 0x24
 8008474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f022 0201 	bic.w	r2, r2, #1
 8008486:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	681a      	ldr	r2, [r3, #0]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008496:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80084a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80084a8:	f001 f96e 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 80084ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	4a7b      	ldr	r2, [pc, #492]	; (80086a0 <HAL_I2C_Init+0x25c>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d807      	bhi.n	80084c8 <HAL_I2C_Init+0x84>
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	4a7a      	ldr	r2, [pc, #488]	; (80086a4 <HAL_I2C_Init+0x260>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	bf94      	ite	ls
 80084c0:	2301      	movls	r3, #1
 80084c2:	2300      	movhi	r3, #0
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	e006      	b.n	80084d6 <HAL_I2C_Init+0x92>
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	4a77      	ldr	r2, [pc, #476]	; (80086a8 <HAL_I2C_Init+0x264>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	bf94      	ite	ls
 80084d0:	2301      	movls	r3, #1
 80084d2:	2300      	movhi	r3, #0
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d001      	beq.n	80084de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80084da:	2301      	movs	r3, #1
 80084dc:	e0db      	b.n	8008696 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	4a72      	ldr	r2, [pc, #456]	; (80086ac <HAL_I2C_Init+0x268>)
 80084e2:	fba2 2303 	umull	r2, r3, r2, r3
 80084e6:	0c9b      	lsrs	r3, r3, #18
 80084e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68ba      	ldr	r2, [r7, #8]
 80084fa:	430a      	orrs	r2, r1
 80084fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	6a1b      	ldr	r3, [r3, #32]
 8008504:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	4a64      	ldr	r2, [pc, #400]	; (80086a0 <HAL_I2C_Init+0x25c>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d802      	bhi.n	8008518 <HAL_I2C_Init+0xd4>
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	3301      	adds	r3, #1
 8008516:	e009      	b.n	800852c <HAL_I2C_Init+0xe8>
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800851e:	fb02 f303 	mul.w	r3, r2, r3
 8008522:	4a63      	ldr	r2, [pc, #396]	; (80086b0 <HAL_I2C_Init+0x26c>)
 8008524:	fba2 2303 	umull	r2, r3, r2, r3
 8008528:	099b      	lsrs	r3, r3, #6
 800852a:	3301      	adds	r3, #1
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	6812      	ldr	r2, [r2, #0]
 8008530:	430b      	orrs	r3, r1
 8008532:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	69db      	ldr	r3, [r3, #28]
 800853a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800853e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	4956      	ldr	r1, [pc, #344]	; (80086a0 <HAL_I2C_Init+0x25c>)
 8008548:	428b      	cmp	r3, r1
 800854a:	d80d      	bhi.n	8008568 <HAL_I2C_Init+0x124>
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	1e59      	subs	r1, r3, #1
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	005b      	lsls	r3, r3, #1
 8008556:	fbb1 f3f3 	udiv	r3, r1, r3
 800855a:	3301      	adds	r3, #1
 800855c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008560:	2b04      	cmp	r3, #4
 8008562:	bf38      	it	cc
 8008564:	2304      	movcc	r3, #4
 8008566:	e04f      	b.n	8008608 <HAL_I2C_Init+0x1c4>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d111      	bne.n	8008594 <HAL_I2C_Init+0x150>
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	1e58      	subs	r0, r3, #1
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6859      	ldr	r1, [r3, #4]
 8008578:	460b      	mov	r3, r1
 800857a:	005b      	lsls	r3, r3, #1
 800857c:	440b      	add	r3, r1
 800857e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008582:	3301      	adds	r3, #1
 8008584:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008588:	2b00      	cmp	r3, #0
 800858a:	bf0c      	ite	eq
 800858c:	2301      	moveq	r3, #1
 800858e:	2300      	movne	r3, #0
 8008590:	b2db      	uxtb	r3, r3
 8008592:	e012      	b.n	80085ba <HAL_I2C_Init+0x176>
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	1e58      	subs	r0, r3, #1
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6859      	ldr	r1, [r3, #4]
 800859c:	460b      	mov	r3, r1
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	440b      	add	r3, r1
 80085a2:	0099      	lsls	r1, r3, #2
 80085a4:	440b      	add	r3, r1
 80085a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80085aa:	3301      	adds	r3, #1
 80085ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	bf0c      	ite	eq
 80085b4:	2301      	moveq	r3, #1
 80085b6:	2300      	movne	r3, #0
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d001      	beq.n	80085c2 <HAL_I2C_Init+0x17e>
 80085be:	2301      	movs	r3, #1
 80085c0:	e022      	b.n	8008608 <HAL_I2C_Init+0x1c4>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	689b      	ldr	r3, [r3, #8]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d10e      	bne.n	80085e8 <HAL_I2C_Init+0x1a4>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	1e58      	subs	r0, r3, #1
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6859      	ldr	r1, [r3, #4]
 80085d2:	460b      	mov	r3, r1
 80085d4:	005b      	lsls	r3, r3, #1
 80085d6:	440b      	add	r3, r1
 80085d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80085dc:	3301      	adds	r3, #1
 80085de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085e6:	e00f      	b.n	8008608 <HAL_I2C_Init+0x1c4>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	1e58      	subs	r0, r3, #1
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6859      	ldr	r1, [r3, #4]
 80085f0:	460b      	mov	r3, r1
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	440b      	add	r3, r1
 80085f6:	0099      	lsls	r1, r3, #2
 80085f8:	440b      	add	r3, r1
 80085fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80085fe:	3301      	adds	r3, #1
 8008600:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008604:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008608:	6879      	ldr	r1, [r7, #4]
 800860a:	6809      	ldr	r1, [r1, #0]
 800860c:	4313      	orrs	r3, r2
 800860e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	69da      	ldr	r2, [r3, #28]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a1b      	ldr	r3, [r3, #32]
 8008622:	431a      	orrs	r2, r3
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	430a      	orrs	r2, r1
 800862a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008636:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800863a:	687a      	ldr	r2, [r7, #4]
 800863c:	6911      	ldr	r1, [r2, #16]
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	68d2      	ldr	r2, [r2, #12]
 8008642:	4311      	orrs	r1, r2
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	6812      	ldr	r2, [r2, #0]
 8008648:	430b      	orrs	r3, r1
 800864a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	695a      	ldr	r2, [r3, #20]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	699b      	ldr	r3, [r3, #24]
 800865e:	431a      	orrs	r2, r3
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	430a      	orrs	r2, r1
 8008666:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f042 0201 	orr.w	r2, r2, #1
 8008676:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2200      	movs	r2, #0
 800867c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2220      	movs	r2, #32
 8008682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2200      	movs	r2, #0
 8008690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008694:	2300      	movs	r3, #0
}
 8008696:	4618      	mov	r0, r3
 8008698:	3710      	adds	r7, #16
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	000186a0 	.word	0x000186a0
 80086a4:	001e847f 	.word	0x001e847f
 80086a8:	003d08ff 	.word	0x003d08ff
 80086ac:	431bde83 	.word	0x431bde83
 80086b0:	10624dd3 	.word	0x10624dd3

080086b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b088      	sub	sp, #32
 80086b8:	af02      	add	r7, sp, #8
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	607a      	str	r2, [r7, #4]
 80086be:	461a      	mov	r2, r3
 80086c0:	460b      	mov	r3, r1
 80086c2:	817b      	strh	r3, [r7, #10]
 80086c4:	4613      	mov	r3, r2
 80086c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80086c8:	f7fe fbe8 	bl	8006e9c <HAL_GetTick>
 80086cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086d4:	b2db      	uxtb	r3, r3
 80086d6:	2b20      	cmp	r3, #32
 80086d8:	f040 80e0 	bne.w	800889c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	9300      	str	r3, [sp, #0]
 80086e0:	2319      	movs	r3, #25
 80086e2:	2201      	movs	r2, #1
 80086e4:	4970      	ldr	r1, [pc, #448]	; (80088a8 <HAL_I2C_Master_Transmit+0x1f4>)
 80086e6:	68f8      	ldr	r0, [r7, #12]
 80086e8:	f000 fc58 	bl	8008f9c <I2C_WaitOnFlagUntilTimeout>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d001      	beq.n	80086f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80086f2:	2302      	movs	r3, #2
 80086f4:	e0d3      	b.n	800889e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d101      	bne.n	8008704 <HAL_I2C_Master_Transmit+0x50>
 8008700:	2302      	movs	r3, #2
 8008702:	e0cc      	b.n	800889e <HAL_I2C_Master_Transmit+0x1ea>
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f003 0301 	and.w	r3, r3, #1
 8008716:	2b01      	cmp	r3, #1
 8008718:	d007      	beq.n	800872a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f042 0201 	orr.w	r2, r2, #1
 8008728:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008738:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2221      	movs	r2, #33	; 0x21
 800873e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2210      	movs	r2, #16
 8008746:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2200      	movs	r2, #0
 800874e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	893a      	ldrh	r2, [r7, #8]
 800875a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008760:	b29a      	uxth	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	4a50      	ldr	r2, [pc, #320]	; (80088ac <HAL_I2C_Master_Transmit+0x1f8>)
 800876a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800876c:	8979      	ldrh	r1, [r7, #10]
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	6a3a      	ldr	r2, [r7, #32]
 8008772:	68f8      	ldr	r0, [r7, #12]
 8008774:	f000 fac2 	bl	8008cfc <I2C_MasterRequestWrite>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d001      	beq.n	8008782 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	e08d      	b.n	800889e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008782:	2300      	movs	r3, #0
 8008784:	613b      	str	r3, [r7, #16]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	695b      	ldr	r3, [r3, #20]
 800878c:	613b      	str	r3, [r7, #16]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	699b      	ldr	r3, [r3, #24]
 8008794:	613b      	str	r3, [r7, #16]
 8008796:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008798:	e066      	b.n	8008868 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	6a39      	ldr	r1, [r7, #32]
 800879e:	68f8      	ldr	r0, [r7, #12]
 80087a0:	f000 fcd2 	bl	8009148 <I2C_WaitOnTXEFlagUntilTimeout>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00d      	beq.n	80087c6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ae:	2b04      	cmp	r3, #4
 80087b0:	d107      	bne.n	80087c2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80087c2:	2301      	movs	r3, #1
 80087c4:	e06b      	b.n	800889e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ca:	781a      	ldrb	r2, [r3, #0]
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087d6:	1c5a      	adds	r2, r3, #1
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087e0:	b29b      	uxth	r3, r3
 80087e2:	3b01      	subs	r3, #1
 80087e4:	b29a      	uxth	r2, r3
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087ee:	3b01      	subs	r3, #1
 80087f0:	b29a      	uxth	r2, r3
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	695b      	ldr	r3, [r3, #20]
 80087fc:	f003 0304 	and.w	r3, r3, #4
 8008800:	2b04      	cmp	r3, #4
 8008802:	d11b      	bne.n	800883c <HAL_I2C_Master_Transmit+0x188>
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008808:	2b00      	cmp	r3, #0
 800880a:	d017      	beq.n	800883c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008810:	781a      	ldrb	r2, [r3, #0]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881c:	1c5a      	adds	r2, r3, #1
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008826:	b29b      	uxth	r3, r3
 8008828:	3b01      	subs	r3, #1
 800882a:	b29a      	uxth	r2, r3
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008834:	3b01      	subs	r3, #1
 8008836:	b29a      	uxth	r2, r3
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800883c:	697a      	ldr	r2, [r7, #20]
 800883e:	6a39      	ldr	r1, [r7, #32]
 8008840:	68f8      	ldr	r0, [r7, #12]
 8008842:	f000 fcc2 	bl	80091ca <I2C_WaitOnBTFFlagUntilTimeout>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00d      	beq.n	8008868 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008850:	2b04      	cmp	r3, #4
 8008852:	d107      	bne.n	8008864 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681a      	ldr	r2, [r3, #0]
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008862:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	e01a      	b.n	800889e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800886c:	2b00      	cmp	r3, #0
 800886e:	d194      	bne.n	800879a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	681a      	ldr	r2, [r3, #0]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800887e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	2220      	movs	r2, #32
 8008884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2200      	movs	r2, #0
 800888c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2200      	movs	r2, #0
 8008894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008898:	2300      	movs	r3, #0
 800889a:	e000      	b.n	800889e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800889c:	2302      	movs	r3, #2
  }
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3718      	adds	r7, #24
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	00100002 	.word	0x00100002
 80088ac:	ffff0000 	.word	0xffff0000

080088b0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b08c      	sub	sp, #48	; 0x30
 80088b4:	af02      	add	r7, sp, #8
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	607a      	str	r2, [r7, #4]
 80088ba:	461a      	mov	r2, r3
 80088bc:	460b      	mov	r3, r1
 80088be:	817b      	strh	r3, [r7, #10]
 80088c0:	4613      	mov	r3, r2
 80088c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80088c4:	f7fe faea 	bl	8006e9c <HAL_GetTick>
 80088c8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	2b20      	cmp	r3, #32
 80088d4:	f040 820b 	bne.w	8008cee <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80088d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088da:	9300      	str	r3, [sp, #0]
 80088dc:	2319      	movs	r3, #25
 80088de:	2201      	movs	r2, #1
 80088e0:	497c      	ldr	r1, [pc, #496]	; (8008ad4 <HAL_I2C_Master_Receive+0x224>)
 80088e2:	68f8      	ldr	r0, [r7, #12]
 80088e4:	f000 fb5a 	bl	8008f9c <I2C_WaitOnFlagUntilTimeout>
 80088e8:	4603      	mov	r3, r0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d001      	beq.n	80088f2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80088ee:	2302      	movs	r3, #2
 80088f0:	e1fe      	b.n	8008cf0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d101      	bne.n	8008900 <HAL_I2C_Master_Receive+0x50>
 80088fc:	2302      	movs	r3, #2
 80088fe:	e1f7      	b.n	8008cf0 <HAL_I2C_Master_Receive+0x440>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 0301 	and.w	r3, r3, #1
 8008912:	2b01      	cmp	r3, #1
 8008914:	d007      	beq.n	8008926 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	681a      	ldr	r2, [r3, #0]
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f042 0201 	orr.w	r2, r2, #1
 8008924:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008934:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2222      	movs	r2, #34	; 0x22
 800893a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2210      	movs	r2, #16
 8008942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2200      	movs	r2, #0
 800894a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	687a      	ldr	r2, [r7, #4]
 8008950:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	893a      	ldrh	r2, [r7, #8]
 8008956:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800895c:	b29a      	uxth	r2, r3
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	4a5c      	ldr	r2, [pc, #368]	; (8008ad8 <HAL_I2C_Master_Receive+0x228>)
 8008966:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008968:	8979      	ldrh	r1, [r7, #10]
 800896a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800896e:	68f8      	ldr	r0, [r7, #12]
 8008970:	f000 fa46 	bl	8008e00 <I2C_MasterRequestRead>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d001      	beq.n	800897e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800897a:	2301      	movs	r3, #1
 800897c:	e1b8      	b.n	8008cf0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008982:	2b00      	cmp	r3, #0
 8008984:	d113      	bne.n	80089ae <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008986:	2300      	movs	r3, #0
 8008988:	623b      	str	r3, [r7, #32]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	695b      	ldr	r3, [r3, #20]
 8008990:	623b      	str	r3, [r7, #32]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	699b      	ldr	r3, [r3, #24]
 8008998:	623b      	str	r3, [r7, #32]
 800899a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089aa:	601a      	str	r2, [r3, #0]
 80089ac:	e18c      	b.n	8008cc8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d11b      	bne.n	80089ee <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089c6:	2300      	movs	r3, #0
 80089c8:	61fb      	str	r3, [r7, #28]
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	61fb      	str	r3, [r7, #28]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	699b      	ldr	r3, [r3, #24]
 80089d8:	61fb      	str	r3, [r7, #28]
 80089da:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089ea:	601a      	str	r2, [r3, #0]
 80089ec:	e16c      	b.n	8008cc8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d11b      	bne.n	8008a2e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a04:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	681a      	ldr	r2, [r3, #0]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a16:	2300      	movs	r3, #0
 8008a18:	61bb      	str	r3, [r7, #24]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	695b      	ldr	r3, [r3, #20]
 8008a20:	61bb      	str	r3, [r7, #24]
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	699b      	ldr	r3, [r3, #24]
 8008a28:	61bb      	str	r3, [r7, #24]
 8008a2a:	69bb      	ldr	r3, [r7, #24]
 8008a2c:	e14c      	b.n	8008cc8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a3e:	2300      	movs	r3, #0
 8008a40:	617b      	str	r3, [r7, #20]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	695b      	ldr	r3, [r3, #20]
 8008a48:	617b      	str	r3, [r7, #20]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	699b      	ldr	r3, [r3, #24]
 8008a50:	617b      	str	r3, [r7, #20]
 8008a52:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008a54:	e138      	b.n	8008cc8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a5a:	2b03      	cmp	r3, #3
 8008a5c:	f200 80f1 	bhi.w	8008c42 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	d123      	bne.n	8008ab0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a6c:	68f8      	ldr	r0, [r7, #12]
 8008a6e:	f000 fbed 	bl	800924c <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d001      	beq.n	8008a7c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8008a78:	2301      	movs	r3, #1
 8008a7a:	e139      	b.n	8008cf0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	691a      	ldr	r2, [r3, #16]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a86:	b2d2      	uxtb	r2, r2
 8008a88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a8e:	1c5a      	adds	r2, r3, #1
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a98:	3b01      	subs	r3, #1
 8008a9a:	b29a      	uxth	r2, r3
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008aa4:	b29b      	uxth	r3, r3
 8008aa6:	3b01      	subs	r3, #1
 8008aa8:	b29a      	uxth	r2, r3
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008aae:	e10b      	b.n	8008cc8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ab4:	2b02      	cmp	r3, #2
 8008ab6:	d14e      	bne.n	8008b56 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008abe:	2200      	movs	r2, #0
 8008ac0:	4906      	ldr	r1, [pc, #24]	; (8008adc <HAL_I2C_Master_Receive+0x22c>)
 8008ac2:	68f8      	ldr	r0, [r7, #12]
 8008ac4:	f000 fa6a 	bl	8008f9c <I2C_WaitOnFlagUntilTimeout>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d008      	beq.n	8008ae0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e10e      	b.n	8008cf0 <HAL_I2C_Master_Receive+0x440>
 8008ad2:	bf00      	nop
 8008ad4:	00100002 	.word	0x00100002
 8008ad8:	ffff0000 	.word	0xffff0000
 8008adc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008aee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	691a      	ldr	r2, [r3, #16]
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008afa:	b2d2      	uxtb	r2, r2
 8008afc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b02:	1c5a      	adds	r2, r3, #1
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	b29a      	uxth	r2, r3
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b18:	b29b      	uxth	r3, r3
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	b29a      	uxth	r2, r3
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	691a      	ldr	r2, [r3, #16]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2c:	b2d2      	uxtb	r2, r2
 8008b2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b34:	1c5a      	adds	r2, r3, #1
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	b29a      	uxth	r2, r3
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	b29a      	uxth	r2, r3
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008b54:	e0b8      	b.n	8008cc8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b58:	9300      	str	r3, [sp, #0]
 8008b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	4966      	ldr	r1, [pc, #408]	; (8008cf8 <HAL_I2C_Master_Receive+0x448>)
 8008b60:	68f8      	ldr	r0, [r7, #12]
 8008b62:	f000 fa1b 	bl	8008f9c <I2C_WaitOnFlagUntilTimeout>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d001      	beq.n	8008b70 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e0bf      	b.n	8008cf0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	691a      	ldr	r2, [r3, #16]
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b8a:	b2d2      	uxtb	r2, r2
 8008b8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b92:	1c5a      	adds	r2, r3, #1
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b9c:	3b01      	subs	r3, #1
 8008b9e:	b29a      	uxth	r2, r3
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	3b01      	subs	r3, #1
 8008bac:	b29a      	uxth	r2, r3
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb4:	9300      	str	r3, [sp, #0]
 8008bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb8:	2200      	movs	r2, #0
 8008bba:	494f      	ldr	r1, [pc, #316]	; (8008cf8 <HAL_I2C_Master_Receive+0x448>)
 8008bbc:	68f8      	ldr	r0, [r7, #12]
 8008bbe:	f000 f9ed 	bl	8008f9c <I2C_WaitOnFlagUntilTimeout>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d001      	beq.n	8008bcc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e091      	b.n	8008cf0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008bda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	691a      	ldr	r2, [r3, #16]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be6:	b2d2      	uxtb	r2, r2
 8008be8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bee:	1c5a      	adds	r2, r3, #1
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	3b01      	subs	r3, #1
 8008c08:	b29a      	uxth	r2, r3
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	691a      	ldr	r2, [r3, #16]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c18:	b2d2      	uxtb	r2, r2
 8008c1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c20:	1c5a      	adds	r2, r3, #1
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	b29a      	uxth	r2, r3
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	3b01      	subs	r3, #1
 8008c3a:	b29a      	uxth	r2, r3
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c40:	e042      	b.n	8008cc8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c46:	68f8      	ldr	r0, [r7, #12]
 8008c48:	f000 fb00 	bl	800924c <I2C_WaitOnRXNEFlagUntilTimeout>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d001      	beq.n	8008c56 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008c52:	2301      	movs	r3, #1
 8008c54:	e04c      	b.n	8008cf0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	691a      	ldr	r2, [r3, #16]
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c60:	b2d2      	uxtb	r2, r2
 8008c62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c68:	1c5a      	adds	r2, r3, #1
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c72:	3b01      	subs	r3, #1
 8008c74:	b29a      	uxth	r2, r3
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	3b01      	subs	r3, #1
 8008c82:	b29a      	uxth	r2, r3
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	695b      	ldr	r3, [r3, #20]
 8008c8e:	f003 0304 	and.w	r3, r3, #4
 8008c92:	2b04      	cmp	r3, #4
 8008c94:	d118      	bne.n	8008cc8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	691a      	ldr	r2, [r3, #16]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca0:	b2d2      	uxtb	r2, r2
 8008ca2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca8:	1c5a      	adds	r2, r3, #1
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	b29a      	uxth	r2, r3
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	3b01      	subs	r3, #1
 8008cc2:	b29a      	uxth	r2, r3
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	f47f aec2 	bne.w	8008a56 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2220      	movs	r2, #32
 8008cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008cea:	2300      	movs	r3, #0
 8008cec:	e000      	b.n	8008cf0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008cee:	2302      	movs	r3, #2
  }
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3728      	adds	r7, #40	; 0x28
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	00010004 	.word	0x00010004

08008cfc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b088      	sub	sp, #32
 8008d00:	af02      	add	r7, sp, #8
 8008d02:	60f8      	str	r0, [r7, #12]
 8008d04:	607a      	str	r2, [r7, #4]
 8008d06:	603b      	str	r3, [r7, #0]
 8008d08:	460b      	mov	r3, r1
 8008d0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d10:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	2b08      	cmp	r3, #8
 8008d16:	d006      	beq.n	8008d26 <I2C_MasterRequestWrite+0x2a>
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d003      	beq.n	8008d26 <I2C_MasterRequestWrite+0x2a>
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008d24:	d108      	bne.n	8008d38 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d34:	601a      	str	r2, [r3, #0]
 8008d36:	e00b      	b.n	8008d50 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d3c:	2b12      	cmp	r3, #18
 8008d3e:	d107      	bne.n	8008d50 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	9300      	str	r3, [sp, #0]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f000 f91d 	bl	8008f9c <I2C_WaitOnFlagUntilTimeout>
 8008d62:	4603      	mov	r3, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d00d      	beq.n	8008d84 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d76:	d103      	bne.n	8008d80 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008d80:	2303      	movs	r3, #3
 8008d82:	e035      	b.n	8008df0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	691b      	ldr	r3, [r3, #16]
 8008d88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008d8c:	d108      	bne.n	8008da0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008d8e:	897b      	ldrh	r3, [r7, #10]
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	461a      	mov	r2, r3
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008d9c:	611a      	str	r2, [r3, #16]
 8008d9e:	e01b      	b.n	8008dd8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008da0:	897b      	ldrh	r3, [r7, #10]
 8008da2:	11db      	asrs	r3, r3, #7
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	f003 0306 	and.w	r3, r3, #6
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	f063 030f 	orn	r3, r3, #15
 8008db0:	b2da      	uxtb	r2, r3
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	490e      	ldr	r1, [pc, #56]	; (8008df8 <I2C_MasterRequestWrite+0xfc>)
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f000 f943 	bl	800904a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d001      	beq.n	8008dce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e010      	b.n	8008df0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008dce:	897b      	ldrh	r3, [r7, #10]
 8008dd0:	b2da      	uxtb	r2, r3
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	4907      	ldr	r1, [pc, #28]	; (8008dfc <I2C_MasterRequestWrite+0x100>)
 8008dde:	68f8      	ldr	r0, [r7, #12]
 8008de0:	f000 f933 	bl	800904a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008de4:	4603      	mov	r3, r0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d001      	beq.n	8008dee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e000      	b.n	8008df0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008dee:	2300      	movs	r3, #0
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3718      	adds	r7, #24
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}
 8008df8:	00010008 	.word	0x00010008
 8008dfc:	00010002 	.word	0x00010002

08008e00 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b088      	sub	sp, #32
 8008e04:	af02      	add	r7, sp, #8
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	607a      	str	r2, [r7, #4]
 8008e0a:	603b      	str	r3, [r7, #0]
 8008e0c:	460b      	mov	r3, r1
 8008e0e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e14:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008e24:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	2b08      	cmp	r3, #8
 8008e2a:	d006      	beq.n	8008e3a <I2C_MasterRequestRead+0x3a>
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d003      	beq.n	8008e3a <I2C_MasterRequestRead+0x3a>
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008e38:	d108      	bne.n	8008e4c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e48:	601a      	str	r2, [r3, #0]
 8008e4a:	e00b      	b.n	8008e64 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e50:	2b11      	cmp	r3, #17
 8008e52:	d107      	bne.n	8008e64 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	9300      	str	r3, [sp, #0]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008e70:	68f8      	ldr	r0, [r7, #12]
 8008e72:	f000 f893 	bl	8008f9c <I2C_WaitOnFlagUntilTimeout>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d00d      	beq.n	8008e98 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e8a:	d103      	bne.n	8008e94 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008e94:	2303      	movs	r3, #3
 8008e96:	e079      	b.n	8008f8c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	691b      	ldr	r3, [r3, #16]
 8008e9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ea0:	d108      	bne.n	8008eb4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008ea2:	897b      	ldrh	r3, [r7, #10]
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	f043 0301 	orr.w	r3, r3, #1
 8008eaa:	b2da      	uxtb	r2, r3
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	611a      	str	r2, [r3, #16]
 8008eb2:	e05f      	b.n	8008f74 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008eb4:	897b      	ldrh	r3, [r7, #10]
 8008eb6:	11db      	asrs	r3, r3, #7
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	f003 0306 	and.w	r3, r3, #6
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	f063 030f 	orn	r3, r3, #15
 8008ec4:	b2da      	uxtb	r2, r3
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	4930      	ldr	r1, [pc, #192]	; (8008f94 <I2C_MasterRequestRead+0x194>)
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f000 f8b9 	bl	800904a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ed8:	4603      	mov	r3, r0
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d001      	beq.n	8008ee2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e054      	b.n	8008f8c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008ee2:	897b      	ldrh	r3, [r7, #10]
 8008ee4:	b2da      	uxtb	r2, r3
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	687a      	ldr	r2, [r7, #4]
 8008ef0:	4929      	ldr	r1, [pc, #164]	; (8008f98 <I2C_MasterRequestRead+0x198>)
 8008ef2:	68f8      	ldr	r0, [r7, #12]
 8008ef4:	f000 f8a9 	bl	800904a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	e044      	b.n	8008f8c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f02:	2300      	movs	r3, #0
 8008f04:	613b      	str	r3, [r7, #16]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	695b      	ldr	r3, [r3, #20]
 8008f0c:	613b      	str	r3, [r7, #16]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	699b      	ldr	r3, [r3, #24]
 8008f14:	613b      	str	r3, [r7, #16]
 8008f16:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f26:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f34:	68f8      	ldr	r0, [r7, #12]
 8008f36:	f000 f831 	bl	8008f9c <I2C_WaitOnFlagUntilTimeout>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00d      	beq.n	8008f5c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f4e:	d103      	bne.n	8008f58 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f56:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008f58:	2303      	movs	r3, #3
 8008f5a:	e017      	b.n	8008f8c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008f5c:	897b      	ldrh	r3, [r7, #10]
 8008f5e:	11db      	asrs	r3, r3, #7
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	f003 0306 	and.w	r3, r3, #6
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	f063 030e 	orn	r3, r3, #14
 8008f6c:	b2da      	uxtb	r2, r3
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	687a      	ldr	r2, [r7, #4]
 8008f78:	4907      	ldr	r1, [pc, #28]	; (8008f98 <I2C_MasterRequestRead+0x198>)
 8008f7a:	68f8      	ldr	r0, [r7, #12]
 8008f7c:	f000 f865 	bl	800904a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008f80:	4603      	mov	r3, r0
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d001      	beq.n	8008f8a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008f86:	2301      	movs	r3, #1
 8008f88:	e000      	b.n	8008f8c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3718      	adds	r7, #24
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}
 8008f94:	00010008 	.word	0x00010008
 8008f98:	00010002 	.word	0x00010002

08008f9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	60b9      	str	r1, [r7, #8]
 8008fa6:	603b      	str	r3, [r7, #0]
 8008fa8:	4613      	mov	r3, r2
 8008faa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008fac:	e025      	b.n	8008ffa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fb4:	d021      	beq.n	8008ffa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fb6:	f7fd ff71 	bl	8006e9c <HAL_GetTick>
 8008fba:	4602      	mov	r2, r0
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	1ad3      	subs	r3, r2, r3
 8008fc0:	683a      	ldr	r2, [r7, #0]
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d302      	bcc.n	8008fcc <I2C_WaitOnFlagUntilTimeout+0x30>
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d116      	bne.n	8008ffa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2220      	movs	r2, #32
 8008fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fe6:	f043 0220 	orr.w	r2, r3, #32
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e023      	b.n	8009042 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	0c1b      	lsrs	r3, r3, #16
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	2b01      	cmp	r3, #1
 8009002:	d10d      	bne.n	8009020 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	695b      	ldr	r3, [r3, #20]
 800900a:	43da      	mvns	r2, r3
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	4013      	ands	r3, r2
 8009010:	b29b      	uxth	r3, r3
 8009012:	2b00      	cmp	r3, #0
 8009014:	bf0c      	ite	eq
 8009016:	2301      	moveq	r3, #1
 8009018:	2300      	movne	r3, #0
 800901a:	b2db      	uxtb	r3, r3
 800901c:	461a      	mov	r2, r3
 800901e:	e00c      	b.n	800903a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	699b      	ldr	r3, [r3, #24]
 8009026:	43da      	mvns	r2, r3
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	4013      	ands	r3, r2
 800902c:	b29b      	uxth	r3, r3
 800902e:	2b00      	cmp	r3, #0
 8009030:	bf0c      	ite	eq
 8009032:	2301      	moveq	r3, #1
 8009034:	2300      	movne	r3, #0
 8009036:	b2db      	uxtb	r3, r3
 8009038:	461a      	mov	r2, r3
 800903a:	79fb      	ldrb	r3, [r7, #7]
 800903c:	429a      	cmp	r2, r3
 800903e:	d0b6      	beq.n	8008fae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800904a:	b580      	push	{r7, lr}
 800904c:	b084      	sub	sp, #16
 800904e:	af00      	add	r7, sp, #0
 8009050:	60f8      	str	r0, [r7, #12]
 8009052:	60b9      	str	r1, [r7, #8]
 8009054:	607a      	str	r2, [r7, #4]
 8009056:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009058:	e051      	b.n	80090fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	695b      	ldr	r3, [r3, #20]
 8009060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009064:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009068:	d123      	bne.n	80090b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	681a      	ldr	r2, [r3, #0]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009078:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009082:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2200      	movs	r2, #0
 8009088:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2220      	movs	r2, #32
 800908e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909e:	f043 0204 	orr.w	r2, r3, #4
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2200      	movs	r2, #0
 80090aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e046      	b.n	8009140 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090b8:	d021      	beq.n	80090fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090ba:	f7fd feef 	bl	8006e9c <HAL_GetTick>
 80090be:	4602      	mov	r2, r0
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	1ad3      	subs	r3, r2, r3
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d302      	bcc.n	80090d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d116      	bne.n	80090fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2220      	movs	r2, #32
 80090da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ea:	f043 0220 	orr.w	r2, r3, #32
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2200      	movs	r2, #0
 80090f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	e020      	b.n	8009140 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	0c1b      	lsrs	r3, r3, #16
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b01      	cmp	r3, #1
 8009106:	d10c      	bne.n	8009122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	695b      	ldr	r3, [r3, #20]
 800910e:	43da      	mvns	r2, r3
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	4013      	ands	r3, r2
 8009114:	b29b      	uxth	r3, r3
 8009116:	2b00      	cmp	r3, #0
 8009118:	bf14      	ite	ne
 800911a:	2301      	movne	r3, #1
 800911c:	2300      	moveq	r3, #0
 800911e:	b2db      	uxtb	r3, r3
 8009120:	e00b      	b.n	800913a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	699b      	ldr	r3, [r3, #24]
 8009128:	43da      	mvns	r2, r3
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	4013      	ands	r3, r2
 800912e:	b29b      	uxth	r3, r3
 8009130:	2b00      	cmp	r3, #0
 8009132:	bf14      	ite	ne
 8009134:	2301      	movne	r3, #1
 8009136:	2300      	moveq	r3, #0
 8009138:	b2db      	uxtb	r3, r3
 800913a:	2b00      	cmp	r3, #0
 800913c:	d18d      	bne.n	800905a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800913e:	2300      	movs	r3, #0
}
 8009140:	4618      	mov	r0, r3
 8009142:	3710      	adds	r7, #16
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}

08009148 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b084      	sub	sp, #16
 800914c:	af00      	add	r7, sp, #0
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009154:	e02d      	b.n	80091b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f000 f8ce 	bl	80092f8 <I2C_IsAcknowledgeFailed>
 800915c:	4603      	mov	r3, r0
 800915e:	2b00      	cmp	r3, #0
 8009160:	d001      	beq.n	8009166 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	e02d      	b.n	80091c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800916c:	d021      	beq.n	80091b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800916e:	f7fd fe95 	bl	8006e9c <HAL_GetTick>
 8009172:	4602      	mov	r2, r0
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	1ad3      	subs	r3, r2, r3
 8009178:	68ba      	ldr	r2, [r7, #8]
 800917a:	429a      	cmp	r2, r3
 800917c:	d302      	bcc.n	8009184 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d116      	bne.n	80091b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2200      	movs	r2, #0
 8009188:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	2220      	movs	r2, #32
 800918e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2200      	movs	r2, #0
 8009196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800919e:	f043 0220 	orr.w	r2, r3, #32
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2200      	movs	r2, #0
 80091aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80091ae:	2301      	movs	r3, #1
 80091b0:	e007      	b.n	80091c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	695b      	ldr	r3, [r3, #20]
 80091b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091bc:	2b80      	cmp	r3, #128	; 0x80
 80091be:	d1ca      	bne.n	8009156 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80091c0:	2300      	movs	r3, #0
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3710      	adds	r7, #16
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80091ca:	b580      	push	{r7, lr}
 80091cc:	b084      	sub	sp, #16
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	60f8      	str	r0, [r7, #12]
 80091d2:	60b9      	str	r1, [r7, #8]
 80091d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80091d6:	e02d      	b.n	8009234 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80091d8:	68f8      	ldr	r0, [r7, #12]
 80091da:	f000 f88d 	bl	80092f8 <I2C_IsAcknowledgeFailed>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d001      	beq.n	80091e8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80091e4:	2301      	movs	r3, #1
 80091e6:	e02d      	b.n	8009244 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ee:	d021      	beq.n	8009234 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091f0:	f7fd fe54 	bl	8006e9c <HAL_GetTick>
 80091f4:	4602      	mov	r2, r0
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	1ad3      	subs	r3, r2, r3
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d302      	bcc.n	8009206 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d116      	bne.n	8009234 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	2200      	movs	r2, #0
 800920a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2220      	movs	r2, #32
 8009210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2200      	movs	r2, #0
 8009218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009220:	f043 0220 	orr.w	r2, r3, #32
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2200      	movs	r2, #0
 800922c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009230:	2301      	movs	r3, #1
 8009232:	e007      	b.n	8009244 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	695b      	ldr	r3, [r3, #20]
 800923a:	f003 0304 	and.w	r3, r3, #4
 800923e:	2b04      	cmp	r3, #4
 8009240:	d1ca      	bne.n	80091d8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	3710      	adds	r7, #16
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}

0800924c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b084      	sub	sp, #16
 8009250:	af00      	add	r7, sp, #0
 8009252:	60f8      	str	r0, [r7, #12]
 8009254:	60b9      	str	r1, [r7, #8]
 8009256:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009258:	e042      	b.n	80092e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	695b      	ldr	r3, [r3, #20]
 8009260:	f003 0310 	and.w	r3, r3, #16
 8009264:	2b10      	cmp	r3, #16
 8009266:	d119      	bne.n	800929c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f06f 0210 	mvn.w	r2, #16
 8009270:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2200      	movs	r2, #0
 8009276:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2220      	movs	r2, #32
 800927c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2200      	movs	r2, #0
 8009284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2200      	movs	r2, #0
 8009294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009298:	2301      	movs	r3, #1
 800929a:	e029      	b.n	80092f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800929c:	f7fd fdfe 	bl	8006e9c <HAL_GetTick>
 80092a0:	4602      	mov	r2, r0
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	1ad3      	subs	r3, r2, r3
 80092a6:	68ba      	ldr	r2, [r7, #8]
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d302      	bcc.n	80092b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d116      	bne.n	80092e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2200      	movs	r2, #0
 80092b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2220      	movs	r2, #32
 80092bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2200      	movs	r2, #0
 80092c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092cc:	f043 0220 	orr.w	r2, r3, #32
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	e007      	b.n	80092f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	695b      	ldr	r3, [r3, #20]
 80092e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092ea:	2b40      	cmp	r3, #64	; 0x40
 80092ec:	d1b5      	bne.n	800925a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80092ee:	2300      	movs	r3, #0
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	695b      	ldr	r3, [r3, #20]
 8009306:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800930a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800930e:	d11b      	bne.n	8009348 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009318:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2200      	movs	r2, #0
 800931e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2220      	movs	r2, #32
 8009324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009334:	f043 0204 	orr.w	r2, r3, #4
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009344:	2301      	movs	r3, #1
 8009346:	e000      	b.n	800934a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009348:	2300      	movs	r3, #0
}
 800934a:	4618      	mov	r0, r3
 800934c:	370c      	adds	r7, #12
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr
	...

08009358 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b082      	sub	sp, #8
 800935c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800935e:	2300      	movs	r3, #0
 8009360:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8009362:	2300      	movs	r3, #0
 8009364:	603b      	str	r3, [r7, #0]
 8009366:	4b20      	ldr	r3, [pc, #128]	; (80093e8 <HAL_PWREx_EnableOverDrive+0x90>)
 8009368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800936a:	4a1f      	ldr	r2, [pc, #124]	; (80093e8 <HAL_PWREx_EnableOverDrive+0x90>)
 800936c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009370:	6413      	str	r3, [r2, #64]	; 0x40
 8009372:	4b1d      	ldr	r3, [pc, #116]	; (80093e8 <HAL_PWREx_EnableOverDrive+0x90>)
 8009374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800937a:	603b      	str	r3, [r7, #0]
 800937c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800937e:	4b1b      	ldr	r3, [pc, #108]	; (80093ec <HAL_PWREx_EnableOverDrive+0x94>)
 8009380:	2201      	movs	r2, #1
 8009382:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009384:	f7fd fd8a 	bl	8006e9c <HAL_GetTick>
 8009388:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800938a:	e009      	b.n	80093a0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800938c:	f7fd fd86 	bl	8006e9c <HAL_GetTick>
 8009390:	4602      	mov	r2, r0
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	1ad3      	subs	r3, r2, r3
 8009396:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800939a:	d901      	bls.n	80093a0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800939c:	2303      	movs	r3, #3
 800939e:	e01f      	b.n	80093e0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80093a0:	4b13      	ldr	r3, [pc, #76]	; (80093f0 <HAL_PWREx_EnableOverDrive+0x98>)
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80093a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80093ac:	d1ee      	bne.n	800938c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80093ae:	4b11      	ldr	r3, [pc, #68]	; (80093f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80093b0:	2201      	movs	r2, #1
 80093b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80093b4:	f7fd fd72 	bl	8006e9c <HAL_GetTick>
 80093b8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80093ba:	e009      	b.n	80093d0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80093bc:	f7fd fd6e 	bl	8006e9c <HAL_GetTick>
 80093c0:	4602      	mov	r2, r0
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	1ad3      	subs	r3, r2, r3
 80093c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80093ca:	d901      	bls.n	80093d0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80093cc:	2303      	movs	r3, #3
 80093ce:	e007      	b.n	80093e0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80093d0:	4b07      	ldr	r3, [pc, #28]	; (80093f0 <HAL_PWREx_EnableOverDrive+0x98>)
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80093dc:	d1ee      	bne.n	80093bc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80093de:	2300      	movs	r3, #0
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3708      	adds	r7, #8
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}
 80093e8:	40023800 	.word	0x40023800
 80093ec:	420e0040 	.word	0x420e0040
 80093f0:	40007000 	.word	0x40007000
 80093f4:	420e0044 	.word	0x420e0044

080093f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d101      	bne.n	800940c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009408:	2301      	movs	r3, #1
 800940a:	e0cc      	b.n	80095a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800940c:	4b68      	ldr	r3, [pc, #416]	; (80095b0 <HAL_RCC_ClockConfig+0x1b8>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f003 030f 	and.w	r3, r3, #15
 8009414:	683a      	ldr	r2, [r7, #0]
 8009416:	429a      	cmp	r2, r3
 8009418:	d90c      	bls.n	8009434 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800941a:	4b65      	ldr	r3, [pc, #404]	; (80095b0 <HAL_RCC_ClockConfig+0x1b8>)
 800941c:	683a      	ldr	r2, [r7, #0]
 800941e:	b2d2      	uxtb	r2, r2
 8009420:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009422:	4b63      	ldr	r3, [pc, #396]	; (80095b0 <HAL_RCC_ClockConfig+0x1b8>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f003 030f 	and.w	r3, r3, #15
 800942a:	683a      	ldr	r2, [r7, #0]
 800942c:	429a      	cmp	r2, r3
 800942e:	d001      	beq.n	8009434 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	e0b8      	b.n	80095a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f003 0302 	and.w	r3, r3, #2
 800943c:	2b00      	cmp	r3, #0
 800943e:	d020      	beq.n	8009482 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f003 0304 	and.w	r3, r3, #4
 8009448:	2b00      	cmp	r3, #0
 800944a:	d005      	beq.n	8009458 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800944c:	4b59      	ldr	r3, [pc, #356]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	4a58      	ldr	r2, [pc, #352]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 8009452:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009456:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f003 0308 	and.w	r3, r3, #8
 8009460:	2b00      	cmp	r3, #0
 8009462:	d005      	beq.n	8009470 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009464:	4b53      	ldr	r3, [pc, #332]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 8009466:	689b      	ldr	r3, [r3, #8]
 8009468:	4a52      	ldr	r2, [pc, #328]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 800946a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800946e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009470:	4b50      	ldr	r3, [pc, #320]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	494d      	ldr	r1, [pc, #308]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 800947e:	4313      	orrs	r3, r2
 8009480:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f003 0301 	and.w	r3, r3, #1
 800948a:	2b00      	cmp	r3, #0
 800948c:	d044      	beq.n	8009518 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	2b01      	cmp	r3, #1
 8009494:	d107      	bne.n	80094a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009496:	4b47      	ldr	r3, [pc, #284]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d119      	bne.n	80094d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094a2:	2301      	movs	r3, #1
 80094a4:	e07f      	b.n	80095a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	685b      	ldr	r3, [r3, #4]
 80094aa:	2b02      	cmp	r3, #2
 80094ac:	d003      	beq.n	80094b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80094b2:	2b03      	cmp	r3, #3
 80094b4:	d107      	bne.n	80094c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80094b6:	4b3f      	ldr	r3, [pc, #252]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d109      	bne.n	80094d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094c2:	2301      	movs	r3, #1
 80094c4:	e06f      	b.n	80095a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80094c6:	4b3b      	ldr	r3, [pc, #236]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 0302 	and.w	r3, r3, #2
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d101      	bne.n	80094d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094d2:	2301      	movs	r3, #1
 80094d4:	e067      	b.n	80095a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80094d6:	4b37      	ldr	r3, [pc, #220]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 80094d8:	689b      	ldr	r3, [r3, #8]
 80094da:	f023 0203 	bic.w	r2, r3, #3
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	4934      	ldr	r1, [pc, #208]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 80094e4:	4313      	orrs	r3, r2
 80094e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80094e8:	f7fd fcd8 	bl	8006e9c <HAL_GetTick>
 80094ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094ee:	e00a      	b.n	8009506 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094f0:	f7fd fcd4 	bl	8006e9c <HAL_GetTick>
 80094f4:	4602      	mov	r2, r0
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80094fe:	4293      	cmp	r3, r2
 8009500:	d901      	bls.n	8009506 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009502:	2303      	movs	r3, #3
 8009504:	e04f      	b.n	80095a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009506:	4b2b      	ldr	r3, [pc, #172]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	f003 020c 	and.w	r2, r3, #12
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	009b      	lsls	r3, r3, #2
 8009514:	429a      	cmp	r2, r3
 8009516:	d1eb      	bne.n	80094f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009518:	4b25      	ldr	r3, [pc, #148]	; (80095b0 <HAL_RCC_ClockConfig+0x1b8>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 030f 	and.w	r3, r3, #15
 8009520:	683a      	ldr	r2, [r7, #0]
 8009522:	429a      	cmp	r2, r3
 8009524:	d20c      	bcs.n	8009540 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009526:	4b22      	ldr	r3, [pc, #136]	; (80095b0 <HAL_RCC_ClockConfig+0x1b8>)
 8009528:	683a      	ldr	r2, [r7, #0]
 800952a:	b2d2      	uxtb	r2, r2
 800952c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800952e:	4b20      	ldr	r3, [pc, #128]	; (80095b0 <HAL_RCC_ClockConfig+0x1b8>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f003 030f 	and.w	r3, r3, #15
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	429a      	cmp	r2, r3
 800953a:	d001      	beq.n	8009540 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e032      	b.n	80095a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f003 0304 	and.w	r3, r3, #4
 8009548:	2b00      	cmp	r3, #0
 800954a:	d008      	beq.n	800955e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800954c:	4b19      	ldr	r3, [pc, #100]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 800954e:	689b      	ldr	r3, [r3, #8]
 8009550:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	4916      	ldr	r1, [pc, #88]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 800955a:	4313      	orrs	r3, r2
 800955c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f003 0308 	and.w	r3, r3, #8
 8009566:	2b00      	cmp	r3, #0
 8009568:	d009      	beq.n	800957e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800956a:	4b12      	ldr	r3, [pc, #72]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 800956c:	689b      	ldr	r3, [r3, #8]
 800956e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	00db      	lsls	r3, r3, #3
 8009578:	490e      	ldr	r1, [pc, #56]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 800957a:	4313      	orrs	r3, r2
 800957c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800957e:	f000 f821 	bl	80095c4 <HAL_RCC_GetSysClockFreq>
 8009582:	4601      	mov	r1, r0
 8009584:	4b0b      	ldr	r3, [pc, #44]	; (80095b4 <HAL_RCC_ClockConfig+0x1bc>)
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	091b      	lsrs	r3, r3, #4
 800958a:	f003 030f 	and.w	r3, r3, #15
 800958e:	4a0a      	ldr	r2, [pc, #40]	; (80095b8 <HAL_RCC_ClockConfig+0x1c0>)
 8009590:	5cd3      	ldrb	r3, [r2, r3]
 8009592:	fa21 f303 	lsr.w	r3, r1, r3
 8009596:	4a09      	ldr	r2, [pc, #36]	; (80095bc <HAL_RCC_ClockConfig+0x1c4>)
 8009598:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800959a:	4b09      	ldr	r3, [pc, #36]	; (80095c0 <HAL_RCC_ClockConfig+0x1c8>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4618      	mov	r0, r3
 80095a0:	f7fd fc38 	bl	8006e14 <HAL_InitTick>

  return HAL_OK;
 80095a4:	2300      	movs	r3, #0
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3710      	adds	r7, #16
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}
 80095ae:	bf00      	nop
 80095b0:	40023c00 	.word	0x40023c00
 80095b4:	40023800 	.word	0x40023800
 80095b8:	08017ca0 	.word	0x08017ca0
 80095bc:	20000000 	.word	0x20000000
 80095c0:	20000004 	.word	0x20000004

080095c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80095c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095c6:	b085      	sub	sp, #20
 80095c8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80095ca:	2300      	movs	r3, #0
 80095cc:	607b      	str	r3, [r7, #4]
 80095ce:	2300      	movs	r3, #0
 80095d0:	60fb      	str	r3, [r7, #12]
 80095d2:	2300      	movs	r3, #0
 80095d4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80095d6:	2300      	movs	r3, #0
 80095d8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80095da:	4b63      	ldr	r3, [pc, #396]	; (8009768 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	f003 030c 	and.w	r3, r3, #12
 80095e2:	2b04      	cmp	r3, #4
 80095e4:	d007      	beq.n	80095f6 <HAL_RCC_GetSysClockFreq+0x32>
 80095e6:	2b08      	cmp	r3, #8
 80095e8:	d008      	beq.n	80095fc <HAL_RCC_GetSysClockFreq+0x38>
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f040 80b4 	bne.w	8009758 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80095f0:	4b5e      	ldr	r3, [pc, #376]	; (800976c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80095f2:	60bb      	str	r3, [r7, #8]
       break;
 80095f4:	e0b3      	b.n	800975e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80095f6:	4b5d      	ldr	r3, [pc, #372]	; (800976c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80095f8:	60bb      	str	r3, [r7, #8]
      break;
 80095fa:	e0b0      	b.n	800975e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80095fc:	4b5a      	ldr	r3, [pc, #360]	; (8009768 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009604:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009606:	4b58      	ldr	r3, [pc, #352]	; (8009768 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800960e:	2b00      	cmp	r3, #0
 8009610:	d04a      	beq.n	80096a8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009612:	4b55      	ldr	r3, [pc, #340]	; (8009768 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009614:	685b      	ldr	r3, [r3, #4]
 8009616:	099b      	lsrs	r3, r3, #6
 8009618:	f04f 0400 	mov.w	r4, #0
 800961c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009620:	f04f 0200 	mov.w	r2, #0
 8009624:	ea03 0501 	and.w	r5, r3, r1
 8009628:	ea04 0602 	and.w	r6, r4, r2
 800962c:	4629      	mov	r1, r5
 800962e:	4632      	mov	r2, r6
 8009630:	f04f 0300 	mov.w	r3, #0
 8009634:	f04f 0400 	mov.w	r4, #0
 8009638:	0154      	lsls	r4, r2, #5
 800963a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800963e:	014b      	lsls	r3, r1, #5
 8009640:	4619      	mov	r1, r3
 8009642:	4622      	mov	r2, r4
 8009644:	1b49      	subs	r1, r1, r5
 8009646:	eb62 0206 	sbc.w	r2, r2, r6
 800964a:	f04f 0300 	mov.w	r3, #0
 800964e:	f04f 0400 	mov.w	r4, #0
 8009652:	0194      	lsls	r4, r2, #6
 8009654:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009658:	018b      	lsls	r3, r1, #6
 800965a:	1a5b      	subs	r3, r3, r1
 800965c:	eb64 0402 	sbc.w	r4, r4, r2
 8009660:	f04f 0100 	mov.w	r1, #0
 8009664:	f04f 0200 	mov.w	r2, #0
 8009668:	00e2      	lsls	r2, r4, #3
 800966a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800966e:	00d9      	lsls	r1, r3, #3
 8009670:	460b      	mov	r3, r1
 8009672:	4614      	mov	r4, r2
 8009674:	195b      	adds	r3, r3, r5
 8009676:	eb44 0406 	adc.w	r4, r4, r6
 800967a:	f04f 0100 	mov.w	r1, #0
 800967e:	f04f 0200 	mov.w	r2, #0
 8009682:	02a2      	lsls	r2, r4, #10
 8009684:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009688:	0299      	lsls	r1, r3, #10
 800968a:	460b      	mov	r3, r1
 800968c:	4614      	mov	r4, r2
 800968e:	4618      	mov	r0, r3
 8009690:	4621      	mov	r1, r4
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f04f 0400 	mov.w	r4, #0
 8009698:	461a      	mov	r2, r3
 800969a:	4623      	mov	r3, r4
 800969c:	f7f7 fb0c 	bl	8000cb8 <__aeabi_uldivmod>
 80096a0:	4603      	mov	r3, r0
 80096a2:	460c      	mov	r4, r1
 80096a4:	60fb      	str	r3, [r7, #12]
 80096a6:	e049      	b.n	800973c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80096a8:	4b2f      	ldr	r3, [pc, #188]	; (8009768 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	099b      	lsrs	r3, r3, #6
 80096ae:	f04f 0400 	mov.w	r4, #0
 80096b2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80096b6:	f04f 0200 	mov.w	r2, #0
 80096ba:	ea03 0501 	and.w	r5, r3, r1
 80096be:	ea04 0602 	and.w	r6, r4, r2
 80096c2:	4629      	mov	r1, r5
 80096c4:	4632      	mov	r2, r6
 80096c6:	f04f 0300 	mov.w	r3, #0
 80096ca:	f04f 0400 	mov.w	r4, #0
 80096ce:	0154      	lsls	r4, r2, #5
 80096d0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80096d4:	014b      	lsls	r3, r1, #5
 80096d6:	4619      	mov	r1, r3
 80096d8:	4622      	mov	r2, r4
 80096da:	1b49      	subs	r1, r1, r5
 80096dc:	eb62 0206 	sbc.w	r2, r2, r6
 80096e0:	f04f 0300 	mov.w	r3, #0
 80096e4:	f04f 0400 	mov.w	r4, #0
 80096e8:	0194      	lsls	r4, r2, #6
 80096ea:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80096ee:	018b      	lsls	r3, r1, #6
 80096f0:	1a5b      	subs	r3, r3, r1
 80096f2:	eb64 0402 	sbc.w	r4, r4, r2
 80096f6:	f04f 0100 	mov.w	r1, #0
 80096fa:	f04f 0200 	mov.w	r2, #0
 80096fe:	00e2      	lsls	r2, r4, #3
 8009700:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009704:	00d9      	lsls	r1, r3, #3
 8009706:	460b      	mov	r3, r1
 8009708:	4614      	mov	r4, r2
 800970a:	195b      	adds	r3, r3, r5
 800970c:	eb44 0406 	adc.w	r4, r4, r6
 8009710:	f04f 0100 	mov.w	r1, #0
 8009714:	f04f 0200 	mov.w	r2, #0
 8009718:	02a2      	lsls	r2, r4, #10
 800971a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800971e:	0299      	lsls	r1, r3, #10
 8009720:	460b      	mov	r3, r1
 8009722:	4614      	mov	r4, r2
 8009724:	4618      	mov	r0, r3
 8009726:	4621      	mov	r1, r4
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f04f 0400 	mov.w	r4, #0
 800972e:	461a      	mov	r2, r3
 8009730:	4623      	mov	r3, r4
 8009732:	f7f7 fac1 	bl	8000cb8 <__aeabi_uldivmod>
 8009736:	4603      	mov	r3, r0
 8009738:	460c      	mov	r4, r1
 800973a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800973c:	4b0a      	ldr	r3, [pc, #40]	; (8009768 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	0c1b      	lsrs	r3, r3, #16
 8009742:	f003 0303 	and.w	r3, r3, #3
 8009746:	3301      	adds	r3, #1
 8009748:	005b      	lsls	r3, r3, #1
 800974a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800974c:	68fa      	ldr	r2, [r7, #12]
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	fbb2 f3f3 	udiv	r3, r2, r3
 8009754:	60bb      	str	r3, [r7, #8]
      break;
 8009756:	e002      	b.n	800975e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009758:	4b04      	ldr	r3, [pc, #16]	; (800976c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800975a:	60bb      	str	r3, [r7, #8]
      break;
 800975c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800975e:	68bb      	ldr	r3, [r7, #8]
}
 8009760:	4618      	mov	r0, r3
 8009762:	3714      	adds	r7, #20
 8009764:	46bd      	mov	sp, r7
 8009766:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009768:	40023800 	.word	0x40023800
 800976c:	00f42400 	.word	0x00f42400

08009770 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009770:	b480      	push	{r7}
 8009772:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009774:	4b03      	ldr	r3, [pc, #12]	; (8009784 <HAL_RCC_GetHCLKFreq+0x14>)
 8009776:	681b      	ldr	r3, [r3, #0]
}
 8009778:	4618      	mov	r0, r3
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr
 8009782:	bf00      	nop
 8009784:	20000000 	.word	0x20000000

08009788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800978c:	f7ff fff0 	bl	8009770 <HAL_RCC_GetHCLKFreq>
 8009790:	4601      	mov	r1, r0
 8009792:	4b05      	ldr	r3, [pc, #20]	; (80097a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	0a9b      	lsrs	r3, r3, #10
 8009798:	f003 0307 	and.w	r3, r3, #7
 800979c:	4a03      	ldr	r2, [pc, #12]	; (80097ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800979e:	5cd3      	ldrb	r3, [r2, r3]
 80097a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	bd80      	pop	{r7, pc}
 80097a8:	40023800 	.word	0x40023800
 80097ac:	08017cb0 	.word	0x08017cb0

080097b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80097b4:	f7ff ffdc 	bl	8009770 <HAL_RCC_GetHCLKFreq>
 80097b8:	4601      	mov	r1, r0
 80097ba:	4b05      	ldr	r3, [pc, #20]	; (80097d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80097bc:	689b      	ldr	r3, [r3, #8]
 80097be:	0b5b      	lsrs	r3, r3, #13
 80097c0:	f003 0307 	and.w	r3, r3, #7
 80097c4:	4a03      	ldr	r2, [pc, #12]	; (80097d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80097c6:	5cd3      	ldrb	r3, [r2, r3]
 80097c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	bd80      	pop	{r7, pc}
 80097d0:	40023800 	.word	0x40023800
 80097d4:	08017cb0 	.word	0x08017cb0

080097d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b088      	sub	sp, #32
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80097e0:	2300      	movs	r3, #0
 80097e2:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 80097e4:	2300      	movs	r3, #0
 80097e6:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 80097e8:	2300      	movs	r3, #0
 80097ea:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 80097ec:	2300      	movs	r3, #0
 80097ee:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 80097f0:	2300      	movs	r3, #0
 80097f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d00a      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009800:	4b66      	ldr	r3, [pc, #408]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009802:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009806:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800980e:	4963      	ldr	r1, [pc, #396]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009810:	4313      	orrs	r3, r2
 8009812:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800981e:	2b00      	cmp	r3, #0
 8009820:	d00a      	beq.n	8009838 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8009822:	4b5e      	ldr	r3, [pc, #376]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009824:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009828:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009830:	495a      	ldr	r1, [pc, #360]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009832:	4313      	orrs	r3, r2
 8009834:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f003 0301 	and.w	r3, r3, #1
 8009840:	2b00      	cmp	r3, #0
 8009842:	d10b      	bne.n	800985c <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800984c:	2b00      	cmp	r3, #0
 800984e:	d105      	bne.n	800985c <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009858:	2b00      	cmp	r3, #0
 800985a:	d075      	beq.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800985c:	4b50      	ldr	r3, [pc, #320]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800985e:	2200      	movs	r2, #0
 8009860:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009862:	f7fd fb1b 	bl	8006e9c <HAL_GetTick>
 8009866:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009868:	e008      	b.n	800987c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800986a:	f7fd fb17 	bl	8006e9c <HAL_GetTick>
 800986e:	4602      	mov	r2, r0
 8009870:	69fb      	ldr	r3, [r7, #28]
 8009872:	1ad3      	subs	r3, r2, r3
 8009874:	2b02      	cmp	r3, #2
 8009876:	d901      	bls.n	800987c <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009878:	2303      	movs	r3, #3
 800987a:	e1dc      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800987c:	4b47      	ldr	r3, [pc, #284]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009884:	2b00      	cmp	r3, #0
 8009886:	d1f0      	bne.n	800986a <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f003 0301 	and.w	r3, r3, #1
 8009890:	2b00      	cmp	r3, #0
 8009892:	d009      	beq.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	019a      	lsls	r2, r3, #6
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	689b      	ldr	r3, [r3, #8]
 800989e:	071b      	lsls	r3, r3, #28
 80098a0:	493e      	ldr	r1, [pc, #248]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80098a2:	4313      	orrs	r3, r2
 80098a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f003 0302 	and.w	r3, r3, #2
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d01f      	beq.n	80098f4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80098b4:	4b39      	ldr	r3, [pc, #228]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80098b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098ba:	0f1b      	lsrs	r3, r3, #28
 80098bc:	f003 0307 	and.w	r3, r3, #7
 80098c0:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	685b      	ldr	r3, [r3, #4]
 80098c6:	019a      	lsls	r2, r3, #6
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	061b      	lsls	r3, r3, #24
 80098ce:	431a      	orrs	r2, r3
 80098d0:	69bb      	ldr	r3, [r7, #24]
 80098d2:	071b      	lsls	r3, r3, #28
 80098d4:	4931      	ldr	r1, [pc, #196]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80098d6:	4313      	orrs	r3, r2
 80098d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80098dc:	4b2f      	ldr	r3, [pc, #188]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80098de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80098e2:	f023 021f 	bic.w	r2, r3, #31
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a1b      	ldr	r3, [r3, #32]
 80098ea:	3b01      	subs	r3, #1
 80098ec:	492b      	ldr	r1, [pc, #172]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80098ee:	4313      	orrs	r3, r2
 80098f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00d      	beq.n	800991c <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	019a      	lsls	r2, r3, #6
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	68db      	ldr	r3, [r3, #12]
 800990a:	061b      	lsls	r3, r3, #24
 800990c:	431a      	orrs	r2, r3
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	071b      	lsls	r3, r3, #28
 8009914:	4921      	ldr	r1, [pc, #132]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009916:	4313      	orrs	r3, r2
 8009918:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800991c:	4b20      	ldr	r3, [pc, #128]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800991e:	2201      	movs	r2, #1
 8009920:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009922:	f7fd fabb 	bl	8006e9c <HAL_GetTick>
 8009926:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009928:	e008      	b.n	800993c <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800992a:	f7fd fab7 	bl	8006e9c <HAL_GetTick>
 800992e:	4602      	mov	r2, r0
 8009930:	69fb      	ldr	r3, [r7, #28]
 8009932:	1ad3      	subs	r3, r2, r3
 8009934:	2b02      	cmp	r3, #2
 8009936:	d901      	bls.n	800993c <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009938:	2303      	movs	r3, #3
 800993a:	e17c      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800993c:	4b17      	ldr	r3, [pc, #92]	; (800999c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009944:	2b00      	cmp	r3, #0
 8009946:	d0f0      	beq.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f003 0304 	and.w	r3, r3, #4
 8009950:	2b00      	cmp	r3, #0
 8009952:	d112      	bne.n	800997a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800995c:	2b00      	cmp	r3, #0
 800995e:	d10c      	bne.n	800997a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8009968:	2b00      	cmp	r3, #0
 800996a:	f000 80ce 	beq.w	8009b0a <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8009972:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009976:	f040 80c8 	bne.w	8009b0a <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800997a:	4b0a      	ldr	r3, [pc, #40]	; (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800997c:	2200      	movs	r2, #0
 800997e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009980:	f7fd fa8c 	bl	8006e9c <HAL_GetTick>
 8009984:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009986:	e00f      	b.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009988:	f7fd fa88 	bl	8006e9c <HAL_GetTick>
 800998c:	4602      	mov	r2, r0
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	1ad3      	subs	r3, r2, r3
 8009992:	2b02      	cmp	r3, #2
 8009994:	d908      	bls.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009996:	2303      	movs	r3, #3
 8009998:	e14d      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800999a:	bf00      	nop
 800999c:	40023800 	.word	0x40023800
 80099a0:	42470068 	.word	0x42470068
 80099a4:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80099a8:	4ba5      	ldr	r3, [pc, #660]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80099b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80099b4:	d0e8      	beq.n	8009988 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f003 0304 	and.w	r3, r3, #4
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d02e      	beq.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80099c2:	4b9f      	ldr	r3, [pc, #636]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099c8:	0c1b      	lsrs	r3, r3, #16
 80099ca:	f003 0303 	and.w	r3, r3, #3
 80099ce:	3301      	adds	r3, #1
 80099d0:	005b      	lsls	r3, r3, #1
 80099d2:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80099d4:	4b9a      	ldr	r3, [pc, #616]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80099d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099da:	0f1b      	lsrs	r3, r3, #28
 80099dc:	f003 0307 	and.w	r3, r3, #7
 80099e0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	691b      	ldr	r3, [r3, #16]
 80099e6:	019a      	lsls	r2, r3, #6
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	085b      	lsrs	r3, r3, #1
 80099ec:	3b01      	subs	r3, #1
 80099ee:	041b      	lsls	r3, r3, #16
 80099f0:	431a      	orrs	r2, r3
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	699b      	ldr	r3, [r3, #24]
 80099f6:	061b      	lsls	r3, r3, #24
 80099f8:	431a      	orrs	r2, r3
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	071b      	lsls	r3, r3, #28
 80099fe:	4990      	ldr	r1, [pc, #576]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a00:	4313      	orrs	r3, r2
 8009a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009a06:	4b8e      	ldr	r3, [pc, #568]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a0c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a14:	3b01      	subs	r3, #1
 8009a16:	021b      	lsls	r3, r3, #8
 8009a18:	4989      	ldr	r1, [pc, #548]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f003 0308 	and.w	r3, r3, #8
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d02c      	beq.n	8009a86 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8009a2c:	4b84      	ldr	r3, [pc, #528]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a32:	0c1b      	lsrs	r3, r3, #16
 8009a34:	f003 0303 	and.w	r3, r3, #3
 8009a38:	3301      	adds	r3, #1
 8009a3a:	005b      	lsls	r3, r3, #1
 8009a3c:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009a3e:	4b80      	ldr	r3, [pc, #512]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a44:	0e1b      	lsrs	r3, r3, #24
 8009a46:	f003 030f 	and.w	r3, r3, #15
 8009a4a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	691b      	ldr	r3, [r3, #16]
 8009a50:	019a      	lsls	r2, r3, #6
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	085b      	lsrs	r3, r3, #1
 8009a56:	3b01      	subs	r3, #1
 8009a58:	041b      	lsls	r3, r3, #16
 8009a5a:	431a      	orrs	r2, r3
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	061b      	lsls	r3, r3, #24
 8009a60:	431a      	orrs	r2, r3
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	69db      	ldr	r3, [r3, #28]
 8009a66:	071b      	lsls	r3, r3, #28
 8009a68:	4975      	ldr	r1, [pc, #468]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8009a70:	4b73      	ldr	r3, [pc, #460]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a76:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a7e:	4970      	ldr	r1, [pc, #448]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a80:	4313      	orrs	r3, r2
 8009a82:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d024      	beq.n	8009adc <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8009a96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009a9a:	d11f      	bne.n	8009adc <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009a9c:	4b68      	ldr	r3, [pc, #416]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009aa2:	0e1b      	lsrs	r3, r3, #24
 8009aa4:	f003 030f 	and.w	r3, r3, #15
 8009aa8:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009aaa:	4b65      	ldr	r3, [pc, #404]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ab0:	0f1b      	lsrs	r3, r3, #28
 8009ab2:	f003 0307 	and.w	r3, r3, #7
 8009ab6:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	691b      	ldr	r3, [r3, #16]
 8009abc:	019a      	lsls	r2, r3, #6
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	695b      	ldr	r3, [r3, #20]
 8009ac2:	085b      	lsrs	r3, r3, #1
 8009ac4:	3b01      	subs	r3, #1
 8009ac6:	041b      	lsls	r3, r3, #16
 8009ac8:	431a      	orrs	r2, r3
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	061b      	lsls	r3, r3, #24
 8009ace:	431a      	orrs	r2, r3
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	071b      	lsls	r3, r3, #28
 8009ad4:	495a      	ldr	r1, [pc, #360]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009adc:	4b59      	ldr	r3, [pc, #356]	; (8009c44 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8009ade:	2201      	movs	r2, #1
 8009ae0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009ae2:	f7fd f9db 	bl	8006e9c <HAL_GetTick>
 8009ae6:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009ae8:	e008      	b.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009aea:	f7fd f9d7 	bl	8006e9c <HAL_GetTick>
 8009aee:	4602      	mov	r2, r0
 8009af0:	69fb      	ldr	r3, [r7, #28]
 8009af2:	1ad3      	subs	r3, r2, r3
 8009af4:	2b02      	cmp	r3, #2
 8009af6:	d901      	bls.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009af8:	2303      	movs	r3, #3
 8009afa:	e09c      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009afc:	4b50      	ldr	r3, [pc, #320]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009b04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009b08:	d1ef      	bne.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f003 0320 	and.w	r3, r3, #32
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	f000 8083 	beq.w	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009b18:	2300      	movs	r3, #0
 8009b1a:	60bb      	str	r3, [r7, #8]
 8009b1c:	4b48      	ldr	r3, [pc, #288]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b20:	4a47      	ldr	r2, [pc, #284]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b26:	6413      	str	r3, [r2, #64]	; 0x40
 8009b28:	4b45      	ldr	r3, [pc, #276]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b30:	60bb      	str	r3, [r7, #8]
 8009b32:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009b34:	4b44      	ldr	r3, [pc, #272]	; (8009c48 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a43      	ldr	r2, [pc, #268]	; (8009c48 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009b3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b3e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009b40:	f7fd f9ac 	bl	8006e9c <HAL_GetTick>
 8009b44:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009b46:	e008      	b.n	8009b5a <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009b48:	f7fd f9a8 	bl	8006e9c <HAL_GetTick>
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	1ad3      	subs	r3, r2, r3
 8009b52:	2b02      	cmp	r3, #2
 8009b54:	d901      	bls.n	8009b5a <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 8009b56:	2303      	movs	r3, #3
 8009b58:	e06d      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009b5a:	4b3b      	ldr	r3, [pc, #236]	; (8009c48 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d0f0      	beq.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009b66:	4b36      	ldr	r3, [pc, #216]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b6e:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009b70:	69bb      	ldr	r3, [r7, #24]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d02f      	beq.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b7e:	69ba      	ldr	r2, [r7, #24]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d028      	beq.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009b84:	4b2e      	ldr	r3, [pc, #184]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b8c:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009b8e:	4b2f      	ldr	r3, [pc, #188]	; (8009c4c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009b90:	2201      	movs	r2, #1
 8009b92:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009b94:	4b2d      	ldr	r3, [pc, #180]	; (8009c4c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009b96:	2200      	movs	r2, #0
 8009b98:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009b9a:	4a29      	ldr	r2, [pc, #164]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b9c:	69bb      	ldr	r3, [r7, #24]
 8009b9e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009ba0:	4b27      	ldr	r3, [pc, #156]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ba4:	f003 0301 	and.w	r3, r3, #1
 8009ba8:	2b01      	cmp	r3, #1
 8009baa:	d114      	bne.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009bac:	f7fd f976 	bl	8006e9c <HAL_GetTick>
 8009bb0:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009bb2:	e00a      	b.n	8009bca <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009bb4:	f7fd f972 	bl	8006e9c <HAL_GetTick>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	69fb      	ldr	r3, [r7, #28]
 8009bbc:	1ad3      	subs	r3, r2, r3
 8009bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d901      	bls.n	8009bca <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 8009bc6:	2303      	movs	r3, #3
 8009bc8:	e035      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009bca:	4b1d      	ldr	r3, [pc, #116]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bce:	f003 0302 	and.w	r3, r3, #2
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d0ee      	beq.n	8009bb4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009bde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009be2:	d10d      	bne.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8009be4:	4b16      	ldr	r3, [pc, #88]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009be6:	689b      	ldr	r3, [r3, #8]
 8009be8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bf0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009bf8:	4911      	ldr	r1, [pc, #68]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	608b      	str	r3, [r1, #8]
 8009bfe:	e005      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x434>
 8009c00:	4b0f      	ldr	r3, [pc, #60]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	4a0e      	ldr	r2, [pc, #56]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c06:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009c0a:	6093      	str	r3, [r2, #8]
 8009c0c:	4b0c      	ldr	r3, [pc, #48]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c0e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009c18:	4909      	ldr	r1, [pc, #36]	; (8009c40 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f003 0310 	and.w	r3, r3, #16
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d004      	beq.n	8009c34 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8009c30:	4b07      	ldr	r3, [pc, #28]	; (8009c50 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8009c32:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8009c34:	2300      	movs	r3, #0
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3720      	adds	r7, #32
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	40023800 	.word	0x40023800
 8009c44:	42470070 	.word	0x42470070
 8009c48:	40007000 	.word	0x40007000
 8009c4c:	42470e40 	.word	0x42470e40
 8009c50:	424711e0 	.word	0x424711e0

08009c54 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b086      	sub	sp, #24
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f003 0301 	and.w	r3, r3, #1
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d075      	beq.n	8009d58 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009c6c:	4ba2      	ldr	r3, [pc, #648]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009c6e:	689b      	ldr	r3, [r3, #8]
 8009c70:	f003 030c 	and.w	r3, r3, #12
 8009c74:	2b04      	cmp	r3, #4
 8009c76:	d00c      	beq.n	8009c92 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009c78:	4b9f      	ldr	r3, [pc, #636]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009c80:	2b08      	cmp	r3, #8
 8009c82:	d112      	bne.n	8009caa <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009c84:	4b9c      	ldr	r3, [pc, #624]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009c90:	d10b      	bne.n	8009caa <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c92:	4b99      	ldr	r3, [pc, #612]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d05b      	beq.n	8009d56 <HAL_RCC_OscConfig+0x102>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	685b      	ldr	r3, [r3, #4]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d157      	bne.n	8009d56 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e20b      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009cb2:	d106      	bne.n	8009cc2 <HAL_RCC_OscConfig+0x6e>
 8009cb4:	4b90      	ldr	r3, [pc, #576]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a8f      	ldr	r2, [pc, #572]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009cbe:	6013      	str	r3, [r2, #0]
 8009cc0:	e01d      	b.n	8009cfe <HAL_RCC_OscConfig+0xaa>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	685b      	ldr	r3, [r3, #4]
 8009cc6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009cca:	d10c      	bne.n	8009ce6 <HAL_RCC_OscConfig+0x92>
 8009ccc:	4b8a      	ldr	r3, [pc, #552]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a89      	ldr	r2, [pc, #548]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009cd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009cd6:	6013      	str	r3, [r2, #0]
 8009cd8:	4b87      	ldr	r3, [pc, #540]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a86      	ldr	r2, [pc, #536]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009cde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ce2:	6013      	str	r3, [r2, #0]
 8009ce4:	e00b      	b.n	8009cfe <HAL_RCC_OscConfig+0xaa>
 8009ce6:	4b84      	ldr	r3, [pc, #528]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a83      	ldr	r2, [pc, #524]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009cec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009cf0:	6013      	str	r3, [r2, #0]
 8009cf2:	4b81      	ldr	r3, [pc, #516]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4a80      	ldr	r2, [pc, #512]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009cf8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009cfc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d013      	beq.n	8009d2e <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d06:	f7fd f8c9 	bl	8006e9c <HAL_GetTick>
 8009d0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009d0c:	e008      	b.n	8009d20 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009d0e:	f7fd f8c5 	bl	8006e9c <HAL_GetTick>
 8009d12:	4602      	mov	r2, r0
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	1ad3      	subs	r3, r2, r3
 8009d18:	2b64      	cmp	r3, #100	; 0x64
 8009d1a:	d901      	bls.n	8009d20 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	e1d0      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009d20:	4b75      	ldr	r3, [pc, #468]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d0f0      	beq.n	8009d0e <HAL_RCC_OscConfig+0xba>
 8009d2c:	e014      	b.n	8009d58 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d2e:	f7fd f8b5 	bl	8006e9c <HAL_GetTick>
 8009d32:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009d34:	e008      	b.n	8009d48 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009d36:	f7fd f8b1 	bl	8006e9c <HAL_GetTick>
 8009d3a:	4602      	mov	r2, r0
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	1ad3      	subs	r3, r2, r3
 8009d40:	2b64      	cmp	r3, #100	; 0x64
 8009d42:	d901      	bls.n	8009d48 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8009d44:	2303      	movs	r3, #3
 8009d46:	e1bc      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009d48:	4b6b      	ldr	r3, [pc, #428]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1f0      	bne.n	8009d36 <HAL_RCC_OscConfig+0xe2>
 8009d54:	e000      	b.n	8009d58 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d56:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f003 0302 	and.w	r3, r3, #2
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d063      	beq.n	8009e2c <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009d64:	4b64      	ldr	r3, [pc, #400]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009d66:	689b      	ldr	r3, [r3, #8]
 8009d68:	f003 030c 	and.w	r3, r3, #12
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d00b      	beq.n	8009d88 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009d70:	4b61      	ldr	r3, [pc, #388]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009d72:	689b      	ldr	r3, [r3, #8]
 8009d74:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009d78:	2b08      	cmp	r3, #8
 8009d7a:	d11c      	bne.n	8009db6 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009d7c:	4b5e      	ldr	r3, [pc, #376]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009d7e:	685b      	ldr	r3, [r3, #4]
 8009d80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d116      	bne.n	8009db6 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009d88:	4b5b      	ldr	r3, [pc, #364]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f003 0302 	and.w	r3, r3, #2
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d005      	beq.n	8009da0 <HAL_RCC_OscConfig+0x14c>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	68db      	ldr	r3, [r3, #12]
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d001      	beq.n	8009da0 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e190      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009da0:	4b55      	ldr	r3, [pc, #340]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	691b      	ldr	r3, [r3, #16]
 8009dac:	00db      	lsls	r3, r3, #3
 8009dae:	4952      	ldr	r1, [pc, #328]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009db0:	4313      	orrs	r3, r2
 8009db2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009db4:	e03a      	b.n	8009e2c <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	68db      	ldr	r3, [r3, #12]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d020      	beq.n	8009e00 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009dbe:	4b4f      	ldr	r3, [pc, #316]	; (8009efc <HAL_RCC_OscConfig+0x2a8>)
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dc4:	f7fd f86a 	bl	8006e9c <HAL_GetTick>
 8009dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009dca:	e008      	b.n	8009dde <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009dcc:	f7fd f866 	bl	8006e9c <HAL_GetTick>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	1ad3      	subs	r3, r2, r3
 8009dd6:	2b02      	cmp	r3, #2
 8009dd8:	d901      	bls.n	8009dde <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8009dda:	2303      	movs	r3, #3
 8009ddc:	e171      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009dde:	4b46      	ldr	r3, [pc, #280]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f003 0302 	and.w	r3, r3, #2
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d0f0      	beq.n	8009dcc <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009dea:	4b43      	ldr	r3, [pc, #268]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	691b      	ldr	r3, [r3, #16]
 8009df6:	00db      	lsls	r3, r3, #3
 8009df8:	493f      	ldr	r1, [pc, #252]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	600b      	str	r3, [r1, #0]
 8009dfe:	e015      	b.n	8009e2c <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009e00:	4b3e      	ldr	r3, [pc, #248]	; (8009efc <HAL_RCC_OscConfig+0x2a8>)
 8009e02:	2200      	movs	r2, #0
 8009e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e06:	f7fd f849 	bl	8006e9c <HAL_GetTick>
 8009e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009e0c:	e008      	b.n	8009e20 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009e0e:	f7fd f845 	bl	8006e9c <HAL_GetTick>
 8009e12:	4602      	mov	r2, r0
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	1ad3      	subs	r3, r2, r3
 8009e18:	2b02      	cmp	r3, #2
 8009e1a:	d901      	bls.n	8009e20 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8009e1c:	2303      	movs	r3, #3
 8009e1e:	e150      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009e20:	4b35      	ldr	r3, [pc, #212]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f003 0302 	and.w	r3, r3, #2
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1f0      	bne.n	8009e0e <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f003 0308 	and.w	r3, r3, #8
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d030      	beq.n	8009e9a <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	695b      	ldr	r3, [r3, #20]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d016      	beq.n	8009e6e <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009e40:	4b2f      	ldr	r3, [pc, #188]	; (8009f00 <HAL_RCC_OscConfig+0x2ac>)
 8009e42:	2201      	movs	r2, #1
 8009e44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e46:	f7fd f829 	bl	8006e9c <HAL_GetTick>
 8009e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e4c:	e008      	b.n	8009e60 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009e4e:	f7fd f825 	bl	8006e9c <HAL_GetTick>
 8009e52:	4602      	mov	r2, r0
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	1ad3      	subs	r3, r2, r3
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	d901      	bls.n	8009e60 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8009e5c:	2303      	movs	r3, #3
 8009e5e:	e130      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e60:	4b25      	ldr	r3, [pc, #148]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009e62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e64:	f003 0302 	and.w	r3, r3, #2
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d0f0      	beq.n	8009e4e <HAL_RCC_OscConfig+0x1fa>
 8009e6c:	e015      	b.n	8009e9a <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009e6e:	4b24      	ldr	r3, [pc, #144]	; (8009f00 <HAL_RCC_OscConfig+0x2ac>)
 8009e70:	2200      	movs	r2, #0
 8009e72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e74:	f7fd f812 	bl	8006e9c <HAL_GetTick>
 8009e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009e7a:	e008      	b.n	8009e8e <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009e7c:	f7fd f80e 	bl	8006e9c <HAL_GetTick>
 8009e80:	4602      	mov	r2, r0
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	1ad3      	subs	r3, r2, r3
 8009e86:	2b02      	cmp	r3, #2
 8009e88:	d901      	bls.n	8009e8e <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8009e8a:	2303      	movs	r3, #3
 8009e8c:	e119      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009e8e:	4b1a      	ldr	r3, [pc, #104]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009e90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e92:	f003 0302 	and.w	r3, r3, #2
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d1f0      	bne.n	8009e7c <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f003 0304 	and.w	r3, r3, #4
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	f000 809f 	beq.w	8009fe6 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009eac:	4b12      	ldr	r3, [pc, #72]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d10f      	bne.n	8009ed8 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009eb8:	2300      	movs	r3, #0
 8009eba:	60fb      	str	r3, [r7, #12]
 8009ebc:	4b0e      	ldr	r3, [pc, #56]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ec0:	4a0d      	ldr	r2, [pc, #52]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009ec2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ec6:	6413      	str	r3, [r2, #64]	; 0x40
 8009ec8:	4b0b      	ldr	r3, [pc, #44]	; (8009ef8 <HAL_RCC_OscConfig+0x2a4>)
 8009eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ecc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ed0:	60fb      	str	r3, [r7, #12]
 8009ed2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ed8:	4b0a      	ldr	r3, [pc, #40]	; (8009f04 <HAL_RCC_OscConfig+0x2b0>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d120      	bne.n	8009f26 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009ee4:	4b07      	ldr	r3, [pc, #28]	; (8009f04 <HAL_RCC_OscConfig+0x2b0>)
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4a06      	ldr	r2, [pc, #24]	; (8009f04 <HAL_RCC_OscConfig+0x2b0>)
 8009eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009eee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009ef0:	f7fc ffd4 	bl	8006e9c <HAL_GetTick>
 8009ef4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ef6:	e010      	b.n	8009f1a <HAL_RCC_OscConfig+0x2c6>
 8009ef8:	40023800 	.word	0x40023800
 8009efc:	42470000 	.word	0x42470000
 8009f00:	42470e80 	.word	0x42470e80
 8009f04:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f08:	f7fc ffc8 	bl	8006e9c <HAL_GetTick>
 8009f0c:	4602      	mov	r2, r0
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	1ad3      	subs	r3, r2, r3
 8009f12:	2b02      	cmp	r3, #2
 8009f14:	d901      	bls.n	8009f1a <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8009f16:	2303      	movs	r3, #3
 8009f18:	e0d3      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f1a:	4b6c      	ldr	r3, [pc, #432]	; (800a0cc <HAL_RCC_OscConfig+0x478>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d0f0      	beq.n	8009f08 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	689b      	ldr	r3, [r3, #8]
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	d106      	bne.n	8009f3c <HAL_RCC_OscConfig+0x2e8>
 8009f2e:	4b68      	ldr	r3, [pc, #416]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f32:	4a67      	ldr	r2, [pc, #412]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f34:	f043 0301 	orr.w	r3, r3, #1
 8009f38:	6713      	str	r3, [r2, #112]	; 0x70
 8009f3a:	e01c      	b.n	8009f76 <HAL_RCC_OscConfig+0x322>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	689b      	ldr	r3, [r3, #8]
 8009f40:	2b05      	cmp	r3, #5
 8009f42:	d10c      	bne.n	8009f5e <HAL_RCC_OscConfig+0x30a>
 8009f44:	4b62      	ldr	r3, [pc, #392]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f48:	4a61      	ldr	r2, [pc, #388]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f4a:	f043 0304 	orr.w	r3, r3, #4
 8009f4e:	6713      	str	r3, [r2, #112]	; 0x70
 8009f50:	4b5f      	ldr	r3, [pc, #380]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f54:	4a5e      	ldr	r2, [pc, #376]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f56:	f043 0301 	orr.w	r3, r3, #1
 8009f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8009f5c:	e00b      	b.n	8009f76 <HAL_RCC_OscConfig+0x322>
 8009f5e:	4b5c      	ldr	r3, [pc, #368]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f62:	4a5b      	ldr	r2, [pc, #364]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f64:	f023 0301 	bic.w	r3, r3, #1
 8009f68:	6713      	str	r3, [r2, #112]	; 0x70
 8009f6a:	4b59      	ldr	r3, [pc, #356]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f6e:	4a58      	ldr	r2, [pc, #352]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f70:	f023 0304 	bic.w	r3, r3, #4
 8009f74:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d015      	beq.n	8009faa <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f7e:	f7fc ff8d 	bl	8006e9c <HAL_GetTick>
 8009f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f84:	e00a      	b.n	8009f9c <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009f86:	f7fc ff89 	bl	8006e9c <HAL_GetTick>
 8009f8a:	4602      	mov	r2, r0
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	1ad3      	subs	r3, r2, r3
 8009f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d901      	bls.n	8009f9c <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8009f98:	2303      	movs	r3, #3
 8009f9a:	e092      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f9c:	4b4c      	ldr	r3, [pc, #304]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fa0:	f003 0302 	and.w	r3, r3, #2
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d0ee      	beq.n	8009f86 <HAL_RCC_OscConfig+0x332>
 8009fa8:	e014      	b.n	8009fd4 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009faa:	f7fc ff77 	bl	8006e9c <HAL_GetTick>
 8009fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009fb0:	e00a      	b.n	8009fc8 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009fb2:	f7fc ff73 	bl	8006e9c <HAL_GetTick>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	1ad3      	subs	r3, r2, r3
 8009fbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d901      	bls.n	8009fc8 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8009fc4:	2303      	movs	r3, #3
 8009fc6:	e07c      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009fc8:	4b41      	ldr	r3, [pc, #260]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d1ee      	bne.n	8009fb2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009fd4:	7dfb      	ldrb	r3, [r7, #23]
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d105      	bne.n	8009fe6 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009fda:	4b3d      	ldr	r3, [pc, #244]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fde:	4a3c      	ldr	r2, [pc, #240]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009fe0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009fe4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	699b      	ldr	r3, [r3, #24]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d068      	beq.n	800a0c0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009fee:	4b38      	ldr	r3, [pc, #224]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 8009ff0:	689b      	ldr	r3, [r3, #8]
 8009ff2:	f003 030c 	and.w	r3, r3, #12
 8009ff6:	2b08      	cmp	r3, #8
 8009ff8:	d060      	beq.n	800a0bc <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	699b      	ldr	r3, [r3, #24]
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d145      	bne.n	800a08e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a002:	4b34      	ldr	r3, [pc, #208]	; (800a0d4 <HAL_RCC_OscConfig+0x480>)
 800a004:	2200      	movs	r2, #0
 800a006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a008:	f7fc ff48 	bl	8006e9c <HAL_GetTick>
 800a00c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a00e:	e008      	b.n	800a022 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a010:	f7fc ff44 	bl	8006e9c <HAL_GetTick>
 800a014:	4602      	mov	r2, r0
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	1ad3      	subs	r3, r2, r3
 800a01a:	2b02      	cmp	r3, #2
 800a01c:	d901      	bls.n	800a022 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800a01e:	2303      	movs	r3, #3
 800a020:	e04f      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a022:	4b2b      	ldr	r3, [pc, #172]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1f0      	bne.n	800a010 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	69da      	ldr	r2, [r3, #28]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6a1b      	ldr	r3, [r3, #32]
 800a036:	431a      	orrs	r2, r3
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a03c:	019b      	lsls	r3, r3, #6
 800a03e:	431a      	orrs	r2, r3
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a044:	085b      	lsrs	r3, r3, #1
 800a046:	3b01      	subs	r3, #1
 800a048:	041b      	lsls	r3, r3, #16
 800a04a:	431a      	orrs	r2, r3
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a050:	061b      	lsls	r3, r3, #24
 800a052:	431a      	orrs	r2, r3
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a058:	071b      	lsls	r3, r3, #28
 800a05a:	491d      	ldr	r1, [pc, #116]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 800a05c:	4313      	orrs	r3, r2
 800a05e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a060:	4b1c      	ldr	r3, [pc, #112]	; (800a0d4 <HAL_RCC_OscConfig+0x480>)
 800a062:	2201      	movs	r2, #1
 800a064:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a066:	f7fc ff19 	bl	8006e9c <HAL_GetTick>
 800a06a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a06c:	e008      	b.n	800a080 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a06e:	f7fc ff15 	bl	8006e9c <HAL_GetTick>
 800a072:	4602      	mov	r2, r0
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	1ad3      	subs	r3, r2, r3
 800a078:	2b02      	cmp	r3, #2
 800a07a:	d901      	bls.n	800a080 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800a07c:	2303      	movs	r3, #3
 800a07e:	e020      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a080:	4b13      	ldr	r3, [pc, #76]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d0f0      	beq.n	800a06e <HAL_RCC_OscConfig+0x41a>
 800a08c:	e018      	b.n	800a0c0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a08e:	4b11      	ldr	r3, [pc, #68]	; (800a0d4 <HAL_RCC_OscConfig+0x480>)
 800a090:	2200      	movs	r2, #0
 800a092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a094:	f7fc ff02 	bl	8006e9c <HAL_GetTick>
 800a098:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a09a:	e008      	b.n	800a0ae <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a09c:	f7fc fefe 	bl	8006e9c <HAL_GetTick>
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	1ad3      	subs	r3, r2, r3
 800a0a6:	2b02      	cmp	r3, #2
 800a0a8:	d901      	bls.n	800a0ae <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800a0aa:	2303      	movs	r3, #3
 800a0ac:	e009      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0ae:	4b08      	ldr	r3, [pc, #32]	; (800a0d0 <HAL_RCC_OscConfig+0x47c>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d1f0      	bne.n	800a09c <HAL_RCC_OscConfig+0x448>
 800a0ba:	e001      	b.n	800a0c0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800a0bc:	2301      	movs	r3, #1
 800a0be:	e000      	b.n	800a0c2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800a0c0:	2300      	movs	r3, #0
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	3718      	adds	r7, #24
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	bd80      	pop	{r7, pc}
 800a0ca:	bf00      	nop
 800a0cc:	40007000 	.word	0x40007000
 800a0d0:	40023800 	.word	0x40023800
 800a0d4:	42470060 	.word	0x42470060

0800a0d8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b082      	sub	sp, #8
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d101      	bne.n	800a0ea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	e022      	b.n	800a130 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a0f0:	b2db      	uxtb	r3, r3
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d105      	bne.n	800a102 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f7fb f9ff 	bl	8005500 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2203      	movs	r2, #3
 800a106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 f814 	bl	800a138 <HAL_SD_InitCard>
 800a110:	4603      	mov	r3, r0
 800a112:	2b00      	cmp	r3, #0
 800a114:	d001      	beq.n	800a11a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800a116:	2301      	movs	r3, #1
 800a118:	e00a      	b.n	800a130 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2200      	movs	r2, #0
 800a11e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2200      	movs	r2, #0
 800a124:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2201      	movs	r2, #1
 800a12a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	3708      	adds	r7, #8
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a138:	b5b0      	push	{r4, r5, r7, lr}
 800a13a:	b08e      	sub	sp, #56	; 0x38
 800a13c:	af04      	add	r7, sp, #16
 800a13e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800a140:	2300      	movs	r3, #0
 800a142:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800a144:	2300      	movs	r3, #0
 800a146:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800a148:	2300      	movs	r3, #0
 800a14a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800a14c:	2300      	movs	r3, #0
 800a14e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800a150:	2300      	movs	r3, #0
 800a152:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800a154:	2376      	movs	r3, #118	; 0x76
 800a156:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681d      	ldr	r5, [r3, #0]
 800a15c:	466c      	mov	r4, sp
 800a15e:	f107 0314 	add.w	r3, r7, #20
 800a162:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a166:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a16a:	f107 0308 	add.w	r3, r7, #8
 800a16e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a170:	4628      	mov	r0, r5
 800a172:	f003 fa87 	bl	800d684 <SDIO_Init>
 800a176:	4603      	mov	r3, r0
 800a178:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800a17c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a180:	2b00      	cmp	r3, #0
 800a182:	d001      	beq.n	800a188 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800a184:	2301      	movs	r3, #1
 800a186:	e031      	b.n	800a1ec <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800a188:	4b1a      	ldr	r3, [pc, #104]	; (800a1f4 <HAL_SD_InitCard+0xbc>)
 800a18a:	2200      	movs	r2, #0
 800a18c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4618      	mov	r0, r3
 800a194:	f003 fabf 	bl	800d716 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800a198:	4b16      	ldr	r3, [pc, #88]	; (800a1f4 <HAL_SD_InitCard+0xbc>)
 800a19a:	2201      	movs	r2, #1
 800a19c:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f000 ffc6 	bl	800b130 <SD_PowerON>
 800a1a4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a1a6:	6a3b      	ldr	r3, [r7, #32]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d00b      	beq.n	800a1c4 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1b8:	6a3b      	ldr	r3, [r7, #32]
 800a1ba:	431a      	orrs	r2, r3
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	e013      	b.n	800a1ec <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f000 fee5 	bl	800af94 <SD_InitCard>
 800a1ca:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a1cc:	6a3b      	ldr	r3, [r7, #32]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d00b      	beq.n	800a1ea <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2201      	movs	r2, #1
 800a1d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1de:	6a3b      	ldr	r3, [r7, #32]
 800a1e0:	431a      	orrs	r2, r3
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e000      	b.n	800a1ec <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800a1ea:	2300      	movs	r3, #0
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3728      	adds	r7, #40	; 0x28
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bdb0      	pop	{r4, r5, r7, pc}
 800a1f4:	422580a0 	.word	0x422580a0

0800a1f8 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b08c      	sub	sp, #48	; 0x30
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	607a      	str	r2, [r7, #4]
 800a204:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d107      	bne.n	800a220 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a214:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a21c:	2301      	movs	r3, #1
 800a21e:	e0c7      	b.n	800a3b0 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a226:	b2db      	uxtb	r3, r3
 800a228:	2b01      	cmp	r3, #1
 800a22a:	f040 80c0 	bne.w	800a3ae <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2200      	movs	r2, #0
 800a232:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a234:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	441a      	add	r2, r3
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a23e:	429a      	cmp	r2, r3
 800a240:	d907      	bls.n	800a252 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a246:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	e0ae      	b.n	800a3b0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2203      	movs	r2, #3
 800a256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2200      	movs	r2, #0
 800a260:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800a270:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a276:	4a50      	ldr	r2, [pc, #320]	; (800a3b8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a278:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a27e:	4a4f      	ldr	r2, [pc, #316]	; (800a3bc <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800a280:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a286:	2200      	movs	r2, #0
 800a288:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	3380      	adds	r3, #128	; 0x80
 800a294:	4619      	mov	r1, r3
 800a296:	68ba      	ldr	r2, [r7, #8]
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	025b      	lsls	r3, r3, #9
 800a29c:	089b      	lsrs	r3, r3, #2
 800a29e:	f7fd fbef 	bl	8007a80 <HAL_DMA_Start_IT>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d017      	beq.n	800a2d8 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800a2b6:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4a40      	ldr	r2, [pc, #256]	; (800a3c0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a2be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2c4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	e06b      	b.n	800a3b0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800a2d8:	4b3a      	ldr	r3, [pc, #232]	; (800a3c4 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800a2da:	2201      	movs	r2, #1
 800a2dc:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2e2:	2b01      	cmp	r3, #1
 800a2e4:	d002      	beq.n	800a2ec <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800a2e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e8:	025b      	lsls	r3, r3, #9
 800a2ea:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	f003 faa1 	bl	800d83c <SDMMC_CmdBlockLength>
 800a2fa:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800a2fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d00f      	beq.n	800a322 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4a2e      	ldr	r2, [pc, #184]	; (800a3c0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a308:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a30e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a310:	431a      	orrs	r2, r3
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	2201      	movs	r2, #1
 800a31a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800a31e:	2301      	movs	r3, #1
 800a320:	e046      	b.n	800a3b0 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a322:	f04f 33ff 	mov.w	r3, #4294967295
 800a326:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	025b      	lsls	r3, r3, #9
 800a32c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800a32e:	2390      	movs	r3, #144	; 0x90
 800a330:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800a332:	2302      	movs	r3, #2
 800a334:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a336:	2300      	movs	r3, #0
 800a338:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800a33a:	2301      	movs	r3, #1
 800a33c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f107 0210 	add.w	r2, r7, #16
 800a346:	4611      	mov	r1, r2
 800a348:	4618      	mov	r0, r3
 800a34a:	f003 fa4b 	bl	800d7e4 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	2b01      	cmp	r3, #1
 800a352:	d90a      	bls.n	800a36a <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2282      	movs	r2, #130	; 0x82
 800a358:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a360:	4618      	mov	r0, r3
 800a362:	f003 faaf 	bl	800d8c4 <SDMMC_CmdReadMultiBlock>
 800a366:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a368:	e009      	b.n	800a37e <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2281      	movs	r2, #129	; 0x81
 800a36e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a376:	4618      	mov	r0, r3
 800a378:	f003 fa82 	bl	800d880 <SDMMC_CmdReadSingleBlock>
 800a37c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800a37e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a380:	2b00      	cmp	r3, #0
 800a382:	d012      	beq.n	800a3aa <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a0d      	ldr	r2, [pc, #52]	; (800a3c0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a38a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a392:	431a      	orrs	r2, r3
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e002      	b.n	800a3b0 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	e000      	b.n	800a3b0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800a3ae:	2302      	movs	r3, #2
  }
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3730      	adds	r7, #48	; 0x30
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}
 800a3b8:	0800ada3 	.word	0x0800ada3
 800a3bc:	0800ae15 	.word	0x0800ae15
 800a3c0:	004005ff 	.word	0x004005ff
 800a3c4:	4225858c 	.word	0x4225858c

0800a3c8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b08c      	sub	sp, #48	; 0x30
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	60b9      	str	r1, [r7, #8]
 800a3d2:	607a      	str	r2, [r7, #4]
 800a3d4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d107      	bne.n	800a3f0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e0ca      	b.n	800a586 <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a3f6:	b2db      	uxtb	r3, r3
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	f040 80c3 	bne.w	800a584 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	2200      	movs	r2, #0
 800a402:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a404:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	441a      	add	r2, r3
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a40e:	429a      	cmp	r2, r3
 800a410:	d907      	bls.n	800a422 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a416:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800a41e:	2301      	movs	r3, #1
 800a420:	e0b1      	b.n	800a586 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	2203      	movs	r2, #3
 800a426:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	2200      	movs	r2, #0
 800a430:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f042 021a 	orr.w	r2, r2, #26
 800a440:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a446:	4a52      	ldr	r2, [pc, #328]	; (800a590 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a448:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a44e:	4a51      	ldr	r2, [pc, #324]	; (800a594 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800a450:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a456:	2200      	movs	r2, #0
 800a458:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a45e:	2b01      	cmp	r3, #1
 800a460:	d002      	beq.n	800a468 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800a462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a464:	025b      	lsls	r3, r3, #9
 800a466:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a470:	4618      	mov	r0, r3
 800a472:	f003 f9e3 	bl	800d83c <SDMMC_CmdBlockLength>
 800a476:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d00f      	beq.n	800a49e <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4a45      	ldr	r2, [pc, #276]	; (800a598 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a484:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a48a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a48c:	431a      	orrs	r2, r3
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	2201      	movs	r2, #1
 800a496:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a49a:	2301      	movs	r3, #1
 800a49c:	e073      	b.n	800a586 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	d90a      	bls.n	800a4ba <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	22a0      	movs	r2, #160	; 0xa0
 800a4a8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f003 fa4b 	bl	800d94c <SDMMC_CmdWriteMultiBlock>
 800a4b6:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a4b8:	e009      	b.n	800a4ce <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2290      	movs	r2, #144	; 0x90
 800a4be:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f003 fa1e 	bl	800d908 <SDMMC_CmdWriteSingleBlock>
 800a4cc:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800a4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d012      	beq.n	800a4fa <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	4a2f      	ldr	r2, [pc, #188]	; (800a598 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a4da:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4e2:	431a      	orrs	r2, r3
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	e045      	b.n	800a586 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800a4fa:	4b28      	ldr	r3, [pc, #160]	; (800a59c <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a504:	68b9      	ldr	r1, [r7, #8]
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	3380      	adds	r3, #128	; 0x80
 800a50c:	461a      	mov	r2, r3
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	025b      	lsls	r3, r3, #9
 800a512:	089b      	lsrs	r3, r3, #2
 800a514:	f7fd fab4 	bl	8007a80 <HAL_DMA_Start_IT>
 800a518:	4603      	mov	r3, r0
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d01a      	beq.n	800a554 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f022 021a 	bic.w	r2, r2, #26
 800a52c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a19      	ldr	r2, [pc, #100]	; (800a598 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a534:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a53a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	2201      	movs	r2, #1
 800a546:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	2200      	movs	r2, #0
 800a54e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800a550:	2301      	movs	r3, #1
 800a552:	e018      	b.n	800a586 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a554:	f04f 33ff 	mov.w	r3, #4294967295
 800a558:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	025b      	lsls	r3, r3, #9
 800a55e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800a560:	2390      	movs	r3, #144	; 0x90
 800a562:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800a564:	2300      	movs	r3, #0
 800a566:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a568:	2300      	movs	r3, #0
 800a56a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800a56c:	2301      	movs	r3, #1
 800a56e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f107 0210 	add.w	r2, r7, #16
 800a578:	4611      	mov	r1, r2
 800a57a:	4618      	mov	r0, r3
 800a57c:	f003 f932 	bl	800d7e4 <SDIO_ConfigData>

      return HAL_OK;
 800a580:	2300      	movs	r3, #0
 800a582:	e000      	b.n	800a586 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800a584:	2302      	movs	r3, #2
  }
}
 800a586:	4618      	mov	r0, r3
 800a588:	3730      	adds	r7, #48	; 0x30
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}
 800a58e:	bf00      	nop
 800a590:	0800ad79 	.word	0x0800ad79
 800a594:	0800ae15 	.word	0x0800ae15
 800a598:	004005ff 	.word	0x004005ff
 800a59c:	4225858c 	.word	0x4225858c

0800a5a0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5ac:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d008      	beq.n	800a5ce <HAL_SD_IRQHandler+0x2e>
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f003 0308 	and.w	r3, r3, #8
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d003      	beq.n	800a5ce <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 ffc8 	bl	800b55c <SD_Read_IT>
 800a5cc:	e155      	b.n	800a87a <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f000 808f 	beq.w	800a6fc <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a5e6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5ee:	687a      	ldr	r2, [r7, #4]
 800a5f0:	6812      	ldr	r2, [r2, #0]
 800a5f2:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800a5f6:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800a5fa:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f022 0201 	bic.w	r2, r2, #1
 800a60a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f003 0308 	and.w	r3, r3, #8
 800a612:	2b00      	cmp	r3, #0
 800a614:	d039      	beq.n	800a68a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f003 0302 	and.w	r3, r3, #2
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d104      	bne.n	800a62a <HAL_SD_IRQHandler+0x8a>
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f003 0320 	and.w	r3, r3, #32
 800a626:	2b00      	cmp	r3, #0
 800a628:	d011      	beq.n	800a64e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	4618      	mov	r0, r3
 800a630:	f003 f9ae 	bl	800d990 <SDMMC_CmdStopTransfer>
 800a634:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800a636:	68bb      	ldr	r3, [r7, #8]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d008      	beq.n	800a64e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	431a      	orrs	r2, r3
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 f91f 	bl	800a88c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f240 523a 	movw	r2, #1338	; 0x53a
 800a656:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2201      	movs	r2, #1
 800a65c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2200      	movs	r2, #0
 800a664:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	f003 0301 	and.w	r3, r3, #1
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d104      	bne.n	800a67a <HAL_SD_IRQHandler+0xda>
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	f003 0302 	and.w	r3, r3, #2
 800a676:	2b00      	cmp	r3, #0
 800a678:	d003      	beq.n	800a682 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f003 fe0c 	bl	800e298 <HAL_SD_RxCpltCallback>
 800a680:	e0fb      	b.n	800a87a <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f003 fdfe 	bl	800e284 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a688:	e0f7      	b.n	800a87a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a690:	2b00      	cmp	r3, #0
 800a692:	f000 80f2 	beq.w	800a87a <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f003 0320 	and.w	r3, r3, #32
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d011      	beq.n	800a6c4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f003 f973 	bl	800d990 <SDMMC_CmdStopTransfer>
 800a6aa:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d008      	beq.n	800a6c4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	431a      	orrs	r2, r3
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 f8e4 	bl	800a88c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	f003 0301 	and.w	r3, r3, #1
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	f040 80d5 	bne.w	800a87a <HAL_SD_IRQHandler+0x2da>
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f003 0302 	and.w	r3, r3, #2
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	f040 80cf 	bne.w	800a87a <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f022 0208 	bic.w	r2, r2, #8
 800a6ea:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f003 fdc5 	bl	800e284 <HAL_SD_TxCpltCallback>
}
 800a6fa:	e0be      	b.n	800a87a <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a702:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a706:	2b00      	cmp	r3, #0
 800a708:	d008      	beq.n	800a71c <HAL_SD_IRQHandler+0x17c>
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f003 0308 	and.w	r3, r3, #8
 800a710:	2b00      	cmp	r3, #0
 800a712:	d003      	beq.n	800a71c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 ff72 	bl	800b5fe <SD_Write_IT>
 800a71a:	e0ae      	b.n	800a87a <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a722:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800a726:	2b00      	cmp	r3, #0
 800a728:	f000 80a7 	beq.w	800a87a <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a732:	f003 0302 	and.w	r3, r3, #2
 800a736:	2b00      	cmp	r3, #0
 800a738:	d005      	beq.n	800a746 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a73e:	f043 0202 	orr.w	r2, r3, #2
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a74c:	f003 0308 	and.w	r3, r3, #8
 800a750:	2b00      	cmp	r3, #0
 800a752:	d005      	beq.n	800a760 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a758:	f043 0208 	orr.w	r2, r3, #8
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a766:	f003 0320 	and.w	r3, r3, #32
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d005      	beq.n	800a77a <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a772:	f043 0220 	orr.w	r2, r3, #32
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a780:	f003 0310 	and.w	r3, r3, #16
 800a784:	2b00      	cmp	r3, #0
 800a786:	d005      	beq.n	800a794 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a78c:	f043 0210 	orr.w	r2, r3, #16
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f240 523a 	movw	r2, #1338	; 0x53a
 800a79c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800a7ac:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	f003 f8ec 	bl	800d990 <SDMMC_CmdStopTransfer>
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7be:	431a      	orrs	r2, r3
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f003 0308 	and.w	r3, r3, #8
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d00a      	beq.n	800a7e4 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2201      	movs	r2, #1
 800a7d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2200      	movs	r2, #0
 800a7da:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f855 	bl	800a88c <HAL_SD_ErrorCallback>
}
 800a7e2:	e04a      	b.n	800a87a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d045      	beq.n	800a87a <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f003 0310 	and.w	r3, r3, #16
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d104      	bne.n	800a802 <HAL_SD_IRQHandler+0x262>
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	f003 0320 	and.w	r3, r3, #32
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d011      	beq.n	800a826 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a806:	4a1f      	ldr	r2, [pc, #124]	; (800a884 <HAL_SD_IRQHandler+0x2e4>)
 800a808:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a80e:	4618      	mov	r0, r3
 800a810:	f7fd f98e 	bl	8007b30 <HAL_DMA_Abort_IT>
 800a814:	4603      	mov	r3, r0
 800a816:	2b00      	cmp	r3, #0
 800a818:	d02f      	beq.n	800a87a <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a81e:	4618      	mov	r0, r3
 800a820:	f000 fb4a 	bl	800aeb8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800a824:	e029      	b.n	800a87a <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f003 0301 	and.w	r3, r3, #1
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d104      	bne.n	800a83a <HAL_SD_IRQHandler+0x29a>
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	f003 0302 	and.w	r3, r3, #2
 800a836:	2b00      	cmp	r3, #0
 800a838:	d011      	beq.n	800a85e <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a83e:	4a12      	ldr	r2, [pc, #72]	; (800a888 <HAL_SD_IRQHandler+0x2e8>)
 800a840:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a846:	4618      	mov	r0, r3
 800a848:	f7fd f972 	bl	8007b30 <HAL_DMA_Abort_IT>
 800a84c:	4603      	mov	r3, r0
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d013      	beq.n	800a87a <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a856:	4618      	mov	r0, r3
 800a858:	f000 fb65 	bl	800af26 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800a85c:	e00d      	b.n	800a87a <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2200      	movs	r2, #0
 800a862:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2201      	movs	r2, #1
 800a868:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2200      	movs	r2, #0
 800a870:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f003 fcfc 	bl	800e270 <HAL_SD_AbortCallback>
}
 800a878:	e7ff      	b.n	800a87a <HAL_SD_IRQHandler+0x2da>
 800a87a:	bf00      	nop
 800a87c:	3710      	adds	r7, #16
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	0800aeb9 	.word	0x0800aeb9
 800a888:	0800af27 	.word	0x0800af27

0800a88c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a894:	bf00      	nop
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr

0800a8a0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8ae:	0f9b      	lsrs	r3, r3, #30
 800a8b0:	b2da      	uxtb	r2, r3
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8ba:	0e9b      	lsrs	r3, r3, #26
 800a8bc:	b2db      	uxtb	r3, r3
 800a8be:	f003 030f 	and.w	r3, r3, #15
 800a8c2:	b2da      	uxtb	r2, r3
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8cc:	0e1b      	lsrs	r3, r3, #24
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	f003 0303 	and.w	r3, r3, #3
 800a8d4:	b2da      	uxtb	r2, r3
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8de:	0c1b      	lsrs	r3, r3, #16
 800a8e0:	b2da      	uxtb	r2, r3
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8ea:	0a1b      	lsrs	r3, r3, #8
 800a8ec:	b2da      	uxtb	r2, r3
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8f6:	b2da      	uxtb	r2, r3
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a900:	0d1b      	lsrs	r3, r3, #20
 800a902:	b29a      	uxth	r2, r3
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a90c:	0c1b      	lsrs	r3, r3, #16
 800a90e:	b2db      	uxtb	r3, r3
 800a910:	f003 030f 	and.w	r3, r3, #15
 800a914:	b2da      	uxtb	r2, r3
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a91e:	0bdb      	lsrs	r3, r3, #15
 800a920:	b2db      	uxtb	r3, r3
 800a922:	f003 0301 	and.w	r3, r3, #1
 800a926:	b2da      	uxtb	r2, r3
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a930:	0b9b      	lsrs	r3, r3, #14
 800a932:	b2db      	uxtb	r3, r3
 800a934:	f003 0301 	and.w	r3, r3, #1
 800a938:	b2da      	uxtb	r2, r3
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a942:	0b5b      	lsrs	r3, r3, #13
 800a944:	b2db      	uxtb	r3, r3
 800a946:	f003 0301 	and.w	r3, r3, #1
 800a94a:	b2da      	uxtb	r2, r3
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a954:	0b1b      	lsrs	r3, r3, #12
 800a956:	b2db      	uxtb	r3, r3
 800a958:	f003 0301 	and.w	r3, r3, #1
 800a95c:	b2da      	uxtb	r2, r3
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	2200      	movs	r2, #0
 800a966:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d163      	bne.n	800aa38 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a974:	009a      	lsls	r2, r3, #2
 800a976:	f640 73fc 	movw	r3, #4092	; 0xffc
 800a97a:	4013      	ands	r3, r2
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a980:	0f92      	lsrs	r2, r2, #30
 800a982:	431a      	orrs	r2, r3
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a98c:	0edb      	lsrs	r3, r3, #27
 800a98e:	b2db      	uxtb	r3, r3
 800a990:	f003 0307 	and.w	r3, r3, #7
 800a994:	b2da      	uxtb	r2, r3
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a99e:	0e1b      	lsrs	r3, r3, #24
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	f003 0307 	and.w	r3, r3, #7
 800a9a6:	b2da      	uxtb	r2, r3
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9b0:	0d5b      	lsrs	r3, r3, #21
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	f003 0307 	and.w	r3, r3, #7
 800a9b8:	b2da      	uxtb	r2, r3
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9c2:	0c9b      	lsrs	r3, r3, #18
 800a9c4:	b2db      	uxtb	r3, r3
 800a9c6:	f003 0307 	and.w	r3, r3, #7
 800a9ca:	b2da      	uxtb	r2, r3
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9d4:	0bdb      	lsrs	r3, r3, #15
 800a9d6:	b2db      	uxtb	r3, r3
 800a9d8:	f003 0307 	and.w	r3, r3, #7
 800a9dc:	b2da      	uxtb	r2, r3
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	691b      	ldr	r3, [r3, #16]
 800a9e6:	1c5a      	adds	r2, r3, #1
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	7e1b      	ldrb	r3, [r3, #24]
 800a9f0:	b2db      	uxtb	r3, r3
 800a9f2:	f003 0307 	and.w	r3, r3, #7
 800a9f6:	3302      	adds	r3, #2
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a9fe:	687a      	ldr	r2, [r7, #4]
 800aa00:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800aa02:	fb02 f203 	mul.w	r2, r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	7a1b      	ldrb	r3, [r3, #8]
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	f003 030f 	and.w	r3, r3, #15
 800aa14:	2201      	movs	r2, #1
 800aa16:	409a      	lsls	r2, r3
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa20:	687a      	ldr	r2, [r7, #4]
 800aa22:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800aa24:	0a52      	lsrs	r2, r2, #9
 800aa26:	fb02 f203 	mul.w	r2, r2, r3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa34:	661a      	str	r2, [r3, #96]	; 0x60
 800aa36:	e031      	b.n	800aa9c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa3c:	2b01      	cmp	r3, #1
 800aa3e:	d11d      	bne.n	800aa7c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa44:	041b      	lsls	r3, r3, #16
 800aa46:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aa4e:	0c1b      	lsrs	r3, r3, #16
 800aa50:	431a      	orrs	r2, r3
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	691b      	ldr	r3, [r3, #16]
 800aa5a:	3301      	adds	r3, #1
 800aa5c:	029a      	lsls	r2, r3, #10
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa70:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	661a      	str	r2, [r3, #96]	; 0x60
 800aa7a:	e00f      	b.n	800aa9c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4a58      	ldr	r2, [pc, #352]	; (800abe4 <HAL_SD_GetCardCSD+0x344>)
 800aa82:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa88:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2201      	movs	r2, #1
 800aa94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	e09d      	b.n	800abd8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aaa0:	0b9b      	lsrs	r3, r3, #14
 800aaa2:	b2db      	uxtb	r3, r3
 800aaa4:	f003 0301 	and.w	r3, r3, #1
 800aaa8:	b2da      	uxtb	r2, r3
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aab2:	09db      	lsrs	r3, r3, #7
 800aab4:	b2db      	uxtb	r3, r3
 800aab6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaba:	b2da      	uxtb	r2, r3
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aac4:	b2db      	uxtb	r3, r3
 800aac6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaca:	b2da      	uxtb	r2, r3
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aad4:	0fdb      	lsrs	r3, r3, #31
 800aad6:	b2da      	uxtb	r2, r3
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aae0:	0f5b      	lsrs	r3, r3, #29
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	f003 0303 	and.w	r3, r3, #3
 800aae8:	b2da      	uxtb	r2, r3
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aaf2:	0e9b      	lsrs	r3, r3, #26
 800aaf4:	b2db      	uxtb	r3, r3
 800aaf6:	f003 0307 	and.w	r3, r3, #7
 800aafa:	b2da      	uxtb	r2, r3
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab04:	0d9b      	lsrs	r3, r3, #22
 800ab06:	b2db      	uxtb	r3, r3
 800ab08:	f003 030f 	and.w	r3, r3, #15
 800ab0c:	b2da      	uxtb	r2, r3
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab16:	0d5b      	lsrs	r3, r3, #21
 800ab18:	b2db      	uxtb	r3, r3
 800ab1a:	f003 0301 	and.w	r3, r3, #1
 800ab1e:	b2da      	uxtb	r2, r3
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab32:	0c1b      	lsrs	r3, r3, #16
 800ab34:	b2db      	uxtb	r3, r3
 800ab36:	f003 0301 	and.w	r3, r3, #1
 800ab3a:	b2da      	uxtb	r2, r3
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab46:	0bdb      	lsrs	r3, r3, #15
 800ab48:	b2db      	uxtb	r3, r3
 800ab4a:	f003 0301 	and.w	r3, r3, #1
 800ab4e:	b2da      	uxtb	r2, r3
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab5a:	0b9b      	lsrs	r3, r3, #14
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	f003 0301 	and.w	r3, r3, #1
 800ab62:	b2da      	uxtb	r2, r3
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab6e:	0b5b      	lsrs	r3, r3, #13
 800ab70:	b2db      	uxtb	r3, r3
 800ab72:	f003 0301 	and.w	r3, r3, #1
 800ab76:	b2da      	uxtb	r2, r3
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab82:	0b1b      	lsrs	r3, r3, #12
 800ab84:	b2db      	uxtb	r3, r3
 800ab86:	f003 0301 	and.w	r3, r3, #1
 800ab8a:	b2da      	uxtb	r2, r3
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab96:	0a9b      	lsrs	r3, r3, #10
 800ab98:	b2db      	uxtb	r3, r3
 800ab9a:	f003 0303 	and.w	r3, r3, #3
 800ab9e:	b2da      	uxtb	r2, r3
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abaa:	0a1b      	lsrs	r3, r3, #8
 800abac:	b2db      	uxtb	r3, r3
 800abae:	f003 0303 	and.w	r3, r3, #3
 800abb2:	b2da      	uxtb	r2, r3
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abbe:	085b      	lsrs	r3, r3, #1
 800abc0:	b2db      	uxtb	r3, r3
 800abc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abc6:	b2da      	uxtb	r2, r3
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	2201      	movs	r2, #1
 800abd2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800abd6:	2300      	movs	r3, #0
}
 800abd8:	4618      	mov	r0, r3
 800abda:	370c      	adds	r7, #12
 800abdc:	46bd      	mov	sp, r7
 800abde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe2:	4770      	bx	lr
 800abe4:	004005ff 	.word	0x004005ff

0800abe8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
 800abf0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ac32:	2300      	movs	r3, #0
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	370c      	adds	r7, #12
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	4770      	bx	lr

0800ac40 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ac40:	b5b0      	push	{r4, r5, r7, lr}
 800ac42:	b08e      	sub	sp, #56	; 0x38
 800ac44:	af04      	add	r7, sp, #16
 800ac46:	6078      	str	r0, [r7, #4]
 800ac48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2203      	movs	r2, #3
 800ac4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac56:	2b03      	cmp	r3, #3
 800ac58:	d02e      	beq.n	800acb8 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac60:	d106      	bne.n	800ac70 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac66:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	639a      	str	r2, [r3, #56]	; 0x38
 800ac6e:	e029      	b.n	800acc4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac76:	d10a      	bne.n	800ac8e <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f000 fb0f 	bl	800b29c <SD_WideBus_Enable>
 800ac7e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac86:	431a      	orrs	r2, r3
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	639a      	str	r2, [r3, #56]	; 0x38
 800ac8c:	e01a      	b.n	800acc4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d10a      	bne.n	800acaa <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f000 fb4c 	bl	800b332 <SD_WideBus_Disable>
 800ac9a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aca2:	431a      	orrs	r2, r3
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	639a      	str	r2, [r3, #56]	; 0x38
 800aca8:	e00c      	b.n	800acc4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acae:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	639a      	str	r2, [r3, #56]	; 0x38
 800acb6:	e005      	b.n	800acc4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acbc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d009      	beq.n	800ace0 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a18      	ldr	r2, [pc, #96]	; (800ad34 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800acd2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2201      	movs	r2, #1
 800acd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800acdc:	2301      	movs	r3, #1
 800acde:	e024      	b.n	800ad2a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	689b      	ldr	r3, [r3, #8]
 800acea:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	68db      	ldr	r3, [r3, #12]
 800acf0:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	695b      	ldr	r3, [r3, #20]
 800acfa:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	699b      	ldr	r3, [r3, #24]
 800ad00:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681d      	ldr	r5, [r3, #0]
 800ad06:	466c      	mov	r4, sp
 800ad08:	f107 0318 	add.w	r3, r7, #24
 800ad0c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ad10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ad14:	f107 030c 	add.w	r3, r7, #12
 800ad18:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ad1a:	4628      	mov	r0, r5
 800ad1c:	f002 fcb2 	bl	800d684 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2201      	movs	r2, #1
 800ad24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ad28:	2300      	movs	r3, #0
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3728      	adds	r7, #40	; 0x28
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	bdb0      	pop	{r4, r5, r7, pc}
 800ad32:	bf00      	nop
 800ad34:	004005ff 	.word	0x004005ff

0800ad38 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b086      	sub	sp, #24
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ad40:	2300      	movs	r3, #0
 800ad42:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ad44:	f107 030c 	add.w	r3, r7, #12
 800ad48:	4619      	mov	r1, r3
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 fa7e 	bl	800b24c <SD_SendStatus>
 800ad50:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d005      	beq.n	800ad64 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad5c:	697b      	ldr	r3, [r7, #20]
 800ad5e:	431a      	orrs	r2, r3
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	0a5b      	lsrs	r3, r3, #9
 800ad68:	f003 030f 	and.w	r3, r3, #15
 800ad6c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ad6e:	693b      	ldr	r3, [r7, #16]
}
 800ad70:	4618      	mov	r0, r3
 800ad72:	3718      	adds	r7, #24
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}

0800ad78 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b085      	sub	sp, #20
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad84:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ad94:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800ad96:	bf00      	nop
 800ad98:	3714      	adds	r7, #20
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada0:	4770      	bx	lr

0800ada2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ada2:	b580      	push	{r7, lr}
 800ada4:	b084      	sub	sp, #16
 800ada6:	af00      	add	r7, sp, #0
 800ada8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adae:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adb4:	2b82      	cmp	r3, #130	; 0x82
 800adb6:	d111      	bne.n	800addc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	4618      	mov	r0, r3
 800adbe:	f002 fde7 	bl	800d990 <SDMMC_CmdStopTransfer>
 800adc2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d008      	beq.n	800addc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	431a      	orrs	r2, r3
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800add6:	68f8      	ldr	r0, [r7, #12]
 800add8:	f7ff fd58 	bl	800a88c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f022 0208 	bic.w	r2, r2, #8
 800adea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f240 523a 	movw	r2, #1338	; 0x53a
 800adf4:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	2201      	movs	r2, #1
 800adfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	2200      	movs	r2, #0
 800ae02:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800ae04:	68f8      	ldr	r0, [r7, #12]
 800ae06:	f003 fa47 	bl	800e298 <HAL_SD_RxCpltCallback>
#endif
}
 800ae0a:	bf00      	nop
 800ae0c:	3710      	adds	r7, #16
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}
	...

0800ae14 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b086      	sub	sp, #24
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae20:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f7fd f830 	bl	8007e88 <HAL_DMA_GetError>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	2b02      	cmp	r3, #2
 800ae2c:	d03e      	beq.n	800aeac <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae34:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800ae36:	697b      	ldr	r3, [r7, #20]
 800ae38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae3c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	2b01      	cmp	r3, #1
 800ae42:	d002      	beq.n	800ae4a <SD_DMAError+0x36>
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2b01      	cmp	r3, #1
 800ae48:	d12d      	bne.n	800aea6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	4a19      	ldr	r2, [pc, #100]	; (800aeb4 <SD_DMAError+0xa0>)
 800ae50:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800ae52:	697b      	ldr	r3, [r7, #20]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800ae60:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae66:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800ae6e:	6978      	ldr	r0, [r7, #20]
 800ae70:	f7ff ff62 	bl	800ad38 <HAL_SD_GetCardState>
 800ae74:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	2b06      	cmp	r3, #6
 800ae7a:	d002      	beq.n	800ae82 <SD_DMAError+0x6e>
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	2b05      	cmp	r3, #5
 800ae80:	d10a      	bne.n	800ae98 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	4618      	mov	r0, r3
 800ae88:	f002 fd82 	bl	800d990 <SDMMC_CmdStopTransfer>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae92:	431a      	orrs	r2, r3
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	2201      	movs	r2, #1
 800ae9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	2200      	movs	r2, #0
 800aea4:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800aea6:	6978      	ldr	r0, [r7, #20]
 800aea8:	f7ff fcf0 	bl	800a88c <HAL_SD_ErrorCallback>
#endif
  }
}
 800aeac:	bf00      	nop
 800aeae:	3718      	adds	r7, #24
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}
 800aeb4:	004005ff 	.word	0x004005ff

0800aeb8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b084      	sub	sp, #16
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aec4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f240 523a 	movw	r2, #1338	; 0x53a
 800aece:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800aed0:	68f8      	ldr	r0, [r7, #12]
 800aed2:	f7ff ff31 	bl	800ad38 <HAL_SD_GetCardState>
 800aed6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2201      	movs	r2, #1
 800aedc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	2200      	movs	r2, #0
 800aee4:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	2b06      	cmp	r3, #6
 800aeea:	d002      	beq.n	800aef2 <SD_DMATxAbort+0x3a>
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	2b05      	cmp	r3, #5
 800aef0:	d10a      	bne.n	800af08 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4618      	mov	r0, r3
 800aef8:	f002 fd4a 	bl	800d990 <SDMMC_CmdStopTransfer>
 800aefc:	4602      	mov	r2, r0
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af02:	431a      	orrs	r2, r3
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d103      	bne.n	800af18 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800af10:	68f8      	ldr	r0, [r7, #12]
 800af12:	f003 f9ad 	bl	800e270 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800af16:	e002      	b.n	800af1e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800af18:	68f8      	ldr	r0, [r7, #12]
 800af1a:	f7ff fcb7 	bl	800a88c <HAL_SD_ErrorCallback>
}
 800af1e:	bf00      	nop
 800af20:	3710      	adds	r7, #16
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}

0800af26 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800af26:	b580      	push	{r7, lr}
 800af28:	b084      	sub	sp, #16
 800af2a:	af00      	add	r7, sp, #0
 800af2c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af32:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f240 523a 	movw	r2, #1338	; 0x53a
 800af3c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800af3e:	68f8      	ldr	r0, [r7, #12]
 800af40:	f7ff fefa 	bl	800ad38 <HAL_SD_GetCardState>
 800af44:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2201      	movs	r2, #1
 800af4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	2200      	movs	r2, #0
 800af52:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	2b06      	cmp	r3, #6
 800af58:	d002      	beq.n	800af60 <SD_DMARxAbort+0x3a>
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	2b05      	cmp	r3, #5
 800af5e:	d10a      	bne.n	800af76 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	4618      	mov	r0, r3
 800af66:	f002 fd13 	bl	800d990 <SDMMC_CmdStopTransfer>
 800af6a:	4602      	mov	r2, r0
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af70:	431a      	orrs	r2, r3
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d103      	bne.n	800af86 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800af7e:	68f8      	ldr	r0, [r7, #12]
 800af80:	f003 f976 	bl	800e270 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800af84:	e002      	b.n	800af8c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800af86:	68f8      	ldr	r0, [r7, #12]
 800af88:	f7ff fc80 	bl	800a88c <HAL_SD_ErrorCallback>
}
 800af8c:	bf00      	nop
 800af8e:	3710      	adds	r7, #16
 800af90:	46bd      	mov	sp, r7
 800af92:	bd80      	pop	{r7, pc}

0800af94 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800af94:	b5b0      	push	{r4, r5, r7, lr}
 800af96:	b094      	sub	sp, #80	; 0x50
 800af98:	af04      	add	r7, sp, #16
 800af9a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800af9c:	2301      	movs	r3, #1
 800af9e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	4618      	mov	r0, r3
 800afa6:	f002 fbc5 	bl	800d734 <SDIO_GetPowerState>
 800afaa:	4603      	mov	r3, r0
 800afac:	2b00      	cmp	r3, #0
 800afae:	d102      	bne.n	800afb6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800afb0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800afb4:	e0b7      	b.n	800b126 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800afba:	2b03      	cmp	r3, #3
 800afbc:	d02f      	beq.n	800b01e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	4618      	mov	r0, r3
 800afc4:	f002 fdee 	bl	800dba4 <SDMMC_CmdSendCID>
 800afc8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800afca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d001      	beq.n	800afd4 <SD_InitCard+0x40>
    {
      return errorstate;
 800afd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afd2:	e0a8      	b.n	800b126 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	2100      	movs	r1, #0
 800afda:	4618      	mov	r0, r3
 800afdc:	f002 fbef 	bl	800d7be <SDIO_GetResponse>
 800afe0:	4602      	mov	r2, r0
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	2104      	movs	r1, #4
 800afec:	4618      	mov	r0, r3
 800afee:	f002 fbe6 	bl	800d7be <SDIO_GetResponse>
 800aff2:	4602      	mov	r2, r0
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	2108      	movs	r1, #8
 800affe:	4618      	mov	r0, r3
 800b000:	f002 fbdd 	bl	800d7be <SDIO_GetResponse>
 800b004:	4602      	mov	r2, r0
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	210c      	movs	r1, #12
 800b010:	4618      	mov	r0, r3
 800b012:	f002 fbd4 	bl	800d7be <SDIO_GetResponse>
 800b016:	4602      	mov	r2, r0
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b022:	2b03      	cmp	r3, #3
 800b024:	d00d      	beq.n	800b042 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f107 020e 	add.w	r2, r7, #14
 800b02e:	4611      	mov	r1, r2
 800b030:	4618      	mov	r0, r3
 800b032:	f002 fdf4 	bl	800dc1e <SDMMC_CmdSetRelAdd>
 800b036:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d001      	beq.n	800b042 <SD_InitCard+0xae>
    {
      return errorstate;
 800b03e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b040:	e071      	b.n	800b126 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b046:	2b03      	cmp	r3, #3
 800b048:	d036      	beq.n	800b0b8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800b04a:	89fb      	ldrh	r3, [r7, #14]
 800b04c:	461a      	mov	r2, r3
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681a      	ldr	r2, [r3, #0]
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b05a:	041b      	lsls	r3, r3, #16
 800b05c:	4619      	mov	r1, r3
 800b05e:	4610      	mov	r0, r2
 800b060:	f002 fdbe 	bl	800dbe0 <SDMMC_CmdSendCSD>
 800b064:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b066:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d001      	beq.n	800b070 <SD_InitCard+0xdc>
    {
      return errorstate;
 800b06c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b06e:	e05a      	b.n	800b126 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	2100      	movs	r1, #0
 800b076:	4618      	mov	r0, r3
 800b078:	f002 fba1 	bl	800d7be <SDIO_GetResponse>
 800b07c:	4602      	mov	r2, r0
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	2104      	movs	r1, #4
 800b088:	4618      	mov	r0, r3
 800b08a:	f002 fb98 	bl	800d7be <SDIO_GetResponse>
 800b08e:	4602      	mov	r2, r0
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	2108      	movs	r1, #8
 800b09a:	4618      	mov	r0, r3
 800b09c:	f002 fb8f 	bl	800d7be <SDIO_GetResponse>
 800b0a0:	4602      	mov	r2, r0
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	210c      	movs	r1, #12
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	f002 fb86 	bl	800d7be <SDIO_GetResponse>
 800b0b2:	4602      	mov	r2, r0
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	2104      	movs	r1, #4
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f002 fb7d 	bl	800d7be <SDIO_GetResponse>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	0d1a      	lsrs	r2, r3, #20
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800b0cc:	f107 0310 	add.w	r3, r7, #16
 800b0d0:	4619      	mov	r1, r3
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f7ff fbe4 	bl	800a8a0 <HAL_SD_GetCardCSD>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d002      	beq.n	800b0e4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b0de:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b0e2:	e020      	b.n	800b126 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6819      	ldr	r1, [r3, #0]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0ec:	041b      	lsls	r3, r3, #16
 800b0ee:	f04f 0400 	mov.w	r4, #0
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	4623      	mov	r3, r4
 800b0f6:	4608      	mov	r0, r1
 800b0f8:	f002 fc6c 	bl	800d9d4 <SDMMC_CmdSelDesel>
 800b0fc:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800b0fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b100:	2b00      	cmp	r3, #0
 800b102:	d001      	beq.n	800b108 <SD_InitCard+0x174>
  {
    return errorstate;
 800b104:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b106:	e00e      	b.n	800b126 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681d      	ldr	r5, [r3, #0]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	466c      	mov	r4, sp
 800b110:	f103 0210 	add.w	r2, r3, #16
 800b114:	ca07      	ldmia	r2, {r0, r1, r2}
 800b116:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b11a:	3304      	adds	r3, #4
 800b11c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b11e:	4628      	mov	r0, r5
 800b120:	f002 fab0 	bl	800d684 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800b124:	2300      	movs	r3, #0
}
 800b126:	4618      	mov	r0, r3
 800b128:	3740      	adds	r7, #64	; 0x40
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b130 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b086      	sub	sp, #24
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b138:	2300      	movs	r3, #0
 800b13a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800b13c:	2300      	movs	r3, #0
 800b13e:	617b      	str	r3, [r7, #20]
 800b140:	2300      	movs	r3, #0
 800b142:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	4618      	mov	r0, r3
 800b14a:	f002 fc66 	bl	800da1a <SDMMC_CmdGoIdleState>
 800b14e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d001      	beq.n	800b15a <SD_PowerON+0x2a>
  {
    return errorstate;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	e072      	b.n	800b240 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	4618      	mov	r0, r3
 800b160:	f002 fc79 	bl	800da56 <SDMMC_CmdOperCond>
 800b164:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d00d      	beq.n	800b188 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	4618      	mov	r0, r3
 800b178:	f002 fc4f 	bl	800da1a <SDMMC_CmdGoIdleState>
 800b17c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d004      	beq.n	800b18e <SD_PowerON+0x5e>
    {
      return errorstate;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	e05b      	b.n	800b240 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2201      	movs	r2, #1
 800b18c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b192:	2b01      	cmp	r3, #1
 800b194:	d137      	bne.n	800b206 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	2100      	movs	r1, #0
 800b19c:	4618      	mov	r0, r3
 800b19e:	f002 fc79 	bl	800da94 <SDMMC_CmdAppCommand>
 800b1a2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d02d      	beq.n	800b206 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b1aa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b1ae:	e047      	b.n	800b240 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	2100      	movs	r1, #0
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f002 fc6c 	bl	800da94 <SDMMC_CmdAppCommand>
 800b1bc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d001      	beq.n	800b1c8 <SD_PowerON+0x98>
    {
      return errorstate;
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	e03b      	b.n	800b240 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	491e      	ldr	r1, [pc, #120]	; (800b248 <SD_PowerON+0x118>)
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	f002 fc82 	bl	800dad8 <SDMMC_CmdAppOperCommand>
 800b1d4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d002      	beq.n	800b1e2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b1dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b1e0:	e02e      	b.n	800b240 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	2100      	movs	r1, #0
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f002 fae8 	bl	800d7be <SDIO_GetResponse>
 800b1ee:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b1f0:	697b      	ldr	r3, [r7, #20]
 800b1f2:	0fdb      	lsrs	r3, r3, #31
 800b1f4:	2b01      	cmp	r3, #1
 800b1f6:	d101      	bne.n	800b1fc <SD_PowerON+0xcc>
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e000      	b.n	800b1fe <SD_PowerON+0xce>
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	613b      	str	r3, [r7, #16]

    count++;
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	3301      	adds	r3, #1
 800b204:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d802      	bhi.n	800b216 <SD_PowerON+0xe6>
 800b210:	693b      	ldr	r3, [r7, #16]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d0cc      	beq.n	800b1b0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b21c:	4293      	cmp	r3, r2
 800b21e:	d902      	bls.n	800b226 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b220:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b224:	e00c      	b.n	800b240 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d003      	beq.n	800b238 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2201      	movs	r2, #1
 800b234:	645a      	str	r2, [r3, #68]	; 0x44
 800b236:	e002      	b.n	800b23e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2200      	movs	r2, #0
 800b23c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800b23e:	2300      	movs	r3, #0
}
 800b240:	4618      	mov	r0, r3
 800b242:	3718      	adds	r7, #24
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	c1100000 	.word	0xc1100000

0800b24c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b084      	sub	sp, #16
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
 800b254:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d102      	bne.n	800b262 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b25c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b260:	e018      	b.n	800b294 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b26a:	041b      	lsls	r3, r3, #16
 800b26c:	4619      	mov	r1, r3
 800b26e:	4610      	mov	r0, r2
 800b270:	f002 fcf6 	bl	800dc60 <SDMMC_CmdSendStatus>
 800b274:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d001      	beq.n	800b280 <SD_SendStatus+0x34>
  {
    return errorstate;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	e009      	b.n	800b294 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	2100      	movs	r1, #0
 800b286:	4618      	mov	r0, r3
 800b288:	f002 fa99 	bl	800d7be <SDIO_GetResponse>
 800b28c:	4602      	mov	r2, r0
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b292:	2300      	movs	r3, #0
}
 800b294:	4618      	mov	r0, r3
 800b296:	3710      	adds	r7, #16
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}

0800b29c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b086      	sub	sp, #24
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	60fb      	str	r3, [r7, #12]
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	2100      	movs	r1, #0
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	f002 fa83 	bl	800d7be <SDIO_GetResponse>
 800b2b8:	4603      	mov	r3, r0
 800b2ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b2be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b2c2:	d102      	bne.n	800b2ca <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b2c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b2c8:	e02f      	b.n	800b32a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b2ca:	f107 030c 	add.w	r3, r7, #12
 800b2ce:	4619      	mov	r1, r3
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f000 f879 	bl	800b3c8 <SD_FindSCR>
 800b2d6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d001      	beq.n	800b2e2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	e023      	b.n	800b32a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d01c      	beq.n	800b326 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2f4:	041b      	lsls	r3, r3, #16
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	4610      	mov	r0, r2
 800b2fa:	f002 fbcb 	bl	800da94 <SDMMC_CmdAppCommand>
 800b2fe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d001      	beq.n	800b30a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	e00f      	b.n	800b32a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	2102      	movs	r1, #2
 800b310:	4618      	mov	r0, r3
 800b312:	f002 fc04 	bl	800db1e <SDMMC_CmdBusWidth>
 800b316:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d001      	beq.n	800b322 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	e003      	b.n	800b32a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b322:	2300      	movs	r3, #0
 800b324:	e001      	b.n	800b32a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b326:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3718      	adds	r7, #24
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}

0800b332 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b332:	b580      	push	{r7, lr}
 800b334:	b086      	sub	sp, #24
 800b336:	af00      	add	r7, sp, #0
 800b338:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b33a:	2300      	movs	r3, #0
 800b33c:	60fb      	str	r3, [r7, #12]
 800b33e:	2300      	movs	r3, #0
 800b340:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	2100      	movs	r1, #0
 800b348:	4618      	mov	r0, r3
 800b34a:	f002 fa38 	bl	800d7be <SDIO_GetResponse>
 800b34e:	4603      	mov	r3, r0
 800b350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b354:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b358:	d102      	bne.n	800b360 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b35a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b35e:	e02f      	b.n	800b3c0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b360:	f107 030c 	add.w	r3, r7, #12
 800b364:	4619      	mov	r1, r3
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f000 f82e 	bl	800b3c8 <SD_FindSCR>
 800b36c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b36e:	697b      	ldr	r3, [r7, #20]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d001      	beq.n	800b378 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	e023      	b.n	800b3c0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b378:	693b      	ldr	r3, [r7, #16]
 800b37a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d01c      	beq.n	800b3bc <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681a      	ldr	r2, [r3, #0]
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b38a:	041b      	lsls	r3, r3, #16
 800b38c:	4619      	mov	r1, r3
 800b38e:	4610      	mov	r0, r2
 800b390:	f002 fb80 	bl	800da94 <SDMMC_CmdAppCommand>
 800b394:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b396:	697b      	ldr	r3, [r7, #20]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d001      	beq.n	800b3a0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	e00f      	b.n	800b3c0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	2100      	movs	r1, #0
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f002 fbb9 	bl	800db1e <SDMMC_CmdBusWidth>
 800b3ac:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d001      	beq.n	800b3b8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	e003      	b.n	800b3c0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	e001      	b.n	800b3c0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b3bc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	3718      	adds	r7, #24
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bd80      	pop	{r7, pc}

0800b3c8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b3c8:	b590      	push	{r4, r7, lr}
 800b3ca:	b08f      	sub	sp, #60	; 0x3c
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b3d2:	f7fb fd63 	bl	8006e9c <HAL_GetTick>
 800b3d6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800b3dc:	2300      	movs	r3, #0
 800b3de:	60bb      	str	r3, [r7, #8]
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	2108      	movs	r1, #8
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f002 fa24 	bl	800d83c <SDMMC_CmdBlockLength>
 800b3f4:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b3f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d001      	beq.n	800b400 <SD_FindSCR+0x38>
  {
    return errorstate;
 800b3fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fe:	e0a9      	b.n	800b554 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681a      	ldr	r2, [r3, #0]
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b408:	041b      	lsls	r3, r3, #16
 800b40a:	4619      	mov	r1, r3
 800b40c:	4610      	mov	r0, r2
 800b40e:	f002 fb41 	bl	800da94 <SDMMC_CmdAppCommand>
 800b412:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b416:	2b00      	cmp	r3, #0
 800b418:	d001      	beq.n	800b41e <SD_FindSCR+0x56>
  {
    return errorstate;
 800b41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b41c:	e09a      	b.n	800b554 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b41e:	f04f 33ff 	mov.w	r3, #4294967295
 800b422:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b424:	2308      	movs	r3, #8
 800b426:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800b428:	2330      	movs	r3, #48	; 0x30
 800b42a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800b42c:	2302      	movs	r3, #2
 800b42e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b430:	2300      	movs	r3, #0
 800b432:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800b434:	2301      	movs	r3, #1
 800b436:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f107 0210 	add.w	r2, r7, #16
 800b440:	4611      	mov	r1, r2
 800b442:	4618      	mov	r0, r3
 800b444:	f002 f9ce 	bl	800d7e4 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	4618      	mov	r0, r3
 800b44e:	f002 fb88 	bl	800db62 <SDMMC_CmdSendSCR>
 800b452:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b456:	2b00      	cmp	r3, #0
 800b458:	d022      	beq.n	800b4a0 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800b45a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b45c:	e07a      	b.n	800b554 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b464:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d00e      	beq.n	800b48a <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6819      	ldr	r1, [r3, #0]
 800b470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b472:	009b      	lsls	r3, r3, #2
 800b474:	f107 0208 	add.w	r2, r7, #8
 800b478:	18d4      	adds	r4, r2, r3
 800b47a:	4608      	mov	r0, r1
 800b47c:	f002 f92d 	bl	800d6da <SDIO_ReadFIFO>
 800b480:	4603      	mov	r3, r0
 800b482:	6023      	str	r3, [r4, #0]
      index++;
 800b484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b486:	3301      	adds	r3, #1
 800b488:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b48a:	f7fb fd07 	bl	8006e9c <HAL_GetTick>
 800b48e:	4602      	mov	r2, r0
 800b490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b492:	1ad3      	subs	r3, r2, r3
 800b494:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b498:	d102      	bne.n	800b4a0 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b49a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b49e:	e059      	b.n	800b554 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b4a6:	f240 432a 	movw	r3, #1066	; 0x42a
 800b4aa:	4013      	ands	r3, r2
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d0d6      	beq.n	800b45e <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4b6:	f003 0308 	and.w	r3, r3, #8
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d005      	beq.n	800b4ca <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	2208      	movs	r2, #8
 800b4c4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b4c6:	2308      	movs	r3, #8
 800b4c8:	e044      	b.n	800b554 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4d0:	f003 0302 	and.w	r3, r3, #2
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d005      	beq.n	800b4e4 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	2202      	movs	r2, #2
 800b4de:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b4e0:	2302      	movs	r3, #2
 800b4e2:	e037      	b.n	800b554 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4ea:	f003 0320 	and.w	r3, r3, #32
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d005      	beq.n	800b4fe <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	2220      	movs	r2, #32
 800b4f8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b4fa:	2320      	movs	r3, #32
 800b4fc:	e02a      	b.n	800b554 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	f240 523a 	movw	r2, #1338	; 0x53a
 800b506:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	061a      	lsls	r2, r3, #24
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	021b      	lsls	r3, r3, #8
 800b510:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b514:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	0a1b      	lsrs	r3, r3, #8
 800b51a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b51e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	0e1b      	lsrs	r3, r3, #24
 800b524:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b528:	601a      	str	r2, [r3, #0]
    scr++;
 800b52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b52c:	3304      	adds	r3, #4
 800b52e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b530:	68bb      	ldr	r3, [r7, #8]
 800b532:	061a      	lsls	r2, r3, #24
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	021b      	lsls	r3, r3, #8
 800b538:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b53c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	0a1b      	lsrs	r3, r3, #8
 800b542:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b546:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	0e1b      	lsrs	r3, r3, #24
 800b54c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b54e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b550:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b552:	2300      	movs	r3, #0
}
 800b554:	4618      	mov	r0, r3
 800b556:	373c      	adds	r7, #60	; 0x3c
 800b558:	46bd      	mov	sp, r7
 800b55a:	bd90      	pop	{r4, r7, pc}

0800b55c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b086      	sub	sp, #24
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b568:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b56e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800b570:	693b      	ldr	r3, [r7, #16]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d03f      	beq.n	800b5f6 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800b576:	2300      	movs	r3, #0
 800b578:	617b      	str	r3, [r7, #20]
 800b57a:	e033      	b.n	800b5e4 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4618      	mov	r0, r3
 800b582:	f002 f8aa 	bl	800d6da <SDIO_ReadFIFO>
 800b586:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	b2da      	uxtb	r2, r3
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	3301      	adds	r3, #1
 800b594:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b596:	693b      	ldr	r3, [r7, #16]
 800b598:	3b01      	subs	r3, #1
 800b59a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	0a1b      	lsrs	r3, r3, #8
 800b5a0:	b2da      	uxtb	r2, r3
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	3301      	adds	r3, #1
 800b5aa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b5ac:	693b      	ldr	r3, [r7, #16]
 800b5ae:	3b01      	subs	r3, #1
 800b5b0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800b5b2:	68bb      	ldr	r3, [r7, #8]
 800b5b4:	0c1b      	lsrs	r3, r3, #16
 800b5b6:	b2da      	uxtb	r2, r3
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	3301      	adds	r3, #1
 800b5c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	3b01      	subs	r3, #1
 800b5c6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	0e1b      	lsrs	r3, r3, #24
 800b5cc:	b2da      	uxtb	r2, r3
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	3301      	adds	r3, #1
 800b5d6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	3b01      	subs	r3, #1
 800b5dc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	3301      	adds	r3, #1
 800b5e2:	617b      	str	r3, [r7, #20]
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	2b07      	cmp	r3, #7
 800b5e8:	d9c8      	bls.n	800b57c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	68fa      	ldr	r2, [r7, #12]
 800b5ee:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	693a      	ldr	r2, [r7, #16]
 800b5f4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800b5f6:	bf00      	nop
 800b5f8:	3718      	adds	r7, #24
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}

0800b5fe <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800b5fe:	b580      	push	{r7, lr}
 800b600:	b086      	sub	sp, #24
 800b602:	af00      	add	r7, sp, #0
 800b604:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6a1b      	ldr	r3, [r3, #32]
 800b60a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b610:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d043      	beq.n	800b6a0 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800b618:	2300      	movs	r3, #0
 800b61a:	617b      	str	r3, [r7, #20]
 800b61c:	e037      	b.n	800b68e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	3301      	adds	r3, #1
 800b628:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b62a:	693b      	ldr	r3, [r7, #16]
 800b62c:	3b01      	subs	r3, #1
 800b62e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	781b      	ldrb	r3, [r3, #0]
 800b634:	021a      	lsls	r2, r3, #8
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	4313      	orrs	r3, r2
 800b63a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	3301      	adds	r3, #1
 800b640:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	3b01      	subs	r3, #1
 800b646:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	781b      	ldrb	r3, [r3, #0]
 800b64c:	041a      	lsls	r2, r3, #16
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	4313      	orrs	r3, r2
 800b652:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	3301      	adds	r3, #1
 800b658:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b65a:	693b      	ldr	r3, [r7, #16]
 800b65c:	3b01      	subs	r3, #1
 800b65e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	061a      	lsls	r2, r3, #24
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	4313      	orrs	r3, r2
 800b66a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	3301      	adds	r3, #1
 800b670:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	3b01      	subs	r3, #1
 800b676:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f107 0208 	add.w	r2, r7, #8
 800b680:	4611      	mov	r1, r2
 800b682:	4618      	mov	r0, r3
 800b684:	f002 f836 	bl	800d6f4 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	3301      	adds	r3, #1
 800b68c:	617b      	str	r3, [r7, #20]
 800b68e:	697b      	ldr	r3, [r7, #20]
 800b690:	2b07      	cmp	r3, #7
 800b692:	d9c4      	bls.n	800b61e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	68fa      	ldr	r2, [r7, #12]
 800b698:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	693a      	ldr	r2, [r7, #16]
 800b69e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800b6a0:	bf00      	nop
 800b6a2:	3718      	adds	r7, #24
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b082      	sub	sp, #8
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d101      	bne.n	800b6ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	e056      	b.n	800b768 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2200      	movs	r2, #0
 800b6be:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d106      	bne.n	800b6da <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b6d4:	6878      	ldr	r0, [r7, #4]
 800b6d6:	f7fa f805 	bl	80056e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2202      	movs	r2, #2
 800b6de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	681a      	ldr	r2, [r3, #0]
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b6f0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	685a      	ldr	r2, [r3, #4]
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	689b      	ldr	r3, [r3, #8]
 800b6fa:	431a      	orrs	r2, r3
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	68db      	ldr	r3, [r3, #12]
 800b700:	431a      	orrs	r2, r3
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	691b      	ldr	r3, [r3, #16]
 800b706:	431a      	orrs	r2, r3
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	695b      	ldr	r3, [r3, #20]
 800b70c:	431a      	orrs	r2, r3
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	699b      	ldr	r3, [r3, #24]
 800b712:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b716:	431a      	orrs	r2, r3
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	69db      	ldr	r3, [r3, #28]
 800b71c:	431a      	orrs	r2, r3
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6a1b      	ldr	r3, [r3, #32]
 800b722:	ea42 0103 	orr.w	r1, r2, r3
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	430a      	orrs	r2, r1
 800b730:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	699b      	ldr	r3, [r3, #24]
 800b736:	0c1b      	lsrs	r3, r3, #16
 800b738:	f003 0104 	and.w	r1, r3, #4
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	430a      	orrs	r2, r1
 800b746:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	69da      	ldr	r2, [r3, #28]
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b756:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2200      	movs	r2, #0
 800b75c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2201      	movs	r2, #1
 800b762:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b766:	2300      	movs	r3, #0
}
 800b768:	4618      	mov	r0, r3
 800b76a:	3708      	adds	r7, #8
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}

0800b770 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b088      	sub	sp, #32
 800b774:	af00      	add	r7, sp, #0
 800b776:	60f8      	str	r0, [r7, #12]
 800b778:	60b9      	str	r1, [r7, #8]
 800b77a:	603b      	str	r3, [r7, #0]
 800b77c:	4613      	mov	r3, r2
 800b77e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b780:	2300      	movs	r3, #0
 800b782:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b78a:	2b01      	cmp	r3, #1
 800b78c:	d101      	bne.n	800b792 <HAL_SPI_Transmit+0x22>
 800b78e:	2302      	movs	r3, #2
 800b790:	e11e      	b.n	800b9d0 <HAL_SPI_Transmit+0x260>
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2201      	movs	r2, #1
 800b796:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b79a:	f7fb fb7f 	bl	8006e9c <HAL_GetTick>
 800b79e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b7a0:	88fb      	ldrh	r3, [r7, #6]
 800b7a2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b7aa:	b2db      	uxtb	r3, r3
 800b7ac:	2b01      	cmp	r3, #1
 800b7ae:	d002      	beq.n	800b7b6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b7b0:	2302      	movs	r3, #2
 800b7b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b7b4:	e103      	b.n	800b9be <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d002      	beq.n	800b7c2 <HAL_SPI_Transmit+0x52>
 800b7bc:	88fb      	ldrh	r3, [r7, #6]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d102      	bne.n	800b7c8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b7c6:	e0fa      	b.n	800b9be <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2203      	movs	r2, #3
 800b7cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	68ba      	ldr	r2, [r7, #8]
 800b7da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	88fa      	ldrh	r2, [r7, #6]
 800b7e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	88fa      	ldrh	r2, [r7, #6]
 800b7e6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	2200      	movs	r2, #0
 800b804:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	689b      	ldr	r3, [r3, #8]
 800b80a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b80e:	d107      	bne.n	800b820 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	681a      	ldr	r2, [r3, #0]
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b81e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b82a:	2b40      	cmp	r3, #64	; 0x40
 800b82c:	d007      	beq.n	800b83e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	681a      	ldr	r2, [r3, #0]
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b83c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	68db      	ldr	r3, [r3, #12]
 800b842:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b846:	d14b      	bne.n	800b8e0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	685b      	ldr	r3, [r3, #4]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d002      	beq.n	800b856 <HAL_SPI_Transmit+0xe6>
 800b850:	8afb      	ldrh	r3, [r7, #22]
 800b852:	2b01      	cmp	r3, #1
 800b854:	d13e      	bne.n	800b8d4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b85a:	881a      	ldrh	r2, [r3, #0]
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b866:	1c9a      	adds	r2, r3, #2
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b870:	b29b      	uxth	r3, r3
 800b872:	3b01      	subs	r3, #1
 800b874:	b29a      	uxth	r2, r3
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b87a:	e02b      	b.n	800b8d4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	689b      	ldr	r3, [r3, #8]
 800b882:	f003 0302 	and.w	r3, r3, #2
 800b886:	2b02      	cmp	r3, #2
 800b888:	d112      	bne.n	800b8b0 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b88e:	881a      	ldrh	r2, [r3, #0]
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b89a:	1c9a      	adds	r2, r3, #2
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b8a4:	b29b      	uxth	r3, r3
 800b8a6:	3b01      	subs	r3, #1
 800b8a8:	b29a      	uxth	r2, r3
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	86da      	strh	r2, [r3, #54]	; 0x36
 800b8ae:	e011      	b.n	800b8d4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b8b0:	f7fb faf4 	bl	8006e9c <HAL_GetTick>
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	69bb      	ldr	r3, [r7, #24]
 800b8b8:	1ad3      	subs	r3, r2, r3
 800b8ba:	683a      	ldr	r2, [r7, #0]
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	d803      	bhi.n	800b8c8 <HAL_SPI_Transmit+0x158>
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8c6:	d102      	bne.n	800b8ce <HAL_SPI_Transmit+0x15e>
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d102      	bne.n	800b8d4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800b8ce:	2303      	movs	r3, #3
 800b8d0:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b8d2:	e074      	b.n	800b9be <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b8d8:	b29b      	uxth	r3, r3
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d1ce      	bne.n	800b87c <HAL_SPI_Transmit+0x10c>
 800b8de:	e04c      	b.n	800b97a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d002      	beq.n	800b8ee <HAL_SPI_Transmit+0x17e>
 800b8e8:	8afb      	ldrh	r3, [r7, #22]
 800b8ea:	2b01      	cmp	r3, #1
 800b8ec:	d140      	bne.n	800b970 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	330c      	adds	r3, #12
 800b8f8:	7812      	ldrb	r2, [r2, #0]
 800b8fa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b900:	1c5a      	adds	r2, r3, #1
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b90a:	b29b      	uxth	r3, r3
 800b90c:	3b01      	subs	r3, #1
 800b90e:	b29a      	uxth	r2, r3
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b914:	e02c      	b.n	800b970 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	689b      	ldr	r3, [r3, #8]
 800b91c:	f003 0302 	and.w	r3, r3, #2
 800b920:	2b02      	cmp	r3, #2
 800b922:	d113      	bne.n	800b94c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	330c      	adds	r3, #12
 800b92e:	7812      	ldrb	r2, [r2, #0]
 800b930:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b936:	1c5a      	adds	r2, r3, #1
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b940:	b29b      	uxth	r3, r3
 800b942:	3b01      	subs	r3, #1
 800b944:	b29a      	uxth	r2, r3
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	86da      	strh	r2, [r3, #54]	; 0x36
 800b94a:	e011      	b.n	800b970 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b94c:	f7fb faa6 	bl	8006e9c <HAL_GetTick>
 800b950:	4602      	mov	r2, r0
 800b952:	69bb      	ldr	r3, [r7, #24]
 800b954:	1ad3      	subs	r3, r2, r3
 800b956:	683a      	ldr	r2, [r7, #0]
 800b958:	429a      	cmp	r2, r3
 800b95a:	d803      	bhi.n	800b964 <HAL_SPI_Transmit+0x1f4>
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b962:	d102      	bne.n	800b96a <HAL_SPI_Transmit+0x1fa>
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d102      	bne.n	800b970 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800b96a:	2303      	movs	r3, #3
 800b96c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b96e:	e026      	b.n	800b9be <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b974:	b29b      	uxth	r3, r3
 800b976:	2b00      	cmp	r3, #0
 800b978:	d1cd      	bne.n	800b916 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b97a:	69ba      	ldr	r2, [r7, #24]
 800b97c:	6839      	ldr	r1, [r7, #0]
 800b97e:	68f8      	ldr	r0, [r7, #12]
 800b980:	f000 fba4 	bl	800c0cc <SPI_EndRxTxTransaction>
 800b984:	4603      	mov	r3, r0
 800b986:	2b00      	cmp	r3, #0
 800b988:	d002      	beq.n	800b990 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	2220      	movs	r2, #32
 800b98e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	689b      	ldr	r3, [r3, #8]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d10a      	bne.n	800b9ae <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b998:	2300      	movs	r3, #0
 800b99a:	613b      	str	r3, [r7, #16]
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	68db      	ldr	r3, [r3, #12]
 800b9a2:	613b      	str	r3, [r7, #16]
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	689b      	ldr	r3, [r3, #8]
 800b9aa:	613b      	str	r3, [r7, #16]
 800b9ac:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d002      	beq.n	800b9bc <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	77fb      	strb	r3, [r7, #31]
 800b9ba:	e000      	b.n	800b9be <HAL_SPI_Transmit+0x24e>
  }

error:
 800b9bc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	2201      	movs	r2, #1
 800b9c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b9ce:	7ffb      	ldrb	r3, [r7, #31]
}
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	3720      	adds	r7, #32
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}

0800b9d8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b088      	sub	sp, #32
 800b9dc:	af02      	add	r7, sp, #8
 800b9de:	60f8      	str	r0, [r7, #12]
 800b9e0:	60b9      	str	r1, [r7, #8]
 800b9e2:	603b      	str	r3, [r7, #0]
 800b9e4:	4613      	mov	r3, r2
 800b9e6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b9f4:	d112      	bne.n	800ba1c <HAL_SPI_Receive+0x44>
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	689b      	ldr	r3, [r3, #8]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d10e      	bne.n	800ba1c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	2204      	movs	r2, #4
 800ba02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ba06:	88fa      	ldrh	r2, [r7, #6]
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	9300      	str	r3, [sp, #0]
 800ba0c:	4613      	mov	r3, r2
 800ba0e:	68ba      	ldr	r2, [r7, #8]
 800ba10:	68b9      	ldr	r1, [r7, #8]
 800ba12:	68f8      	ldr	r0, [r7, #12]
 800ba14:	f000 f8e9 	bl	800bbea <HAL_SPI_TransmitReceive>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	e0e2      	b.n	800bbe2 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ba22:	2b01      	cmp	r3, #1
 800ba24:	d101      	bne.n	800ba2a <HAL_SPI_Receive+0x52>
 800ba26:	2302      	movs	r3, #2
 800ba28:	e0db      	b.n	800bbe2 <HAL_SPI_Receive+0x20a>
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	2201      	movs	r2, #1
 800ba2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ba32:	f7fb fa33 	bl	8006e9c <HAL_GetTick>
 800ba36:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba3e:	b2db      	uxtb	r3, r3
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	d002      	beq.n	800ba4a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800ba44:	2302      	movs	r3, #2
 800ba46:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ba48:	e0c2      	b.n	800bbd0 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d002      	beq.n	800ba56 <HAL_SPI_Receive+0x7e>
 800ba50:	88fb      	ldrh	r3, [r7, #6]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d102      	bne.n	800ba5c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800ba56:	2301      	movs	r3, #1
 800ba58:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ba5a:	e0b9      	b.n	800bbd0 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	2204      	movs	r2, #4
 800ba60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2200      	movs	r2, #0
 800ba68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	68ba      	ldr	r2, [r7, #8]
 800ba6e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	88fa      	ldrh	r2, [r7, #6]
 800ba74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	88fa      	ldrh	r2, [r7, #6]
 800ba7a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2200      	movs	r2, #0
 800ba80:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	2200      	movs	r2, #0
 800ba86:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	2200      	movs	r2, #0
 800ba92:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	2200      	movs	r2, #0
 800ba98:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	689b      	ldr	r3, [r3, #8]
 800ba9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800baa2:	d107      	bne.n	800bab4 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	681a      	ldr	r2, [r3, #0]
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bab2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800babe:	2b40      	cmp	r3, #64	; 0x40
 800bac0:	d007      	beq.n	800bad2 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	681a      	ldr	r2, [r3, #0]
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bad0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	68db      	ldr	r3, [r3, #12]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d162      	bne.n	800bba0 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800bada:	e02e      	b.n	800bb3a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	689b      	ldr	r3, [r3, #8]
 800bae2:	f003 0301 	and.w	r3, r3, #1
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	d115      	bne.n	800bb16 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f103 020c 	add.w	r2, r3, #12
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baf6:	7812      	ldrb	r2, [r2, #0]
 800baf8:	b2d2      	uxtb	r2, r2
 800bafa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb00:	1c5a      	adds	r2, r3, #1
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb0a:	b29b      	uxth	r3, r3
 800bb0c:	3b01      	subs	r3, #1
 800bb0e:	b29a      	uxth	r2, r3
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb14:	e011      	b.n	800bb3a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb16:	f7fb f9c1 	bl	8006e9c <HAL_GetTick>
 800bb1a:	4602      	mov	r2, r0
 800bb1c:	693b      	ldr	r3, [r7, #16]
 800bb1e:	1ad3      	subs	r3, r2, r3
 800bb20:	683a      	ldr	r2, [r7, #0]
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d803      	bhi.n	800bb2e <HAL_SPI_Receive+0x156>
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb2c:	d102      	bne.n	800bb34 <HAL_SPI_Receive+0x15c>
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d102      	bne.n	800bb3a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800bb34:	2303      	movs	r3, #3
 800bb36:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bb38:	e04a      	b.n	800bbd0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb3e:	b29b      	uxth	r3, r3
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d1cb      	bne.n	800badc <HAL_SPI_Receive+0x104>
 800bb44:	e031      	b.n	800bbaa <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	689b      	ldr	r3, [r3, #8]
 800bb4c:	f003 0301 	and.w	r3, r3, #1
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	d113      	bne.n	800bb7c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	68da      	ldr	r2, [r3, #12]
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb5e:	b292      	uxth	r2, r2
 800bb60:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb66:	1c9a      	adds	r2, r3, #2
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb70:	b29b      	uxth	r3, r3
 800bb72:	3b01      	subs	r3, #1
 800bb74:	b29a      	uxth	r2, r3
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb7a:	e011      	b.n	800bba0 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb7c:	f7fb f98e 	bl	8006e9c <HAL_GetTick>
 800bb80:	4602      	mov	r2, r0
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	1ad3      	subs	r3, r2, r3
 800bb86:	683a      	ldr	r2, [r7, #0]
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d803      	bhi.n	800bb94 <HAL_SPI_Receive+0x1bc>
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb92:	d102      	bne.n	800bb9a <HAL_SPI_Receive+0x1c2>
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d102      	bne.n	800bba0 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800bb9a:	2303      	movs	r3, #3
 800bb9c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bb9e:	e017      	b.n	800bbd0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bba4:	b29b      	uxth	r3, r3
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d1cd      	bne.n	800bb46 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bbaa:	693a      	ldr	r2, [r7, #16]
 800bbac:	6839      	ldr	r1, [r7, #0]
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f000 fa27 	bl	800c002 <SPI_EndRxTransaction>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d002      	beq.n	800bbc0 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	2220      	movs	r2, #32
 800bbbe:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d002      	beq.n	800bbce <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	75fb      	strb	r3, [r7, #23]
 800bbcc:	e000      	b.n	800bbd0 <HAL_SPI_Receive+0x1f8>
  }

error :
 800bbce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	2200      	movs	r2, #0
 800bbdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bbe0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	3718      	adds	r7, #24
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	bd80      	pop	{r7, pc}

0800bbea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bbea:	b580      	push	{r7, lr}
 800bbec:	b08c      	sub	sp, #48	; 0x30
 800bbee:	af00      	add	r7, sp, #0
 800bbf0:	60f8      	str	r0, [r7, #12]
 800bbf2:	60b9      	str	r1, [r7, #8]
 800bbf4:	607a      	str	r2, [r7, #4]
 800bbf6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bbf8:	2301      	movs	r3, #1
 800bbfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bc08:	2b01      	cmp	r3, #1
 800bc0a:	d101      	bne.n	800bc10 <HAL_SPI_TransmitReceive+0x26>
 800bc0c:	2302      	movs	r3, #2
 800bc0e:	e18a      	b.n	800bf26 <HAL_SPI_TransmitReceive+0x33c>
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	2201      	movs	r2, #1
 800bc14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bc18:	f7fb f940 	bl	8006e9c <HAL_GetTick>
 800bc1c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bc24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	685b      	ldr	r3, [r3, #4]
 800bc2c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800bc2e:	887b      	ldrh	r3, [r7, #2]
 800bc30:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bc32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bc36:	2b01      	cmp	r3, #1
 800bc38:	d00f      	beq.n	800bc5a <HAL_SPI_TransmitReceive+0x70>
 800bc3a:	69fb      	ldr	r3, [r7, #28]
 800bc3c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bc40:	d107      	bne.n	800bc52 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	689b      	ldr	r3, [r3, #8]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d103      	bne.n	800bc52 <HAL_SPI_TransmitReceive+0x68>
 800bc4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bc4e:	2b04      	cmp	r3, #4
 800bc50:	d003      	beq.n	800bc5a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800bc52:	2302      	movs	r3, #2
 800bc54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bc58:	e15b      	b.n	800bf12 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d005      	beq.n	800bc6c <HAL_SPI_TransmitReceive+0x82>
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d002      	beq.n	800bc6c <HAL_SPI_TransmitReceive+0x82>
 800bc66:	887b      	ldrh	r3, [r7, #2]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d103      	bne.n	800bc74 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bc72:	e14e      	b.n	800bf12 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bc7a:	b2db      	uxtb	r3, r3
 800bc7c:	2b04      	cmp	r3, #4
 800bc7e:	d003      	beq.n	800bc88 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2205      	movs	r2, #5
 800bc84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	687a      	ldr	r2, [r7, #4]
 800bc92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	887a      	ldrh	r2, [r7, #2]
 800bc98:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	887a      	ldrh	r2, [r7, #2]
 800bc9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	68ba      	ldr	r2, [r7, #8]
 800bca4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	887a      	ldrh	r2, [r7, #2]
 800bcaa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	887a      	ldrh	r2, [r7, #2]
 800bcb0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcc8:	2b40      	cmp	r3, #64	; 0x40
 800bcca:	d007      	beq.n	800bcdc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	681a      	ldr	r2, [r3, #0]
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bcda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	68db      	ldr	r3, [r3, #12]
 800bce0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bce4:	d178      	bne.n	800bdd8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	685b      	ldr	r3, [r3, #4]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d002      	beq.n	800bcf4 <HAL_SPI_TransmitReceive+0x10a>
 800bcee:	8b7b      	ldrh	r3, [r7, #26]
 800bcf0:	2b01      	cmp	r3, #1
 800bcf2:	d166      	bne.n	800bdc2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcf8:	881a      	ldrh	r2, [r3, #0]
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd04:	1c9a      	adds	r2, r3, #2
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bd0e:	b29b      	uxth	r3, r3
 800bd10:	3b01      	subs	r3, #1
 800bd12:	b29a      	uxth	r2, r3
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bd18:	e053      	b.n	800bdc2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	689b      	ldr	r3, [r3, #8]
 800bd20:	f003 0302 	and.w	r3, r3, #2
 800bd24:	2b02      	cmp	r3, #2
 800bd26:	d11b      	bne.n	800bd60 <HAL_SPI_TransmitReceive+0x176>
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bd2c:	b29b      	uxth	r3, r3
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d016      	beq.n	800bd60 <HAL_SPI_TransmitReceive+0x176>
 800bd32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd34:	2b01      	cmp	r3, #1
 800bd36:	d113      	bne.n	800bd60 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd3c:	881a      	ldrh	r2, [r3, #0]
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd48:	1c9a      	adds	r2, r3, #2
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bd52:	b29b      	uxth	r3, r3
 800bd54:	3b01      	subs	r3, #1
 800bd56:	b29a      	uxth	r2, r3
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	689b      	ldr	r3, [r3, #8]
 800bd66:	f003 0301 	and.w	r3, r3, #1
 800bd6a:	2b01      	cmp	r3, #1
 800bd6c:	d119      	bne.n	800bda2 <HAL_SPI_TransmitReceive+0x1b8>
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd72:	b29b      	uxth	r3, r3
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d014      	beq.n	800bda2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	68da      	ldr	r2, [r3, #12]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd82:	b292      	uxth	r2, r2
 800bd84:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd8a:	1c9a      	adds	r2, r3, #2
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd94:	b29b      	uxth	r3, r3
 800bd96:	3b01      	subs	r3, #1
 800bd98:	b29a      	uxth	r2, r3
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bd9e:	2301      	movs	r3, #1
 800bda0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bda2:	f7fb f87b 	bl	8006e9c <HAL_GetTick>
 800bda6:	4602      	mov	r2, r0
 800bda8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdaa:	1ad3      	subs	r3, r2, r3
 800bdac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bdae:	429a      	cmp	r2, r3
 800bdb0:	d807      	bhi.n	800bdc2 <HAL_SPI_TransmitReceive+0x1d8>
 800bdb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdb8:	d003      	beq.n	800bdc2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800bdba:	2303      	movs	r3, #3
 800bdbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bdc0:	e0a7      	b.n	800bf12 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bdc6:	b29b      	uxth	r3, r3
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d1a6      	bne.n	800bd1a <HAL_SPI_TransmitReceive+0x130>
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d1a1      	bne.n	800bd1a <HAL_SPI_TransmitReceive+0x130>
 800bdd6:	e07c      	b.n	800bed2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	685b      	ldr	r3, [r3, #4]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d002      	beq.n	800bde6 <HAL_SPI_TransmitReceive+0x1fc>
 800bde0:	8b7b      	ldrh	r3, [r7, #26]
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	d16b      	bne.n	800bebe <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	330c      	adds	r3, #12
 800bdf0:	7812      	ldrb	r2, [r2, #0]
 800bdf2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdf8:	1c5a      	adds	r2, r3, #1
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be02:	b29b      	uxth	r3, r3
 800be04:	3b01      	subs	r3, #1
 800be06:	b29a      	uxth	r2, r3
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800be0c:	e057      	b.n	800bebe <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	689b      	ldr	r3, [r3, #8]
 800be14:	f003 0302 	and.w	r3, r3, #2
 800be18:	2b02      	cmp	r3, #2
 800be1a:	d11c      	bne.n	800be56 <HAL_SPI_TransmitReceive+0x26c>
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be20:	b29b      	uxth	r3, r3
 800be22:	2b00      	cmp	r3, #0
 800be24:	d017      	beq.n	800be56 <HAL_SPI_TransmitReceive+0x26c>
 800be26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be28:	2b01      	cmp	r3, #1
 800be2a:	d114      	bne.n	800be56 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	330c      	adds	r3, #12
 800be36:	7812      	ldrb	r2, [r2, #0]
 800be38:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be3e:	1c5a      	adds	r2, r3, #1
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be48:	b29b      	uxth	r3, r3
 800be4a:	3b01      	subs	r3, #1
 800be4c:	b29a      	uxth	r2, r3
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800be52:	2300      	movs	r3, #0
 800be54:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	689b      	ldr	r3, [r3, #8]
 800be5c:	f003 0301 	and.w	r3, r3, #1
 800be60:	2b01      	cmp	r3, #1
 800be62:	d119      	bne.n	800be98 <HAL_SPI_TransmitReceive+0x2ae>
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be68:	b29b      	uxth	r3, r3
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d014      	beq.n	800be98 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	68da      	ldr	r2, [r3, #12]
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be78:	b2d2      	uxtb	r2, r2
 800be7a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be80:	1c5a      	adds	r2, r3, #1
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be8a:	b29b      	uxth	r3, r3
 800be8c:	3b01      	subs	r3, #1
 800be8e:	b29a      	uxth	r2, r3
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800be94:	2301      	movs	r3, #1
 800be96:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800be98:	f7fb f800 	bl	8006e9c <HAL_GetTick>
 800be9c:	4602      	mov	r2, r0
 800be9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea0:	1ad3      	subs	r3, r2, r3
 800bea2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bea4:	429a      	cmp	r2, r3
 800bea6:	d803      	bhi.n	800beb0 <HAL_SPI_TransmitReceive+0x2c6>
 800bea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beae:	d102      	bne.n	800beb6 <HAL_SPI_TransmitReceive+0x2cc>
 800beb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d103      	bne.n	800bebe <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800beb6:	2303      	movs	r3, #3
 800beb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bebc:	e029      	b.n	800bf12 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d1a2      	bne.n	800be0e <HAL_SPI_TransmitReceive+0x224>
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800becc:	b29b      	uxth	r3, r3
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d19d      	bne.n	800be0e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bed2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bed4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bed6:	68f8      	ldr	r0, [r7, #12]
 800bed8:	f000 f8f8 	bl	800c0cc <SPI_EndRxTxTransaction>
 800bedc:	4603      	mov	r3, r0
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d006      	beq.n	800bef0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800bee2:	2301      	movs	r3, #1
 800bee4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	2220      	movs	r2, #32
 800beec:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800beee:	e010      	b.n	800bf12 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	689b      	ldr	r3, [r3, #8]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d10b      	bne.n	800bf10 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bef8:	2300      	movs	r3, #0
 800befa:	617b      	str	r3, [r7, #20]
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	68db      	ldr	r3, [r3, #12]
 800bf02:	617b      	str	r3, [r7, #20]
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	689b      	ldr	r3, [r3, #8]
 800bf0a:	617b      	str	r3, [r7, #20]
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	e000      	b.n	800bf12 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800bf10:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	2201      	movs	r2, #1
 800bf16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bf22:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800bf26:	4618      	mov	r0, r3
 800bf28:	3730      	adds	r7, #48	; 0x30
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}

0800bf2e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bf2e:	b580      	push	{r7, lr}
 800bf30:	b084      	sub	sp, #16
 800bf32:	af00      	add	r7, sp, #0
 800bf34:	60f8      	str	r0, [r7, #12]
 800bf36:	60b9      	str	r1, [r7, #8]
 800bf38:	603b      	str	r3, [r7, #0]
 800bf3a:	4613      	mov	r3, r2
 800bf3c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bf3e:	e04c      	b.n	800bfda <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf46:	d048      	beq.n	800bfda <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800bf48:	f7fa ffa8 	bl	8006e9c <HAL_GetTick>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	69bb      	ldr	r3, [r7, #24]
 800bf50:	1ad3      	subs	r3, r2, r3
 800bf52:	683a      	ldr	r2, [r7, #0]
 800bf54:	429a      	cmp	r2, r3
 800bf56:	d902      	bls.n	800bf5e <SPI_WaitFlagStateUntilTimeout+0x30>
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d13d      	bne.n	800bfda <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	685a      	ldr	r2, [r3, #4]
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bf6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	685b      	ldr	r3, [r3, #4]
 800bf72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf76:	d111      	bne.n	800bf9c <SPI_WaitFlagStateUntilTimeout+0x6e>
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	689b      	ldr	r3, [r3, #8]
 800bf7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bf80:	d004      	beq.n	800bf8c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	689b      	ldr	r3, [r3, #8]
 800bf86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf8a:	d107      	bne.n	800bf9c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	681a      	ldr	r2, [r3, #0]
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bf9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bfa4:	d10f      	bne.n	800bfc6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	681a      	ldr	r2, [r3, #0]
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bfb4:	601a      	str	r2, [r3, #0]
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	681a      	ldr	r2, [r3, #0]
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bfc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	2201      	movs	r2, #1
 800bfca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800bfd6:	2303      	movs	r3, #3
 800bfd8:	e00f      	b.n	800bffa <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	689a      	ldr	r2, [r3, #8]
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	4013      	ands	r3, r2
 800bfe4:	68ba      	ldr	r2, [r7, #8]
 800bfe6:	429a      	cmp	r2, r3
 800bfe8:	bf0c      	ite	eq
 800bfea:	2301      	moveq	r3, #1
 800bfec:	2300      	movne	r3, #0
 800bfee:	b2db      	uxtb	r3, r3
 800bff0:	461a      	mov	r2, r3
 800bff2:	79fb      	ldrb	r3, [r7, #7]
 800bff4:	429a      	cmp	r2, r3
 800bff6:	d1a3      	bne.n	800bf40 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800bff8:	2300      	movs	r3, #0
}
 800bffa:	4618      	mov	r0, r3
 800bffc:	3710      	adds	r7, #16
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}

0800c002 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c002:	b580      	push	{r7, lr}
 800c004:	b086      	sub	sp, #24
 800c006:	af02      	add	r7, sp, #8
 800c008:	60f8      	str	r0, [r7, #12]
 800c00a:	60b9      	str	r1, [r7, #8]
 800c00c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	685b      	ldr	r3, [r3, #4]
 800c012:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c016:	d111      	bne.n	800c03c <SPI_EndRxTransaction+0x3a>
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	689b      	ldr	r3, [r3, #8]
 800c01c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c020:	d004      	beq.n	800c02c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	689b      	ldr	r3, [r3, #8]
 800c026:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c02a:	d107      	bne.n	800c03c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	681a      	ldr	r2, [r3, #0]
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c03a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	685b      	ldr	r3, [r3, #4]
 800c040:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c044:	d12a      	bne.n	800c09c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	689b      	ldr	r3, [r3, #8]
 800c04a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c04e:	d012      	beq.n	800c076 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	9300      	str	r3, [sp, #0]
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	2200      	movs	r2, #0
 800c058:	2180      	movs	r1, #128	; 0x80
 800c05a:	68f8      	ldr	r0, [r7, #12]
 800c05c:	f7ff ff67 	bl	800bf2e <SPI_WaitFlagStateUntilTimeout>
 800c060:	4603      	mov	r3, r0
 800c062:	2b00      	cmp	r3, #0
 800c064:	d02d      	beq.n	800c0c2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c06a:	f043 0220 	orr.w	r2, r3, #32
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c072:	2303      	movs	r3, #3
 800c074:	e026      	b.n	800c0c4 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	9300      	str	r3, [sp, #0]
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	2200      	movs	r2, #0
 800c07e:	2101      	movs	r1, #1
 800c080:	68f8      	ldr	r0, [r7, #12]
 800c082:	f7ff ff54 	bl	800bf2e <SPI_WaitFlagStateUntilTimeout>
 800c086:	4603      	mov	r3, r0
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d01a      	beq.n	800c0c2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c090:	f043 0220 	orr.w	r2, r3, #32
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c098:	2303      	movs	r3, #3
 800c09a:	e013      	b.n	800c0c4 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	9300      	str	r3, [sp, #0]
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	2101      	movs	r1, #1
 800c0a6:	68f8      	ldr	r0, [r7, #12]
 800c0a8:	f7ff ff41 	bl	800bf2e <SPI_WaitFlagStateUntilTimeout>
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d007      	beq.n	800c0c2 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0b6:	f043 0220 	orr.w	r2, r3, #32
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c0be:	2303      	movs	r3, #3
 800c0c0:	e000      	b.n	800c0c4 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800c0c2:	2300      	movs	r3, #0
}
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	3710      	adds	r7, #16
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	bd80      	pop	{r7, pc}

0800c0cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b088      	sub	sp, #32
 800c0d0:	af02      	add	r7, sp, #8
 800c0d2:	60f8      	str	r0, [r7, #12]
 800c0d4:	60b9      	str	r1, [r7, #8]
 800c0d6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c0d8:	4b1b      	ldr	r3, [pc, #108]	; (800c148 <SPI_EndRxTxTransaction+0x7c>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	4a1b      	ldr	r2, [pc, #108]	; (800c14c <SPI_EndRxTxTransaction+0x80>)
 800c0de:	fba2 2303 	umull	r2, r3, r2, r3
 800c0e2:	0d5b      	lsrs	r3, r3, #21
 800c0e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c0e8:	fb02 f303 	mul.w	r3, r2, r3
 800c0ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	685b      	ldr	r3, [r3, #4]
 800c0f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c0f6:	d112      	bne.n	800c11e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	9300      	str	r3, [sp, #0]
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	2200      	movs	r2, #0
 800c100:	2180      	movs	r1, #128	; 0x80
 800c102:	68f8      	ldr	r0, [r7, #12]
 800c104:	f7ff ff13 	bl	800bf2e <SPI_WaitFlagStateUntilTimeout>
 800c108:	4603      	mov	r3, r0
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d016      	beq.n	800c13c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c112:	f043 0220 	orr.w	r2, r3, #32
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c11a:	2303      	movs	r3, #3
 800c11c:	e00f      	b.n	800c13e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d00a      	beq.n	800c13a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800c124:	697b      	ldr	r3, [r7, #20]
 800c126:	3b01      	subs	r3, #1
 800c128:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	689b      	ldr	r3, [r3, #8]
 800c130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c134:	2b80      	cmp	r3, #128	; 0x80
 800c136:	d0f2      	beq.n	800c11e <SPI_EndRxTxTransaction+0x52>
 800c138:	e000      	b.n	800c13c <SPI_EndRxTxTransaction+0x70>
        break;
 800c13a:	bf00      	nop
  }

  return HAL_OK;
 800c13c:	2300      	movs	r3, #0
}
 800c13e:	4618      	mov	r0, r3
 800c140:	3718      	adds	r7, #24
 800c142:	46bd      	mov	sp, r7
 800c144:	bd80      	pop	{r7, pc}
 800c146:	bf00      	nop
 800c148:	20000000 	.word	0x20000000
 800c14c:	165e9f81 	.word	0x165e9f81

0800c150 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b082      	sub	sp, #8
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d101      	bne.n	800c162 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c15e:	2301      	movs	r3, #1
 800c160:	e01d      	b.n	800c19e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c168:	b2db      	uxtb	r3, r3
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d106      	bne.n	800c17c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2200      	movs	r2, #0
 800c172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f7f9 fb70 	bl	800585c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2202      	movs	r2, #2
 800c180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681a      	ldr	r2, [r3, #0]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	3304      	adds	r3, #4
 800c18c:	4619      	mov	r1, r3
 800c18e:	4610      	mov	r0, r2
 800c190:	f000 fb56 	bl	800c840 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2201      	movs	r2, #1
 800c198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c19c:	2300      	movs	r3, #0
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	3708      	adds	r7, #8
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}

0800c1a6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c1a6:	b480      	push	{r7}
 800c1a8:	b085      	sub	sp, #20
 800c1aa:	af00      	add	r7, sp, #0
 800c1ac:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	68da      	ldr	r2, [r3, #12]
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f042 0201 	orr.w	r2, r2, #1
 800c1bc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	689b      	ldr	r3, [r3, #8]
 800c1c4:	f003 0307 	and.w	r3, r3, #7
 800c1c8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	2b06      	cmp	r3, #6
 800c1ce:	d007      	beq.n	800c1e0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	681a      	ldr	r2, [r3, #0]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f042 0201 	orr.w	r2, r2, #1
 800c1de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c1e0:	2300      	movs	r3, #0
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	3714      	adds	r7, #20
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ec:	4770      	bx	lr

0800c1ee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c1ee:	b580      	push	{r7, lr}
 800c1f0:	b082      	sub	sp, #8
 800c1f2:	af00      	add	r7, sp, #0
 800c1f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d101      	bne.n	800c200 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	e01d      	b.n	800c23c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c206:	b2db      	uxtb	r3, r3
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d106      	bne.n	800c21a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	2200      	movs	r2, #0
 800c210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	f7f9 faad 	bl	8005774 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2202      	movs	r2, #2
 800c21e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681a      	ldr	r2, [r3, #0]
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	3304      	adds	r3, #4
 800c22a:	4619      	mov	r1, r3
 800c22c:	4610      	mov	r0, r2
 800c22e:	f000 fb07 	bl	800c840 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	2201      	movs	r2, #1
 800c236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c23a:	2300      	movs	r3, #0
}
 800c23c:	4618      	mov	r0, r3
 800c23e:	3708      	adds	r7, #8
 800c240:	46bd      	mov	sp, r7
 800c242:	bd80      	pop	{r7, pc}

0800c244 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b084      	sub	sp, #16
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
 800c24c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	2201      	movs	r2, #1
 800c254:	6839      	ldr	r1, [r7, #0]
 800c256:	4618      	mov	r0, r3
 800c258:	f000 fd42 	bl	800cce0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	4a15      	ldr	r2, [pc, #84]	; (800c2b8 <HAL_TIM_PWM_Start+0x74>)
 800c262:	4293      	cmp	r3, r2
 800c264:	d004      	beq.n	800c270 <HAL_TIM_PWM_Start+0x2c>
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	4a14      	ldr	r2, [pc, #80]	; (800c2bc <HAL_TIM_PWM_Start+0x78>)
 800c26c:	4293      	cmp	r3, r2
 800c26e:	d101      	bne.n	800c274 <HAL_TIM_PWM_Start+0x30>
 800c270:	2301      	movs	r3, #1
 800c272:	e000      	b.n	800c276 <HAL_TIM_PWM_Start+0x32>
 800c274:	2300      	movs	r3, #0
 800c276:	2b00      	cmp	r3, #0
 800c278:	d007      	beq.n	800c28a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c288:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	689b      	ldr	r3, [r3, #8]
 800c290:	f003 0307 	and.w	r3, r3, #7
 800c294:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2b06      	cmp	r3, #6
 800c29a:	d007      	beq.n	800c2ac <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	681a      	ldr	r2, [r3, #0]
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f042 0201 	orr.w	r2, r2, #1
 800c2aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c2ac:	2300      	movs	r3, #0
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3710      	adds	r7, #16
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}
 800c2b6:	bf00      	nop
 800c2b8:	40010000 	.word	0x40010000
 800c2bc:	40010400 	.word	0x40010400

0800c2c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b086      	sub	sp, #24
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d101      	bne.n	800c2d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	e083      	b.n	800c3dc <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c2da:	b2db      	uxtb	r3, r3
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d106      	bne.n	800c2ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f7f9 fb47 	bl	800597c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2202      	movs	r2, #2
 800c2f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	689b      	ldr	r3, [r3, #8]
 800c2fc:	687a      	ldr	r2, [r7, #4]
 800c2fe:	6812      	ldr	r2, [r2, #0]
 800c300:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c304:	f023 0307 	bic.w	r3, r3, #7
 800c308:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681a      	ldr	r2, [r3, #0]
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	3304      	adds	r3, #4
 800c312:	4619      	mov	r1, r3
 800c314:	4610      	mov	r0, r2
 800c316:	f000 fa93 	bl	800c840 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	689b      	ldr	r3, [r3, #8]
 800c320:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	699b      	ldr	r3, [r3, #24]
 800c328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	6a1b      	ldr	r3, [r3, #32]
 800c330:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	697a      	ldr	r2, [r7, #20]
 800c338:	4313      	orrs	r3, r2
 800c33a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c33c:	693b      	ldr	r3, [r7, #16]
 800c33e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c342:	f023 0303 	bic.w	r3, r3, #3
 800c346:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	689a      	ldr	r2, [r3, #8]
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	699b      	ldr	r3, [r3, #24]
 800c350:	021b      	lsls	r3, r3, #8
 800c352:	4313      	orrs	r3, r2
 800c354:	693a      	ldr	r2, [r7, #16]
 800c356:	4313      	orrs	r3, r2
 800c358:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c360:	f023 030c 	bic.w	r3, r3, #12
 800c364:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c36c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c370:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	68da      	ldr	r2, [r3, #12]
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	69db      	ldr	r3, [r3, #28]
 800c37a:	021b      	lsls	r3, r3, #8
 800c37c:	4313      	orrs	r3, r2
 800c37e:	693a      	ldr	r2, [r7, #16]
 800c380:	4313      	orrs	r3, r2
 800c382:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	691b      	ldr	r3, [r3, #16]
 800c388:	011a      	lsls	r2, r3, #4
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	6a1b      	ldr	r3, [r3, #32]
 800c38e:	031b      	lsls	r3, r3, #12
 800c390:	4313      	orrs	r3, r2
 800c392:	693a      	ldr	r2, [r7, #16]
 800c394:	4313      	orrs	r3, r2
 800c396:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800c39e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800c3a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	685a      	ldr	r2, [r3, #4]
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	695b      	ldr	r3, [r3, #20]
 800c3b0:	011b      	lsls	r3, r3, #4
 800c3b2:	4313      	orrs	r3, r2
 800c3b4:	68fa      	ldr	r2, [r7, #12]
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	697a      	ldr	r2, [r7, #20]
 800c3c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	693a      	ldr	r2, [r7, #16]
 800c3c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	68fa      	ldr	r2, [r7, #12]
 800c3d0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c3da:	2300      	movs	r3, #0
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3718      	adds	r7, #24
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}

0800c3e4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b082      	sub	sp, #8
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
 800c3ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800c3ee:	683b      	ldr	r3, [r7, #0]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d002      	beq.n	800c3fa <HAL_TIM_Encoder_Start+0x16>
 800c3f4:	2b04      	cmp	r3, #4
 800c3f6:	d008      	beq.n	800c40a <HAL_TIM_Encoder_Start+0x26>
 800c3f8:	e00f      	b.n	800c41a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	2201      	movs	r2, #1
 800c400:	2100      	movs	r1, #0
 800c402:	4618      	mov	r0, r3
 800c404:	f000 fc6c 	bl	800cce0 <TIM_CCxChannelCmd>
      break;
 800c408:	e016      	b.n	800c438 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	2201      	movs	r2, #1
 800c410:	2104      	movs	r1, #4
 800c412:	4618      	mov	r0, r3
 800c414:	f000 fc64 	bl	800cce0 <TIM_CCxChannelCmd>
      break;
 800c418:	e00e      	b.n	800c438 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	2201      	movs	r2, #1
 800c420:	2100      	movs	r1, #0
 800c422:	4618      	mov	r0, r3
 800c424:	f000 fc5c 	bl	800cce0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	2201      	movs	r2, #1
 800c42e:	2104      	movs	r1, #4
 800c430:	4618      	mov	r0, r3
 800c432:	f000 fc55 	bl	800cce0 <TIM_CCxChannelCmd>
      break;
 800c436:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	681a      	ldr	r2, [r3, #0]
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f042 0201 	orr.w	r2, r2, #1
 800c446:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c448:	2300      	movs	r3, #0
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3708      	adds	r7, #8
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}

0800c452 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c452:	b580      	push	{r7, lr}
 800c454:	b082      	sub	sp, #8
 800c456:	af00      	add	r7, sp, #0
 800c458:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	691b      	ldr	r3, [r3, #16]
 800c460:	f003 0302 	and.w	r3, r3, #2
 800c464:	2b02      	cmp	r3, #2
 800c466:	d122      	bne.n	800c4ae <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	68db      	ldr	r3, [r3, #12]
 800c46e:	f003 0302 	and.w	r3, r3, #2
 800c472:	2b02      	cmp	r3, #2
 800c474:	d11b      	bne.n	800c4ae <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f06f 0202 	mvn.w	r2, #2
 800c47e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2201      	movs	r2, #1
 800c484:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	699b      	ldr	r3, [r3, #24]
 800c48c:	f003 0303 	and.w	r3, r3, #3
 800c490:	2b00      	cmp	r3, #0
 800c492:	d003      	beq.n	800c49c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f000 f9b5 	bl	800c804 <HAL_TIM_IC_CaptureCallback>
 800c49a:	e005      	b.n	800c4a8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c49c:	6878      	ldr	r0, [r7, #4]
 800c49e:	f000 f9a7 	bl	800c7f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4a2:	6878      	ldr	r0, [r7, #4]
 800c4a4:	f000 f9b8 	bl	800c818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	691b      	ldr	r3, [r3, #16]
 800c4b4:	f003 0304 	and.w	r3, r3, #4
 800c4b8:	2b04      	cmp	r3, #4
 800c4ba:	d122      	bne.n	800c502 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	68db      	ldr	r3, [r3, #12]
 800c4c2:	f003 0304 	and.w	r3, r3, #4
 800c4c6:	2b04      	cmp	r3, #4
 800c4c8:	d11b      	bne.n	800c502 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f06f 0204 	mvn.w	r2, #4
 800c4d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	2202      	movs	r2, #2
 800c4d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	699b      	ldr	r3, [r3, #24]
 800c4e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d003      	beq.n	800c4f0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f000 f98b 	bl	800c804 <HAL_TIM_IC_CaptureCallback>
 800c4ee:	e005      	b.n	800c4fc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f000 f97d 	bl	800c7f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f000 f98e 	bl	800c818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2200      	movs	r2, #0
 800c500:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	691b      	ldr	r3, [r3, #16]
 800c508:	f003 0308 	and.w	r3, r3, #8
 800c50c:	2b08      	cmp	r3, #8
 800c50e:	d122      	bne.n	800c556 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	68db      	ldr	r3, [r3, #12]
 800c516:	f003 0308 	and.w	r3, r3, #8
 800c51a:	2b08      	cmp	r3, #8
 800c51c:	d11b      	bne.n	800c556 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	f06f 0208 	mvn.w	r2, #8
 800c526:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2204      	movs	r2, #4
 800c52c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	69db      	ldr	r3, [r3, #28]
 800c534:	f003 0303 	and.w	r3, r3, #3
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d003      	beq.n	800c544 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f000 f961 	bl	800c804 <HAL_TIM_IC_CaptureCallback>
 800c542:	e005      	b.n	800c550 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	f000 f953 	bl	800c7f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c54a:	6878      	ldr	r0, [r7, #4]
 800c54c:	f000 f964 	bl	800c818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2200      	movs	r2, #0
 800c554:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	691b      	ldr	r3, [r3, #16]
 800c55c:	f003 0310 	and.w	r3, r3, #16
 800c560:	2b10      	cmp	r3, #16
 800c562:	d122      	bne.n	800c5aa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	68db      	ldr	r3, [r3, #12]
 800c56a:	f003 0310 	and.w	r3, r3, #16
 800c56e:	2b10      	cmp	r3, #16
 800c570:	d11b      	bne.n	800c5aa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f06f 0210 	mvn.w	r2, #16
 800c57a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2208      	movs	r2, #8
 800c580:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	69db      	ldr	r3, [r3, #28]
 800c588:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d003      	beq.n	800c598 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c590:	6878      	ldr	r0, [r7, #4]
 800c592:	f000 f937 	bl	800c804 <HAL_TIM_IC_CaptureCallback>
 800c596:	e005      	b.n	800c5a4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c598:	6878      	ldr	r0, [r7, #4]
 800c59a:	f000 f929 	bl	800c7f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f000 f93a 	bl	800c818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	691b      	ldr	r3, [r3, #16]
 800c5b0:	f003 0301 	and.w	r3, r3, #1
 800c5b4:	2b01      	cmp	r3, #1
 800c5b6:	d10e      	bne.n	800c5d6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	68db      	ldr	r3, [r3, #12]
 800c5be:	f003 0301 	and.w	r3, r3, #1
 800c5c2:	2b01      	cmp	r3, #1
 800c5c4:	d107      	bne.n	800c5d6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	f06f 0201 	mvn.w	r2, #1
 800c5ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f7f7 fd1d 	bl	8004010 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	691b      	ldr	r3, [r3, #16]
 800c5dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c5e0:	2b80      	cmp	r3, #128	; 0x80
 800c5e2:	d10e      	bne.n	800c602 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	68db      	ldr	r3, [r3, #12]
 800c5ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c5ee:	2b80      	cmp	r3, #128	; 0x80
 800c5f0:	d107      	bne.n	800c602 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c5fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c5fc:	6878      	ldr	r0, [r7, #4]
 800c5fe:	f000 fc6d 	bl	800cedc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	691b      	ldr	r3, [r3, #16]
 800c608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c60c:	2b40      	cmp	r3, #64	; 0x40
 800c60e:	d10e      	bne.n	800c62e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	68db      	ldr	r3, [r3, #12]
 800c616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c61a:	2b40      	cmp	r3, #64	; 0x40
 800c61c:	d107      	bne.n	800c62e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c628:	6878      	ldr	r0, [r7, #4]
 800c62a:	f000 f8ff 	bl	800c82c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	691b      	ldr	r3, [r3, #16]
 800c634:	f003 0320 	and.w	r3, r3, #32
 800c638:	2b20      	cmp	r3, #32
 800c63a:	d10e      	bne.n	800c65a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	68db      	ldr	r3, [r3, #12]
 800c642:	f003 0320 	and.w	r3, r3, #32
 800c646:	2b20      	cmp	r3, #32
 800c648:	d107      	bne.n	800c65a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	f06f 0220 	mvn.w	r2, #32
 800c652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c654:	6878      	ldr	r0, [r7, #4]
 800c656:	f000 fc37 	bl	800cec8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c65a:	bf00      	nop
 800c65c:	3708      	adds	r7, #8
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}
	...

0800c664 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b084      	sub	sp, #16
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c676:	2b01      	cmp	r3, #1
 800c678:	d101      	bne.n	800c67e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c67a:	2302      	movs	r3, #2
 800c67c:	e0b4      	b.n	800c7e8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	2201      	movs	r2, #1
 800c682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	2202      	movs	r2, #2
 800c68a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2b0c      	cmp	r3, #12
 800c692:	f200 809f 	bhi.w	800c7d4 <HAL_TIM_PWM_ConfigChannel+0x170>
 800c696:	a201      	add	r2, pc, #4	; (adr r2, 800c69c <HAL_TIM_PWM_ConfigChannel+0x38>)
 800c698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c69c:	0800c6d1 	.word	0x0800c6d1
 800c6a0:	0800c7d5 	.word	0x0800c7d5
 800c6a4:	0800c7d5 	.word	0x0800c7d5
 800c6a8:	0800c7d5 	.word	0x0800c7d5
 800c6ac:	0800c711 	.word	0x0800c711
 800c6b0:	0800c7d5 	.word	0x0800c7d5
 800c6b4:	0800c7d5 	.word	0x0800c7d5
 800c6b8:	0800c7d5 	.word	0x0800c7d5
 800c6bc:	0800c753 	.word	0x0800c753
 800c6c0:	0800c7d5 	.word	0x0800c7d5
 800c6c4:	0800c7d5 	.word	0x0800c7d5
 800c6c8:	0800c7d5 	.word	0x0800c7d5
 800c6cc:	0800c793 	.word	0x0800c793
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	68b9      	ldr	r1, [r7, #8]
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f000 f952 	bl	800c980 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	699a      	ldr	r2, [r3, #24]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	f042 0208 	orr.w	r2, r2, #8
 800c6ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	699a      	ldr	r2, [r3, #24]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	f022 0204 	bic.w	r2, r2, #4
 800c6fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	6999      	ldr	r1, [r3, #24]
 800c702:	68bb      	ldr	r3, [r7, #8]
 800c704:	691a      	ldr	r2, [r3, #16]
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	430a      	orrs	r2, r1
 800c70c:	619a      	str	r2, [r3, #24]
      break;
 800c70e:	e062      	b.n	800c7d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	68b9      	ldr	r1, [r7, #8]
 800c716:	4618      	mov	r0, r3
 800c718:	f000 f9a2 	bl	800ca60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	699a      	ldr	r2, [r3, #24]
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c72a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	699a      	ldr	r2, [r3, #24]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c73a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	6999      	ldr	r1, [r3, #24]
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	691b      	ldr	r3, [r3, #16]
 800c746:	021a      	lsls	r2, r3, #8
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	430a      	orrs	r2, r1
 800c74e:	619a      	str	r2, [r3, #24]
      break;
 800c750:	e041      	b.n	800c7d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	68b9      	ldr	r1, [r7, #8]
 800c758:	4618      	mov	r0, r3
 800c75a:	f000 f9f7 	bl	800cb4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	69da      	ldr	r2, [r3, #28]
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	f042 0208 	orr.w	r2, r2, #8
 800c76c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	69da      	ldr	r2, [r3, #28]
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	f022 0204 	bic.w	r2, r2, #4
 800c77c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	69d9      	ldr	r1, [r3, #28]
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	691a      	ldr	r2, [r3, #16]
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	430a      	orrs	r2, r1
 800c78e:	61da      	str	r2, [r3, #28]
      break;
 800c790:	e021      	b.n	800c7d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	68b9      	ldr	r1, [r7, #8]
 800c798:	4618      	mov	r0, r3
 800c79a:	f000 fa4b 	bl	800cc34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	69da      	ldr	r2, [r3, #28]
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c7ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	69da      	ldr	r2, [r3, #28]
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c7bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	69d9      	ldr	r1, [r3, #28]
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	691b      	ldr	r3, [r3, #16]
 800c7c8:	021a      	lsls	r2, r3, #8
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	430a      	orrs	r2, r1
 800c7d0:	61da      	str	r2, [r3, #28]
      break;
 800c7d2:	e000      	b.n	800c7d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800c7d4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	2201      	movs	r2, #1
 800c7da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c7e6:	2300      	movs	r3, #0
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	3710      	adds	r7, #16
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	bd80      	pop	{r7, pc}

0800c7f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b083      	sub	sp, #12
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c7f8:	bf00      	nop
 800c7fa:	370c      	adds	r7, #12
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c802:	4770      	bx	lr

0800c804 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c804:	b480      	push	{r7}
 800c806:	b083      	sub	sp, #12
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c80c:	bf00      	nop
 800c80e:	370c      	adds	r7, #12
 800c810:	46bd      	mov	sp, r7
 800c812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c816:	4770      	bx	lr

0800c818 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c818:	b480      	push	{r7}
 800c81a:	b083      	sub	sp, #12
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c820:	bf00      	nop
 800c822:	370c      	adds	r7, #12
 800c824:	46bd      	mov	sp, r7
 800c826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82a:	4770      	bx	lr

0800c82c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b083      	sub	sp, #12
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c834:	bf00      	nop
 800c836:	370c      	adds	r7, #12
 800c838:	46bd      	mov	sp, r7
 800c83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83e:	4770      	bx	lr

0800c840 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c840:	b480      	push	{r7}
 800c842:	b085      	sub	sp, #20
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
 800c848:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	4a40      	ldr	r2, [pc, #256]	; (800c954 <TIM_Base_SetConfig+0x114>)
 800c854:	4293      	cmp	r3, r2
 800c856:	d013      	beq.n	800c880 <TIM_Base_SetConfig+0x40>
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c85e:	d00f      	beq.n	800c880 <TIM_Base_SetConfig+0x40>
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	4a3d      	ldr	r2, [pc, #244]	; (800c958 <TIM_Base_SetConfig+0x118>)
 800c864:	4293      	cmp	r3, r2
 800c866:	d00b      	beq.n	800c880 <TIM_Base_SetConfig+0x40>
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	4a3c      	ldr	r2, [pc, #240]	; (800c95c <TIM_Base_SetConfig+0x11c>)
 800c86c:	4293      	cmp	r3, r2
 800c86e:	d007      	beq.n	800c880 <TIM_Base_SetConfig+0x40>
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	4a3b      	ldr	r2, [pc, #236]	; (800c960 <TIM_Base_SetConfig+0x120>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d003      	beq.n	800c880 <TIM_Base_SetConfig+0x40>
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	4a3a      	ldr	r2, [pc, #232]	; (800c964 <TIM_Base_SetConfig+0x124>)
 800c87c:	4293      	cmp	r3, r2
 800c87e:	d108      	bne.n	800c892 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	685b      	ldr	r3, [r3, #4]
 800c88c:	68fa      	ldr	r2, [r7, #12]
 800c88e:	4313      	orrs	r3, r2
 800c890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	4a2f      	ldr	r2, [pc, #188]	; (800c954 <TIM_Base_SetConfig+0x114>)
 800c896:	4293      	cmp	r3, r2
 800c898:	d02b      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c8a0:	d027      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	4a2c      	ldr	r2, [pc, #176]	; (800c958 <TIM_Base_SetConfig+0x118>)
 800c8a6:	4293      	cmp	r3, r2
 800c8a8:	d023      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	4a2b      	ldr	r2, [pc, #172]	; (800c95c <TIM_Base_SetConfig+0x11c>)
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d01f      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	4a2a      	ldr	r2, [pc, #168]	; (800c960 <TIM_Base_SetConfig+0x120>)
 800c8b6:	4293      	cmp	r3, r2
 800c8b8:	d01b      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	4a29      	ldr	r2, [pc, #164]	; (800c964 <TIM_Base_SetConfig+0x124>)
 800c8be:	4293      	cmp	r3, r2
 800c8c0:	d017      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	4a28      	ldr	r2, [pc, #160]	; (800c968 <TIM_Base_SetConfig+0x128>)
 800c8c6:	4293      	cmp	r3, r2
 800c8c8:	d013      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	4a27      	ldr	r2, [pc, #156]	; (800c96c <TIM_Base_SetConfig+0x12c>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d00f      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	4a26      	ldr	r2, [pc, #152]	; (800c970 <TIM_Base_SetConfig+0x130>)
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	d00b      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	4a25      	ldr	r2, [pc, #148]	; (800c974 <TIM_Base_SetConfig+0x134>)
 800c8de:	4293      	cmp	r3, r2
 800c8e0:	d007      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	4a24      	ldr	r2, [pc, #144]	; (800c978 <TIM_Base_SetConfig+0x138>)
 800c8e6:	4293      	cmp	r3, r2
 800c8e8:	d003      	beq.n	800c8f2 <TIM_Base_SetConfig+0xb2>
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	4a23      	ldr	r2, [pc, #140]	; (800c97c <TIM_Base_SetConfig+0x13c>)
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d108      	bne.n	800c904 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	68db      	ldr	r3, [r3, #12]
 800c8fe:	68fa      	ldr	r2, [r7, #12]
 800c900:	4313      	orrs	r3, r2
 800c902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	695b      	ldr	r3, [r3, #20]
 800c90e:	4313      	orrs	r3, r2
 800c910:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	68fa      	ldr	r2, [r7, #12]
 800c916:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c918:	683b      	ldr	r3, [r7, #0]
 800c91a:	689a      	ldr	r2, [r3, #8]
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	681a      	ldr	r2, [r3, #0]
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	4a0a      	ldr	r2, [pc, #40]	; (800c954 <TIM_Base_SetConfig+0x114>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d003      	beq.n	800c938 <TIM_Base_SetConfig+0xf8>
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	4a0c      	ldr	r2, [pc, #48]	; (800c964 <TIM_Base_SetConfig+0x124>)
 800c934:	4293      	cmp	r3, r2
 800c936:	d103      	bne.n	800c940 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	691a      	ldr	r2, [r3, #16]
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2201      	movs	r2, #1
 800c944:	615a      	str	r2, [r3, #20]
}
 800c946:	bf00      	nop
 800c948:	3714      	adds	r7, #20
 800c94a:	46bd      	mov	sp, r7
 800c94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c950:	4770      	bx	lr
 800c952:	bf00      	nop
 800c954:	40010000 	.word	0x40010000
 800c958:	40000400 	.word	0x40000400
 800c95c:	40000800 	.word	0x40000800
 800c960:	40000c00 	.word	0x40000c00
 800c964:	40010400 	.word	0x40010400
 800c968:	40014000 	.word	0x40014000
 800c96c:	40014400 	.word	0x40014400
 800c970:	40014800 	.word	0x40014800
 800c974:	40001800 	.word	0x40001800
 800c978:	40001c00 	.word	0x40001c00
 800c97c:	40002000 	.word	0x40002000

0800c980 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c980:	b480      	push	{r7}
 800c982:	b087      	sub	sp, #28
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
 800c988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	6a1b      	ldr	r3, [r3, #32]
 800c98e:	f023 0201 	bic.w	r2, r3, #1
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6a1b      	ldr	r3, [r3, #32]
 800c99a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	685b      	ldr	r3, [r3, #4]
 800c9a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	699b      	ldr	r3, [r3, #24]
 800c9a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	f023 0303 	bic.w	r3, r3, #3
 800c9b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c9b8:	683b      	ldr	r3, [r7, #0]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	68fa      	ldr	r2, [r7, #12]
 800c9be:	4313      	orrs	r3, r2
 800c9c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c9c2:	697b      	ldr	r3, [r7, #20]
 800c9c4:	f023 0302 	bic.w	r3, r3, #2
 800c9c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	689b      	ldr	r3, [r3, #8]
 800c9ce:	697a      	ldr	r2, [r7, #20]
 800c9d0:	4313      	orrs	r3, r2
 800c9d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	4a20      	ldr	r2, [pc, #128]	; (800ca58 <TIM_OC1_SetConfig+0xd8>)
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	d003      	beq.n	800c9e4 <TIM_OC1_SetConfig+0x64>
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	4a1f      	ldr	r2, [pc, #124]	; (800ca5c <TIM_OC1_SetConfig+0xdc>)
 800c9e0:	4293      	cmp	r3, r2
 800c9e2:	d10c      	bne.n	800c9fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c9e4:	697b      	ldr	r3, [r7, #20]
 800c9e6:	f023 0308 	bic.w	r3, r3, #8
 800c9ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c9ec:	683b      	ldr	r3, [r7, #0]
 800c9ee:	68db      	ldr	r3, [r3, #12]
 800c9f0:	697a      	ldr	r2, [r7, #20]
 800c9f2:	4313      	orrs	r3, r2
 800c9f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	f023 0304 	bic.w	r3, r3, #4
 800c9fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	4a15      	ldr	r2, [pc, #84]	; (800ca58 <TIM_OC1_SetConfig+0xd8>)
 800ca02:	4293      	cmp	r3, r2
 800ca04:	d003      	beq.n	800ca0e <TIM_OC1_SetConfig+0x8e>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	4a14      	ldr	r2, [pc, #80]	; (800ca5c <TIM_OC1_SetConfig+0xdc>)
 800ca0a:	4293      	cmp	r3, r2
 800ca0c:	d111      	bne.n	800ca32 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ca0e:	693b      	ldr	r3, [r7, #16]
 800ca10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ca14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ca1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ca1e:	683b      	ldr	r3, [r7, #0]
 800ca20:	695b      	ldr	r3, [r3, #20]
 800ca22:	693a      	ldr	r2, [r7, #16]
 800ca24:	4313      	orrs	r3, r2
 800ca26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	699b      	ldr	r3, [r3, #24]
 800ca2c:	693a      	ldr	r2, [r7, #16]
 800ca2e:	4313      	orrs	r3, r2
 800ca30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	693a      	ldr	r2, [r7, #16]
 800ca36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	68fa      	ldr	r2, [r7, #12]
 800ca3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	685a      	ldr	r2, [r3, #4]
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	697a      	ldr	r2, [r7, #20]
 800ca4a:	621a      	str	r2, [r3, #32]
}
 800ca4c:	bf00      	nop
 800ca4e:	371c      	adds	r7, #28
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr
 800ca58:	40010000 	.word	0x40010000
 800ca5c:	40010400 	.word	0x40010400

0800ca60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ca60:	b480      	push	{r7}
 800ca62:	b087      	sub	sp, #28
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]
 800ca68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	6a1b      	ldr	r3, [r3, #32]
 800ca6e:	f023 0210 	bic.w	r2, r3, #16
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	6a1b      	ldr	r3, [r3, #32]
 800ca7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	685b      	ldr	r3, [r3, #4]
 800ca80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	699b      	ldr	r3, [r3, #24]
 800ca86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ca8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	021b      	lsls	r3, r3, #8
 800ca9e:	68fa      	ldr	r2, [r7, #12]
 800caa0:	4313      	orrs	r3, r2
 800caa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800caa4:	697b      	ldr	r3, [r7, #20]
 800caa6:	f023 0320 	bic.w	r3, r3, #32
 800caaa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	689b      	ldr	r3, [r3, #8]
 800cab0:	011b      	lsls	r3, r3, #4
 800cab2:	697a      	ldr	r2, [r7, #20]
 800cab4:	4313      	orrs	r3, r2
 800cab6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	4a22      	ldr	r2, [pc, #136]	; (800cb44 <TIM_OC2_SetConfig+0xe4>)
 800cabc:	4293      	cmp	r3, r2
 800cabe:	d003      	beq.n	800cac8 <TIM_OC2_SetConfig+0x68>
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	4a21      	ldr	r2, [pc, #132]	; (800cb48 <TIM_OC2_SetConfig+0xe8>)
 800cac4:	4293      	cmp	r3, r2
 800cac6:	d10d      	bne.n	800cae4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cac8:	697b      	ldr	r3, [r7, #20]
 800caca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cace:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cad0:	683b      	ldr	r3, [r7, #0]
 800cad2:	68db      	ldr	r3, [r3, #12]
 800cad4:	011b      	lsls	r3, r3, #4
 800cad6:	697a      	ldr	r2, [r7, #20]
 800cad8:	4313      	orrs	r3, r2
 800cada:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cae2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	4a17      	ldr	r2, [pc, #92]	; (800cb44 <TIM_OC2_SetConfig+0xe4>)
 800cae8:	4293      	cmp	r3, r2
 800caea:	d003      	beq.n	800caf4 <TIM_OC2_SetConfig+0x94>
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	4a16      	ldr	r2, [pc, #88]	; (800cb48 <TIM_OC2_SetConfig+0xe8>)
 800caf0:	4293      	cmp	r3, r2
 800caf2:	d113      	bne.n	800cb1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800caf4:	693b      	ldr	r3, [r7, #16]
 800caf6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cafa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cafc:	693b      	ldr	r3, [r7, #16]
 800cafe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cb02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	695b      	ldr	r3, [r3, #20]
 800cb08:	009b      	lsls	r3, r3, #2
 800cb0a:	693a      	ldr	r2, [r7, #16]
 800cb0c:	4313      	orrs	r3, r2
 800cb0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	699b      	ldr	r3, [r3, #24]
 800cb14:	009b      	lsls	r3, r3, #2
 800cb16:	693a      	ldr	r2, [r7, #16]
 800cb18:	4313      	orrs	r3, r2
 800cb1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	693a      	ldr	r2, [r7, #16]
 800cb20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	68fa      	ldr	r2, [r7, #12]
 800cb26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	685a      	ldr	r2, [r3, #4]
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	697a      	ldr	r2, [r7, #20]
 800cb34:	621a      	str	r2, [r3, #32]
}
 800cb36:	bf00      	nop
 800cb38:	371c      	adds	r7, #28
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb40:	4770      	bx	lr
 800cb42:	bf00      	nop
 800cb44:	40010000 	.word	0x40010000
 800cb48:	40010400 	.word	0x40010400

0800cb4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	b087      	sub	sp, #28
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
 800cb54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	6a1b      	ldr	r3, [r3, #32]
 800cb5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	6a1b      	ldr	r3, [r3, #32]
 800cb66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	685b      	ldr	r3, [r3, #4]
 800cb6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	69db      	ldr	r3, [r3, #28]
 800cb72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	f023 0303 	bic.w	r3, r3, #3
 800cb82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	68fa      	ldr	r2, [r7, #12]
 800cb8a:	4313      	orrs	r3, r2
 800cb8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cb8e:	697b      	ldr	r3, [r7, #20]
 800cb90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cb94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cb96:	683b      	ldr	r3, [r7, #0]
 800cb98:	689b      	ldr	r3, [r3, #8]
 800cb9a:	021b      	lsls	r3, r3, #8
 800cb9c:	697a      	ldr	r2, [r7, #20]
 800cb9e:	4313      	orrs	r3, r2
 800cba0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	4a21      	ldr	r2, [pc, #132]	; (800cc2c <TIM_OC3_SetConfig+0xe0>)
 800cba6:	4293      	cmp	r3, r2
 800cba8:	d003      	beq.n	800cbb2 <TIM_OC3_SetConfig+0x66>
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	4a20      	ldr	r2, [pc, #128]	; (800cc30 <TIM_OC3_SetConfig+0xe4>)
 800cbae:	4293      	cmp	r3, r2
 800cbb0:	d10d      	bne.n	800cbce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cbb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	68db      	ldr	r3, [r3, #12]
 800cbbe:	021b      	lsls	r3, r3, #8
 800cbc0:	697a      	ldr	r2, [r7, #20]
 800cbc2:	4313      	orrs	r3, r2
 800cbc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cbcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	4a16      	ldr	r2, [pc, #88]	; (800cc2c <TIM_OC3_SetConfig+0xe0>)
 800cbd2:	4293      	cmp	r3, r2
 800cbd4:	d003      	beq.n	800cbde <TIM_OC3_SetConfig+0x92>
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	4a15      	ldr	r2, [pc, #84]	; (800cc30 <TIM_OC3_SetConfig+0xe4>)
 800cbda:	4293      	cmp	r3, r2
 800cbdc:	d113      	bne.n	800cc06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cbde:	693b      	ldr	r3, [r7, #16]
 800cbe0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cbe4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cbe6:	693b      	ldr	r3, [r7, #16]
 800cbe8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cbec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cbee:	683b      	ldr	r3, [r7, #0]
 800cbf0:	695b      	ldr	r3, [r3, #20]
 800cbf2:	011b      	lsls	r3, r3, #4
 800cbf4:	693a      	ldr	r2, [r7, #16]
 800cbf6:	4313      	orrs	r3, r2
 800cbf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	699b      	ldr	r3, [r3, #24]
 800cbfe:	011b      	lsls	r3, r3, #4
 800cc00:	693a      	ldr	r2, [r7, #16]
 800cc02:	4313      	orrs	r3, r2
 800cc04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	693a      	ldr	r2, [r7, #16]
 800cc0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	68fa      	ldr	r2, [r7, #12]
 800cc10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	685a      	ldr	r2, [r3, #4]
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	697a      	ldr	r2, [r7, #20]
 800cc1e:	621a      	str	r2, [r3, #32]
}
 800cc20:	bf00      	nop
 800cc22:	371c      	adds	r7, #28
 800cc24:	46bd      	mov	sp, r7
 800cc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2a:	4770      	bx	lr
 800cc2c:	40010000 	.word	0x40010000
 800cc30:	40010400 	.word	0x40010400

0800cc34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc34:	b480      	push	{r7}
 800cc36:	b087      	sub	sp, #28
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
 800cc3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	6a1b      	ldr	r3, [r3, #32]
 800cc42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	6a1b      	ldr	r3, [r3, #32]
 800cc4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	685b      	ldr	r3, [r3, #4]
 800cc54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	69db      	ldr	r3, [r3, #28]
 800cc5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	021b      	lsls	r3, r3, #8
 800cc72:	68fa      	ldr	r2, [r7, #12]
 800cc74:	4313      	orrs	r3, r2
 800cc76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cc7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	689b      	ldr	r3, [r3, #8]
 800cc84:	031b      	lsls	r3, r3, #12
 800cc86:	693a      	ldr	r2, [r7, #16]
 800cc88:	4313      	orrs	r3, r2
 800cc8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	4a12      	ldr	r2, [pc, #72]	; (800ccd8 <TIM_OC4_SetConfig+0xa4>)
 800cc90:	4293      	cmp	r3, r2
 800cc92:	d003      	beq.n	800cc9c <TIM_OC4_SetConfig+0x68>
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	4a11      	ldr	r2, [pc, #68]	; (800ccdc <TIM_OC4_SetConfig+0xa8>)
 800cc98:	4293      	cmp	r3, r2
 800cc9a:	d109      	bne.n	800ccb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cc9c:	697b      	ldr	r3, [r7, #20]
 800cc9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cca2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	695b      	ldr	r3, [r3, #20]
 800cca8:	019b      	lsls	r3, r3, #6
 800ccaa:	697a      	ldr	r2, [r7, #20]
 800ccac:	4313      	orrs	r3, r2
 800ccae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	697a      	ldr	r2, [r7, #20]
 800ccb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	68fa      	ldr	r2, [r7, #12]
 800ccba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ccbc:	683b      	ldr	r3, [r7, #0]
 800ccbe:	685a      	ldr	r2, [r3, #4]
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	693a      	ldr	r2, [r7, #16]
 800ccc8:	621a      	str	r2, [r3, #32]
}
 800ccca:	bf00      	nop
 800cccc:	371c      	adds	r7, #28
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd4:	4770      	bx	lr
 800ccd6:	bf00      	nop
 800ccd8:	40010000 	.word	0x40010000
 800ccdc:	40010400 	.word	0x40010400

0800cce0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cce0:	b480      	push	{r7}
 800cce2:	b087      	sub	sp, #28
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	60f8      	str	r0, [r7, #12]
 800cce8:	60b9      	str	r1, [r7, #8]
 800ccea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	f003 031f 	and.w	r3, r3, #31
 800ccf2:	2201      	movs	r2, #1
 800ccf4:	fa02 f303 	lsl.w	r3, r2, r3
 800ccf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	6a1a      	ldr	r2, [r3, #32]
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	43db      	mvns	r3, r3
 800cd02:	401a      	ands	r2, r3
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	6a1a      	ldr	r2, [r3, #32]
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	f003 031f 	and.w	r3, r3, #31
 800cd12:	6879      	ldr	r1, [r7, #4]
 800cd14:	fa01 f303 	lsl.w	r3, r1, r3
 800cd18:	431a      	orrs	r2, r3
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	621a      	str	r2, [r3, #32]
}
 800cd1e:	bf00      	nop
 800cd20:	371c      	adds	r7, #28
 800cd22:	46bd      	mov	sp, r7
 800cd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd28:	4770      	bx	lr
	...

0800cd2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b085      	sub	sp, #20
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
 800cd34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d101      	bne.n	800cd44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cd40:	2302      	movs	r3, #2
 800cd42:	e05a      	b.n	800cdfa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2201      	movs	r2, #1
 800cd48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2202      	movs	r2, #2
 800cd50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	685b      	ldr	r3, [r3, #4]
 800cd5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	689b      	ldr	r3, [r3, #8]
 800cd62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	68fa      	ldr	r2, [r7, #12]
 800cd72:	4313      	orrs	r3, r2
 800cd74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	68fa      	ldr	r2, [r7, #12]
 800cd7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	4a21      	ldr	r2, [pc, #132]	; (800ce08 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800cd84:	4293      	cmp	r3, r2
 800cd86:	d022      	beq.n	800cdce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd90:	d01d      	beq.n	800cdce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	4a1d      	ldr	r2, [pc, #116]	; (800ce0c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cd98:	4293      	cmp	r3, r2
 800cd9a:	d018      	beq.n	800cdce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	4a1b      	ldr	r2, [pc, #108]	; (800ce10 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cda2:	4293      	cmp	r3, r2
 800cda4:	d013      	beq.n	800cdce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4a1a      	ldr	r2, [pc, #104]	; (800ce14 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cdac:	4293      	cmp	r3, r2
 800cdae:	d00e      	beq.n	800cdce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	4a18      	ldr	r2, [pc, #96]	; (800ce18 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	d009      	beq.n	800cdce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4a17      	ldr	r2, [pc, #92]	; (800ce1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cdc0:	4293      	cmp	r3, r2
 800cdc2:	d004      	beq.n	800cdce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	4a15      	ldr	r2, [pc, #84]	; (800ce20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cdca:	4293      	cmp	r3, r2
 800cdcc:	d10c      	bne.n	800cde8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cdce:	68bb      	ldr	r3, [r7, #8]
 800cdd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cdd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cdd6:	683b      	ldr	r3, [r7, #0]
 800cdd8:	685b      	ldr	r3, [r3, #4]
 800cdda:	68ba      	ldr	r2, [r7, #8]
 800cddc:	4313      	orrs	r3, r2
 800cdde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	68ba      	ldr	r2, [r7, #8]
 800cde6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	2201      	movs	r2, #1
 800cdec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cdf8:	2300      	movs	r3, #0
}
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	3714      	adds	r7, #20
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce04:	4770      	bx	lr
 800ce06:	bf00      	nop
 800ce08:	40010000 	.word	0x40010000
 800ce0c:	40000400 	.word	0x40000400
 800ce10:	40000800 	.word	0x40000800
 800ce14:	40000c00 	.word	0x40000c00
 800ce18:	40010400 	.word	0x40010400
 800ce1c:	40014000 	.word	0x40014000
 800ce20:	40001800 	.word	0x40001800

0800ce24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ce24:	b480      	push	{r7}
 800ce26:	b085      	sub	sp, #20
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
 800ce2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ce2e:	2300      	movs	r3, #0
 800ce30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce38:	2b01      	cmp	r3, #1
 800ce3a:	d101      	bne.n	800ce40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ce3c:	2302      	movs	r3, #2
 800ce3e:	e03d      	b.n	800cebc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2201      	movs	r2, #1
 800ce44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	68db      	ldr	r3, [r3, #12]
 800ce52:	4313      	orrs	r3, r2
 800ce54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	689b      	ldr	r3, [r3, #8]
 800ce60:	4313      	orrs	r3, r2
 800ce62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	685b      	ldr	r3, [r3, #4]
 800ce6e:	4313      	orrs	r3, r2
 800ce70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	4313      	orrs	r3, r2
 800ce7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	691b      	ldr	r3, [r3, #16]
 800ce8a:	4313      	orrs	r3, r2
 800ce8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	695b      	ldr	r3, [r3, #20]
 800ce98:	4313      	orrs	r3, r2
 800ce9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	69db      	ldr	r3, [r3, #28]
 800cea6:	4313      	orrs	r3, r2
 800cea8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	68fa      	ldr	r2, [r7, #12]
 800ceb0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2200      	movs	r2, #0
 800ceb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ceba:	2300      	movs	r3, #0
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	3714      	adds	r7, #20
 800cec0:	46bd      	mov	sp, r7
 800cec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec6:	4770      	bx	lr

0800cec8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cec8:	b480      	push	{r7}
 800ceca:	b083      	sub	sp, #12
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ced0:	bf00      	nop
 800ced2:	370c      	adds	r7, #12
 800ced4:	46bd      	mov	sp, r7
 800ced6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceda:	4770      	bx	lr

0800cedc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cedc:	b480      	push	{r7}
 800cede:	b083      	sub	sp, #12
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cee4:	bf00      	nop
 800cee6:	370c      	adds	r7, #12
 800cee8:	46bd      	mov	sp, r7
 800ceea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceee:	4770      	bx	lr

0800cef0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b082      	sub	sp, #8
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d101      	bne.n	800cf02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cefe:	2301      	movs	r3, #1
 800cf00:	e03f      	b.n	800cf82 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800cf08:	b2db      	uxtb	r3, r3
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d106      	bne.n	800cf1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	2200      	movs	r2, #0
 800cf12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f7f8 fe5a 	bl	8005bd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	2224      	movs	r2, #36	; 0x24
 800cf20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	68da      	ldr	r2, [r3, #12]
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cf32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cf34:	6878      	ldr	r0, [r7, #4]
 800cf36:	f000 f829 	bl	800cf8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	691a      	ldr	r2, [r3, #16]
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cf48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	695a      	ldr	r2, [r3, #20]
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cf58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	68da      	ldr	r2, [r3, #12]
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cf68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2220      	movs	r2, #32
 800cf74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2220      	movs	r2, #32
 800cf7c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800cf80:	2300      	movs	r3, #0
}
 800cf82:	4618      	mov	r0, r3
 800cf84:	3708      	adds	r7, #8
 800cf86:	46bd      	mov	sp, r7
 800cf88:	bd80      	pop	{r7, pc}
	...

0800cf8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cf8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf90:	b085      	sub	sp, #20
 800cf92:	af00      	add	r7, sp, #0
 800cf94:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	691b      	ldr	r3, [r3, #16]
 800cf9c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	68da      	ldr	r2, [r3, #12]
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	430a      	orrs	r2, r1
 800cfaa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	689a      	ldr	r2, [r3, #8]
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	691b      	ldr	r3, [r3, #16]
 800cfb4:	431a      	orrs	r2, r3
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	695b      	ldr	r3, [r3, #20]
 800cfba:	431a      	orrs	r2, r3
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	69db      	ldr	r3, [r3, #28]
 800cfc0:	4313      	orrs	r3, r2
 800cfc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	68db      	ldr	r3, [r3, #12]
 800cfca:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800cfce:	f023 030c 	bic.w	r3, r3, #12
 800cfd2:	687a      	ldr	r2, [r7, #4]
 800cfd4:	6812      	ldr	r2, [r2, #0]
 800cfd6:	68f9      	ldr	r1, [r7, #12]
 800cfd8:	430b      	orrs	r3, r1
 800cfda:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	695b      	ldr	r3, [r3, #20]
 800cfe2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	699a      	ldr	r2, [r3, #24]
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	430a      	orrs	r2, r1
 800cff0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	69db      	ldr	r3, [r3, #28]
 800cff6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cffa:	f040 818b 	bne.w	800d314 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	4ac1      	ldr	r2, [pc, #772]	; (800d308 <UART_SetConfig+0x37c>)
 800d004:	4293      	cmp	r3, r2
 800d006:	d005      	beq.n	800d014 <UART_SetConfig+0x88>
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	4abf      	ldr	r2, [pc, #764]	; (800d30c <UART_SetConfig+0x380>)
 800d00e:	4293      	cmp	r3, r2
 800d010:	f040 80bd 	bne.w	800d18e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d014:	f7fc fbcc 	bl	80097b0 <HAL_RCC_GetPCLK2Freq>
 800d018:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	461d      	mov	r5, r3
 800d01e:	f04f 0600 	mov.w	r6, #0
 800d022:	46a8      	mov	r8, r5
 800d024:	46b1      	mov	r9, r6
 800d026:	eb18 0308 	adds.w	r3, r8, r8
 800d02a:	eb49 0409 	adc.w	r4, r9, r9
 800d02e:	4698      	mov	r8, r3
 800d030:	46a1      	mov	r9, r4
 800d032:	eb18 0805 	adds.w	r8, r8, r5
 800d036:	eb49 0906 	adc.w	r9, r9, r6
 800d03a:	f04f 0100 	mov.w	r1, #0
 800d03e:	f04f 0200 	mov.w	r2, #0
 800d042:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d046:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d04a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d04e:	4688      	mov	r8, r1
 800d050:	4691      	mov	r9, r2
 800d052:	eb18 0005 	adds.w	r0, r8, r5
 800d056:	eb49 0106 	adc.w	r1, r9, r6
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	685b      	ldr	r3, [r3, #4]
 800d05e:	461d      	mov	r5, r3
 800d060:	f04f 0600 	mov.w	r6, #0
 800d064:	196b      	adds	r3, r5, r5
 800d066:	eb46 0406 	adc.w	r4, r6, r6
 800d06a:	461a      	mov	r2, r3
 800d06c:	4623      	mov	r3, r4
 800d06e:	f7f3 fe23 	bl	8000cb8 <__aeabi_uldivmod>
 800d072:	4603      	mov	r3, r0
 800d074:	460c      	mov	r4, r1
 800d076:	461a      	mov	r2, r3
 800d078:	4ba5      	ldr	r3, [pc, #660]	; (800d310 <UART_SetConfig+0x384>)
 800d07a:	fba3 2302 	umull	r2, r3, r3, r2
 800d07e:	095b      	lsrs	r3, r3, #5
 800d080:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d084:	68bb      	ldr	r3, [r7, #8]
 800d086:	461d      	mov	r5, r3
 800d088:	f04f 0600 	mov.w	r6, #0
 800d08c:	46a9      	mov	r9, r5
 800d08e:	46b2      	mov	sl, r6
 800d090:	eb19 0309 	adds.w	r3, r9, r9
 800d094:	eb4a 040a 	adc.w	r4, sl, sl
 800d098:	4699      	mov	r9, r3
 800d09a:	46a2      	mov	sl, r4
 800d09c:	eb19 0905 	adds.w	r9, r9, r5
 800d0a0:	eb4a 0a06 	adc.w	sl, sl, r6
 800d0a4:	f04f 0100 	mov.w	r1, #0
 800d0a8:	f04f 0200 	mov.w	r2, #0
 800d0ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d0b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d0b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d0b8:	4689      	mov	r9, r1
 800d0ba:	4692      	mov	sl, r2
 800d0bc:	eb19 0005 	adds.w	r0, r9, r5
 800d0c0:	eb4a 0106 	adc.w	r1, sl, r6
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	685b      	ldr	r3, [r3, #4]
 800d0c8:	461d      	mov	r5, r3
 800d0ca:	f04f 0600 	mov.w	r6, #0
 800d0ce:	196b      	adds	r3, r5, r5
 800d0d0:	eb46 0406 	adc.w	r4, r6, r6
 800d0d4:	461a      	mov	r2, r3
 800d0d6:	4623      	mov	r3, r4
 800d0d8:	f7f3 fdee 	bl	8000cb8 <__aeabi_uldivmod>
 800d0dc:	4603      	mov	r3, r0
 800d0de:	460c      	mov	r4, r1
 800d0e0:	461a      	mov	r2, r3
 800d0e2:	4b8b      	ldr	r3, [pc, #556]	; (800d310 <UART_SetConfig+0x384>)
 800d0e4:	fba3 1302 	umull	r1, r3, r3, r2
 800d0e8:	095b      	lsrs	r3, r3, #5
 800d0ea:	2164      	movs	r1, #100	; 0x64
 800d0ec:	fb01 f303 	mul.w	r3, r1, r3
 800d0f0:	1ad3      	subs	r3, r2, r3
 800d0f2:	00db      	lsls	r3, r3, #3
 800d0f4:	3332      	adds	r3, #50	; 0x32
 800d0f6:	4a86      	ldr	r2, [pc, #536]	; (800d310 <UART_SetConfig+0x384>)
 800d0f8:	fba2 2303 	umull	r2, r3, r2, r3
 800d0fc:	095b      	lsrs	r3, r3, #5
 800d0fe:	005b      	lsls	r3, r3, #1
 800d100:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d104:	4498      	add	r8, r3
 800d106:	68bb      	ldr	r3, [r7, #8]
 800d108:	461d      	mov	r5, r3
 800d10a:	f04f 0600 	mov.w	r6, #0
 800d10e:	46a9      	mov	r9, r5
 800d110:	46b2      	mov	sl, r6
 800d112:	eb19 0309 	adds.w	r3, r9, r9
 800d116:	eb4a 040a 	adc.w	r4, sl, sl
 800d11a:	4699      	mov	r9, r3
 800d11c:	46a2      	mov	sl, r4
 800d11e:	eb19 0905 	adds.w	r9, r9, r5
 800d122:	eb4a 0a06 	adc.w	sl, sl, r6
 800d126:	f04f 0100 	mov.w	r1, #0
 800d12a:	f04f 0200 	mov.w	r2, #0
 800d12e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d132:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d136:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d13a:	4689      	mov	r9, r1
 800d13c:	4692      	mov	sl, r2
 800d13e:	eb19 0005 	adds.w	r0, r9, r5
 800d142:	eb4a 0106 	adc.w	r1, sl, r6
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	685b      	ldr	r3, [r3, #4]
 800d14a:	461d      	mov	r5, r3
 800d14c:	f04f 0600 	mov.w	r6, #0
 800d150:	196b      	adds	r3, r5, r5
 800d152:	eb46 0406 	adc.w	r4, r6, r6
 800d156:	461a      	mov	r2, r3
 800d158:	4623      	mov	r3, r4
 800d15a:	f7f3 fdad 	bl	8000cb8 <__aeabi_uldivmod>
 800d15e:	4603      	mov	r3, r0
 800d160:	460c      	mov	r4, r1
 800d162:	461a      	mov	r2, r3
 800d164:	4b6a      	ldr	r3, [pc, #424]	; (800d310 <UART_SetConfig+0x384>)
 800d166:	fba3 1302 	umull	r1, r3, r3, r2
 800d16a:	095b      	lsrs	r3, r3, #5
 800d16c:	2164      	movs	r1, #100	; 0x64
 800d16e:	fb01 f303 	mul.w	r3, r1, r3
 800d172:	1ad3      	subs	r3, r2, r3
 800d174:	00db      	lsls	r3, r3, #3
 800d176:	3332      	adds	r3, #50	; 0x32
 800d178:	4a65      	ldr	r2, [pc, #404]	; (800d310 <UART_SetConfig+0x384>)
 800d17a:	fba2 2303 	umull	r2, r3, r2, r3
 800d17e:	095b      	lsrs	r3, r3, #5
 800d180:	f003 0207 	and.w	r2, r3, #7
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	4442      	add	r2, r8
 800d18a:	609a      	str	r2, [r3, #8]
 800d18c:	e26f      	b.n	800d66e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d18e:	f7fc fafb 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800d192:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	461d      	mov	r5, r3
 800d198:	f04f 0600 	mov.w	r6, #0
 800d19c:	46a8      	mov	r8, r5
 800d19e:	46b1      	mov	r9, r6
 800d1a0:	eb18 0308 	adds.w	r3, r8, r8
 800d1a4:	eb49 0409 	adc.w	r4, r9, r9
 800d1a8:	4698      	mov	r8, r3
 800d1aa:	46a1      	mov	r9, r4
 800d1ac:	eb18 0805 	adds.w	r8, r8, r5
 800d1b0:	eb49 0906 	adc.w	r9, r9, r6
 800d1b4:	f04f 0100 	mov.w	r1, #0
 800d1b8:	f04f 0200 	mov.w	r2, #0
 800d1bc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d1c0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d1c4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d1c8:	4688      	mov	r8, r1
 800d1ca:	4691      	mov	r9, r2
 800d1cc:	eb18 0005 	adds.w	r0, r8, r5
 800d1d0:	eb49 0106 	adc.w	r1, r9, r6
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	685b      	ldr	r3, [r3, #4]
 800d1d8:	461d      	mov	r5, r3
 800d1da:	f04f 0600 	mov.w	r6, #0
 800d1de:	196b      	adds	r3, r5, r5
 800d1e0:	eb46 0406 	adc.w	r4, r6, r6
 800d1e4:	461a      	mov	r2, r3
 800d1e6:	4623      	mov	r3, r4
 800d1e8:	f7f3 fd66 	bl	8000cb8 <__aeabi_uldivmod>
 800d1ec:	4603      	mov	r3, r0
 800d1ee:	460c      	mov	r4, r1
 800d1f0:	461a      	mov	r2, r3
 800d1f2:	4b47      	ldr	r3, [pc, #284]	; (800d310 <UART_SetConfig+0x384>)
 800d1f4:	fba3 2302 	umull	r2, r3, r3, r2
 800d1f8:	095b      	lsrs	r3, r3, #5
 800d1fa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	461d      	mov	r5, r3
 800d202:	f04f 0600 	mov.w	r6, #0
 800d206:	46a9      	mov	r9, r5
 800d208:	46b2      	mov	sl, r6
 800d20a:	eb19 0309 	adds.w	r3, r9, r9
 800d20e:	eb4a 040a 	adc.w	r4, sl, sl
 800d212:	4699      	mov	r9, r3
 800d214:	46a2      	mov	sl, r4
 800d216:	eb19 0905 	adds.w	r9, r9, r5
 800d21a:	eb4a 0a06 	adc.w	sl, sl, r6
 800d21e:	f04f 0100 	mov.w	r1, #0
 800d222:	f04f 0200 	mov.w	r2, #0
 800d226:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d22a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d22e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d232:	4689      	mov	r9, r1
 800d234:	4692      	mov	sl, r2
 800d236:	eb19 0005 	adds.w	r0, r9, r5
 800d23a:	eb4a 0106 	adc.w	r1, sl, r6
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	685b      	ldr	r3, [r3, #4]
 800d242:	461d      	mov	r5, r3
 800d244:	f04f 0600 	mov.w	r6, #0
 800d248:	196b      	adds	r3, r5, r5
 800d24a:	eb46 0406 	adc.w	r4, r6, r6
 800d24e:	461a      	mov	r2, r3
 800d250:	4623      	mov	r3, r4
 800d252:	f7f3 fd31 	bl	8000cb8 <__aeabi_uldivmod>
 800d256:	4603      	mov	r3, r0
 800d258:	460c      	mov	r4, r1
 800d25a:	461a      	mov	r2, r3
 800d25c:	4b2c      	ldr	r3, [pc, #176]	; (800d310 <UART_SetConfig+0x384>)
 800d25e:	fba3 1302 	umull	r1, r3, r3, r2
 800d262:	095b      	lsrs	r3, r3, #5
 800d264:	2164      	movs	r1, #100	; 0x64
 800d266:	fb01 f303 	mul.w	r3, r1, r3
 800d26a:	1ad3      	subs	r3, r2, r3
 800d26c:	00db      	lsls	r3, r3, #3
 800d26e:	3332      	adds	r3, #50	; 0x32
 800d270:	4a27      	ldr	r2, [pc, #156]	; (800d310 <UART_SetConfig+0x384>)
 800d272:	fba2 2303 	umull	r2, r3, r2, r3
 800d276:	095b      	lsrs	r3, r3, #5
 800d278:	005b      	lsls	r3, r3, #1
 800d27a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d27e:	4498      	add	r8, r3
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	461d      	mov	r5, r3
 800d284:	f04f 0600 	mov.w	r6, #0
 800d288:	46a9      	mov	r9, r5
 800d28a:	46b2      	mov	sl, r6
 800d28c:	eb19 0309 	adds.w	r3, r9, r9
 800d290:	eb4a 040a 	adc.w	r4, sl, sl
 800d294:	4699      	mov	r9, r3
 800d296:	46a2      	mov	sl, r4
 800d298:	eb19 0905 	adds.w	r9, r9, r5
 800d29c:	eb4a 0a06 	adc.w	sl, sl, r6
 800d2a0:	f04f 0100 	mov.w	r1, #0
 800d2a4:	f04f 0200 	mov.w	r2, #0
 800d2a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d2ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d2b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d2b4:	4689      	mov	r9, r1
 800d2b6:	4692      	mov	sl, r2
 800d2b8:	eb19 0005 	adds.w	r0, r9, r5
 800d2bc:	eb4a 0106 	adc.w	r1, sl, r6
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	685b      	ldr	r3, [r3, #4]
 800d2c4:	461d      	mov	r5, r3
 800d2c6:	f04f 0600 	mov.w	r6, #0
 800d2ca:	196b      	adds	r3, r5, r5
 800d2cc:	eb46 0406 	adc.w	r4, r6, r6
 800d2d0:	461a      	mov	r2, r3
 800d2d2:	4623      	mov	r3, r4
 800d2d4:	f7f3 fcf0 	bl	8000cb8 <__aeabi_uldivmod>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	460c      	mov	r4, r1
 800d2dc:	461a      	mov	r2, r3
 800d2de:	4b0c      	ldr	r3, [pc, #48]	; (800d310 <UART_SetConfig+0x384>)
 800d2e0:	fba3 1302 	umull	r1, r3, r3, r2
 800d2e4:	095b      	lsrs	r3, r3, #5
 800d2e6:	2164      	movs	r1, #100	; 0x64
 800d2e8:	fb01 f303 	mul.w	r3, r1, r3
 800d2ec:	1ad3      	subs	r3, r2, r3
 800d2ee:	00db      	lsls	r3, r3, #3
 800d2f0:	3332      	adds	r3, #50	; 0x32
 800d2f2:	4a07      	ldr	r2, [pc, #28]	; (800d310 <UART_SetConfig+0x384>)
 800d2f4:	fba2 2303 	umull	r2, r3, r2, r3
 800d2f8:	095b      	lsrs	r3, r3, #5
 800d2fa:	f003 0207 	and.w	r2, r3, #7
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	4442      	add	r2, r8
 800d304:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d306:	e1b2      	b.n	800d66e <UART_SetConfig+0x6e2>
 800d308:	40011000 	.word	0x40011000
 800d30c:	40011400 	.word	0x40011400
 800d310:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	4ad7      	ldr	r2, [pc, #860]	; (800d678 <UART_SetConfig+0x6ec>)
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d005      	beq.n	800d32a <UART_SetConfig+0x39e>
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	4ad6      	ldr	r2, [pc, #856]	; (800d67c <UART_SetConfig+0x6f0>)
 800d324:	4293      	cmp	r3, r2
 800d326:	f040 80d1 	bne.w	800d4cc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d32a:	f7fc fa41 	bl	80097b0 <HAL_RCC_GetPCLK2Freq>
 800d32e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	469a      	mov	sl, r3
 800d334:	f04f 0b00 	mov.w	fp, #0
 800d338:	46d0      	mov	r8, sl
 800d33a:	46d9      	mov	r9, fp
 800d33c:	eb18 0308 	adds.w	r3, r8, r8
 800d340:	eb49 0409 	adc.w	r4, r9, r9
 800d344:	4698      	mov	r8, r3
 800d346:	46a1      	mov	r9, r4
 800d348:	eb18 080a 	adds.w	r8, r8, sl
 800d34c:	eb49 090b 	adc.w	r9, r9, fp
 800d350:	f04f 0100 	mov.w	r1, #0
 800d354:	f04f 0200 	mov.w	r2, #0
 800d358:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d35c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d360:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d364:	4688      	mov	r8, r1
 800d366:	4691      	mov	r9, r2
 800d368:	eb1a 0508 	adds.w	r5, sl, r8
 800d36c:	eb4b 0609 	adc.w	r6, fp, r9
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	685b      	ldr	r3, [r3, #4]
 800d374:	4619      	mov	r1, r3
 800d376:	f04f 0200 	mov.w	r2, #0
 800d37a:	f04f 0300 	mov.w	r3, #0
 800d37e:	f04f 0400 	mov.w	r4, #0
 800d382:	0094      	lsls	r4, r2, #2
 800d384:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d388:	008b      	lsls	r3, r1, #2
 800d38a:	461a      	mov	r2, r3
 800d38c:	4623      	mov	r3, r4
 800d38e:	4628      	mov	r0, r5
 800d390:	4631      	mov	r1, r6
 800d392:	f7f3 fc91 	bl	8000cb8 <__aeabi_uldivmod>
 800d396:	4603      	mov	r3, r0
 800d398:	460c      	mov	r4, r1
 800d39a:	461a      	mov	r2, r3
 800d39c:	4bb8      	ldr	r3, [pc, #736]	; (800d680 <UART_SetConfig+0x6f4>)
 800d39e:	fba3 2302 	umull	r2, r3, r3, r2
 800d3a2:	095b      	lsrs	r3, r3, #5
 800d3a4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d3a8:	68bb      	ldr	r3, [r7, #8]
 800d3aa:	469b      	mov	fp, r3
 800d3ac:	f04f 0c00 	mov.w	ip, #0
 800d3b0:	46d9      	mov	r9, fp
 800d3b2:	46e2      	mov	sl, ip
 800d3b4:	eb19 0309 	adds.w	r3, r9, r9
 800d3b8:	eb4a 040a 	adc.w	r4, sl, sl
 800d3bc:	4699      	mov	r9, r3
 800d3be:	46a2      	mov	sl, r4
 800d3c0:	eb19 090b 	adds.w	r9, r9, fp
 800d3c4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d3c8:	f04f 0100 	mov.w	r1, #0
 800d3cc:	f04f 0200 	mov.w	r2, #0
 800d3d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d3d4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d3d8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d3dc:	4689      	mov	r9, r1
 800d3de:	4692      	mov	sl, r2
 800d3e0:	eb1b 0509 	adds.w	r5, fp, r9
 800d3e4:	eb4c 060a 	adc.w	r6, ip, sl
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	685b      	ldr	r3, [r3, #4]
 800d3ec:	4619      	mov	r1, r3
 800d3ee:	f04f 0200 	mov.w	r2, #0
 800d3f2:	f04f 0300 	mov.w	r3, #0
 800d3f6:	f04f 0400 	mov.w	r4, #0
 800d3fa:	0094      	lsls	r4, r2, #2
 800d3fc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d400:	008b      	lsls	r3, r1, #2
 800d402:	461a      	mov	r2, r3
 800d404:	4623      	mov	r3, r4
 800d406:	4628      	mov	r0, r5
 800d408:	4631      	mov	r1, r6
 800d40a:	f7f3 fc55 	bl	8000cb8 <__aeabi_uldivmod>
 800d40e:	4603      	mov	r3, r0
 800d410:	460c      	mov	r4, r1
 800d412:	461a      	mov	r2, r3
 800d414:	4b9a      	ldr	r3, [pc, #616]	; (800d680 <UART_SetConfig+0x6f4>)
 800d416:	fba3 1302 	umull	r1, r3, r3, r2
 800d41a:	095b      	lsrs	r3, r3, #5
 800d41c:	2164      	movs	r1, #100	; 0x64
 800d41e:	fb01 f303 	mul.w	r3, r1, r3
 800d422:	1ad3      	subs	r3, r2, r3
 800d424:	011b      	lsls	r3, r3, #4
 800d426:	3332      	adds	r3, #50	; 0x32
 800d428:	4a95      	ldr	r2, [pc, #596]	; (800d680 <UART_SetConfig+0x6f4>)
 800d42a:	fba2 2303 	umull	r2, r3, r2, r3
 800d42e:	095b      	lsrs	r3, r3, #5
 800d430:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d434:	4498      	add	r8, r3
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	469b      	mov	fp, r3
 800d43a:	f04f 0c00 	mov.w	ip, #0
 800d43e:	46d9      	mov	r9, fp
 800d440:	46e2      	mov	sl, ip
 800d442:	eb19 0309 	adds.w	r3, r9, r9
 800d446:	eb4a 040a 	adc.w	r4, sl, sl
 800d44a:	4699      	mov	r9, r3
 800d44c:	46a2      	mov	sl, r4
 800d44e:	eb19 090b 	adds.w	r9, r9, fp
 800d452:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d456:	f04f 0100 	mov.w	r1, #0
 800d45a:	f04f 0200 	mov.w	r2, #0
 800d45e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d462:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d466:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d46a:	4689      	mov	r9, r1
 800d46c:	4692      	mov	sl, r2
 800d46e:	eb1b 0509 	adds.w	r5, fp, r9
 800d472:	eb4c 060a 	adc.w	r6, ip, sl
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	685b      	ldr	r3, [r3, #4]
 800d47a:	4619      	mov	r1, r3
 800d47c:	f04f 0200 	mov.w	r2, #0
 800d480:	f04f 0300 	mov.w	r3, #0
 800d484:	f04f 0400 	mov.w	r4, #0
 800d488:	0094      	lsls	r4, r2, #2
 800d48a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d48e:	008b      	lsls	r3, r1, #2
 800d490:	461a      	mov	r2, r3
 800d492:	4623      	mov	r3, r4
 800d494:	4628      	mov	r0, r5
 800d496:	4631      	mov	r1, r6
 800d498:	f7f3 fc0e 	bl	8000cb8 <__aeabi_uldivmod>
 800d49c:	4603      	mov	r3, r0
 800d49e:	460c      	mov	r4, r1
 800d4a0:	461a      	mov	r2, r3
 800d4a2:	4b77      	ldr	r3, [pc, #476]	; (800d680 <UART_SetConfig+0x6f4>)
 800d4a4:	fba3 1302 	umull	r1, r3, r3, r2
 800d4a8:	095b      	lsrs	r3, r3, #5
 800d4aa:	2164      	movs	r1, #100	; 0x64
 800d4ac:	fb01 f303 	mul.w	r3, r1, r3
 800d4b0:	1ad3      	subs	r3, r2, r3
 800d4b2:	011b      	lsls	r3, r3, #4
 800d4b4:	3332      	adds	r3, #50	; 0x32
 800d4b6:	4a72      	ldr	r2, [pc, #456]	; (800d680 <UART_SetConfig+0x6f4>)
 800d4b8:	fba2 2303 	umull	r2, r3, r2, r3
 800d4bc:	095b      	lsrs	r3, r3, #5
 800d4be:	f003 020f 	and.w	r2, r3, #15
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	4442      	add	r2, r8
 800d4c8:	609a      	str	r2, [r3, #8]
 800d4ca:	e0d0      	b.n	800d66e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800d4cc:	f7fc f95c 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800d4d0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	469a      	mov	sl, r3
 800d4d6:	f04f 0b00 	mov.w	fp, #0
 800d4da:	46d0      	mov	r8, sl
 800d4dc:	46d9      	mov	r9, fp
 800d4de:	eb18 0308 	adds.w	r3, r8, r8
 800d4e2:	eb49 0409 	adc.w	r4, r9, r9
 800d4e6:	4698      	mov	r8, r3
 800d4e8:	46a1      	mov	r9, r4
 800d4ea:	eb18 080a 	adds.w	r8, r8, sl
 800d4ee:	eb49 090b 	adc.w	r9, r9, fp
 800d4f2:	f04f 0100 	mov.w	r1, #0
 800d4f6:	f04f 0200 	mov.w	r2, #0
 800d4fa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d4fe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d502:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d506:	4688      	mov	r8, r1
 800d508:	4691      	mov	r9, r2
 800d50a:	eb1a 0508 	adds.w	r5, sl, r8
 800d50e:	eb4b 0609 	adc.w	r6, fp, r9
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	685b      	ldr	r3, [r3, #4]
 800d516:	4619      	mov	r1, r3
 800d518:	f04f 0200 	mov.w	r2, #0
 800d51c:	f04f 0300 	mov.w	r3, #0
 800d520:	f04f 0400 	mov.w	r4, #0
 800d524:	0094      	lsls	r4, r2, #2
 800d526:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d52a:	008b      	lsls	r3, r1, #2
 800d52c:	461a      	mov	r2, r3
 800d52e:	4623      	mov	r3, r4
 800d530:	4628      	mov	r0, r5
 800d532:	4631      	mov	r1, r6
 800d534:	f7f3 fbc0 	bl	8000cb8 <__aeabi_uldivmod>
 800d538:	4603      	mov	r3, r0
 800d53a:	460c      	mov	r4, r1
 800d53c:	461a      	mov	r2, r3
 800d53e:	4b50      	ldr	r3, [pc, #320]	; (800d680 <UART_SetConfig+0x6f4>)
 800d540:	fba3 2302 	umull	r2, r3, r3, r2
 800d544:	095b      	lsrs	r3, r3, #5
 800d546:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	469b      	mov	fp, r3
 800d54e:	f04f 0c00 	mov.w	ip, #0
 800d552:	46d9      	mov	r9, fp
 800d554:	46e2      	mov	sl, ip
 800d556:	eb19 0309 	adds.w	r3, r9, r9
 800d55a:	eb4a 040a 	adc.w	r4, sl, sl
 800d55e:	4699      	mov	r9, r3
 800d560:	46a2      	mov	sl, r4
 800d562:	eb19 090b 	adds.w	r9, r9, fp
 800d566:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d56a:	f04f 0100 	mov.w	r1, #0
 800d56e:	f04f 0200 	mov.w	r2, #0
 800d572:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d576:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d57a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d57e:	4689      	mov	r9, r1
 800d580:	4692      	mov	sl, r2
 800d582:	eb1b 0509 	adds.w	r5, fp, r9
 800d586:	eb4c 060a 	adc.w	r6, ip, sl
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	685b      	ldr	r3, [r3, #4]
 800d58e:	4619      	mov	r1, r3
 800d590:	f04f 0200 	mov.w	r2, #0
 800d594:	f04f 0300 	mov.w	r3, #0
 800d598:	f04f 0400 	mov.w	r4, #0
 800d59c:	0094      	lsls	r4, r2, #2
 800d59e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d5a2:	008b      	lsls	r3, r1, #2
 800d5a4:	461a      	mov	r2, r3
 800d5a6:	4623      	mov	r3, r4
 800d5a8:	4628      	mov	r0, r5
 800d5aa:	4631      	mov	r1, r6
 800d5ac:	f7f3 fb84 	bl	8000cb8 <__aeabi_uldivmod>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	460c      	mov	r4, r1
 800d5b4:	461a      	mov	r2, r3
 800d5b6:	4b32      	ldr	r3, [pc, #200]	; (800d680 <UART_SetConfig+0x6f4>)
 800d5b8:	fba3 1302 	umull	r1, r3, r3, r2
 800d5bc:	095b      	lsrs	r3, r3, #5
 800d5be:	2164      	movs	r1, #100	; 0x64
 800d5c0:	fb01 f303 	mul.w	r3, r1, r3
 800d5c4:	1ad3      	subs	r3, r2, r3
 800d5c6:	011b      	lsls	r3, r3, #4
 800d5c8:	3332      	adds	r3, #50	; 0x32
 800d5ca:	4a2d      	ldr	r2, [pc, #180]	; (800d680 <UART_SetConfig+0x6f4>)
 800d5cc:	fba2 2303 	umull	r2, r3, r2, r3
 800d5d0:	095b      	lsrs	r3, r3, #5
 800d5d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d5d6:	4498      	add	r8, r3
 800d5d8:	68bb      	ldr	r3, [r7, #8]
 800d5da:	469b      	mov	fp, r3
 800d5dc:	f04f 0c00 	mov.w	ip, #0
 800d5e0:	46d9      	mov	r9, fp
 800d5e2:	46e2      	mov	sl, ip
 800d5e4:	eb19 0309 	adds.w	r3, r9, r9
 800d5e8:	eb4a 040a 	adc.w	r4, sl, sl
 800d5ec:	4699      	mov	r9, r3
 800d5ee:	46a2      	mov	sl, r4
 800d5f0:	eb19 090b 	adds.w	r9, r9, fp
 800d5f4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d5f8:	f04f 0100 	mov.w	r1, #0
 800d5fc:	f04f 0200 	mov.w	r2, #0
 800d600:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d604:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d608:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d60c:	4689      	mov	r9, r1
 800d60e:	4692      	mov	sl, r2
 800d610:	eb1b 0509 	adds.w	r5, fp, r9
 800d614:	eb4c 060a 	adc.w	r6, ip, sl
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	685b      	ldr	r3, [r3, #4]
 800d61c:	4619      	mov	r1, r3
 800d61e:	f04f 0200 	mov.w	r2, #0
 800d622:	f04f 0300 	mov.w	r3, #0
 800d626:	f04f 0400 	mov.w	r4, #0
 800d62a:	0094      	lsls	r4, r2, #2
 800d62c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d630:	008b      	lsls	r3, r1, #2
 800d632:	461a      	mov	r2, r3
 800d634:	4623      	mov	r3, r4
 800d636:	4628      	mov	r0, r5
 800d638:	4631      	mov	r1, r6
 800d63a:	f7f3 fb3d 	bl	8000cb8 <__aeabi_uldivmod>
 800d63e:	4603      	mov	r3, r0
 800d640:	460c      	mov	r4, r1
 800d642:	461a      	mov	r2, r3
 800d644:	4b0e      	ldr	r3, [pc, #56]	; (800d680 <UART_SetConfig+0x6f4>)
 800d646:	fba3 1302 	umull	r1, r3, r3, r2
 800d64a:	095b      	lsrs	r3, r3, #5
 800d64c:	2164      	movs	r1, #100	; 0x64
 800d64e:	fb01 f303 	mul.w	r3, r1, r3
 800d652:	1ad3      	subs	r3, r2, r3
 800d654:	011b      	lsls	r3, r3, #4
 800d656:	3332      	adds	r3, #50	; 0x32
 800d658:	4a09      	ldr	r2, [pc, #36]	; (800d680 <UART_SetConfig+0x6f4>)
 800d65a:	fba2 2303 	umull	r2, r3, r2, r3
 800d65e:	095b      	lsrs	r3, r3, #5
 800d660:	f003 020f 	and.w	r2, r3, #15
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	4442      	add	r2, r8
 800d66a:	609a      	str	r2, [r3, #8]
}
 800d66c:	e7ff      	b.n	800d66e <UART_SetConfig+0x6e2>
 800d66e:	bf00      	nop
 800d670:	3714      	adds	r7, #20
 800d672:	46bd      	mov	sp, r7
 800d674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d678:	40011000 	.word	0x40011000
 800d67c:	40011400 	.word	0x40011400
 800d680:	51eb851f 	.word	0x51eb851f

0800d684 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800d684:	b084      	sub	sp, #16
 800d686:	b480      	push	{r7}
 800d688:	b085      	sub	sp, #20
 800d68a:	af00      	add	r7, sp, #0
 800d68c:	6078      	str	r0, [r7, #4]
 800d68e:	f107 001c 	add.w	r0, r7, #28
 800d692:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d696:	2300      	movs	r3, #0
 800d698:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800d69a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800d69c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800d69e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800d6a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800d6a2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d6a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800d6a6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d6a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800d6aa:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d6ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800d6ae:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d6b0:	68fa      	ldr	r2, [r7, #12]
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	685b      	ldr	r3, [r3, #4]
 800d6ba:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800d6be:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d6c2:	68fa      	ldr	r2, [r7, #12]
 800d6c4:	431a      	orrs	r2, r3
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d6ca:	2300      	movs	r3, #0
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3714      	adds	r7, #20
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d6:	b004      	add	sp, #16
 800d6d8:	4770      	bx	lr

0800d6da <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800d6da:	b480      	push	{r7}
 800d6dc:	b083      	sub	sp, #12
 800d6de:	af00      	add	r7, sp, #0
 800d6e0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	370c      	adds	r7, #12
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f2:	4770      	bx	lr

0800d6f4 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800d6f4:	b480      	push	{r7}
 800d6f6:	b083      	sub	sp, #12
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
 800d6fc:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800d6fe:	683b      	ldr	r3, [r7, #0]
 800d700:	681a      	ldr	r2, [r3, #0]
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d708:	2300      	movs	r3, #0
}
 800d70a:	4618      	mov	r0, r3
 800d70c:	370c      	adds	r7, #12
 800d70e:	46bd      	mov	sp, r7
 800d710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d714:	4770      	bx	lr

0800d716 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800d716:	b580      	push	{r7, lr}
 800d718:	b082      	sub	sp, #8
 800d71a:	af00      	add	r7, sp, #0
 800d71c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	2203      	movs	r2, #3
 800d722:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800d724:	2002      	movs	r0, #2
 800d726:	f7f9 fbc5 	bl	8006eb4 <HAL_Delay>
  
  return HAL_OK;
 800d72a:	2300      	movs	r3, #0
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3708      	adds	r7, #8
 800d730:	46bd      	mov	sp, r7
 800d732:	bd80      	pop	{r7, pc}

0800d734 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800d734:	b480      	push	{r7}
 800d736:	b083      	sub	sp, #12
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	f003 0303 	and.w	r3, r3, #3
}
 800d744:	4618      	mov	r0, r3
 800d746:	370c      	adds	r7, #12
 800d748:	46bd      	mov	sp, r7
 800d74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74e:	4770      	bx	lr

0800d750 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800d750:	b480      	push	{r7}
 800d752:	b085      	sub	sp, #20
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
 800d758:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d75a:	2300      	movs	r3, #0
 800d75c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	681a      	ldr	r2, [r3, #0]
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d76e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d774:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d776:	683b      	ldr	r3, [r7, #0]
 800d778:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d77a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d77c:	68fa      	ldr	r2, [r7, #12]
 800d77e:	4313      	orrs	r3, r2
 800d780:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	68db      	ldr	r3, [r3, #12]
 800d786:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d78a:	f023 030f 	bic.w	r3, r3, #15
 800d78e:	68fa      	ldr	r2, [r7, #12]
 800d790:	431a      	orrs	r2, r3
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d796:	2300      	movs	r3, #0
}
 800d798:	4618      	mov	r0, r3
 800d79a:	3714      	adds	r7, #20
 800d79c:	46bd      	mov	sp, r7
 800d79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a2:	4770      	bx	lr

0800d7a4 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b083      	sub	sp, #12
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	691b      	ldr	r3, [r3, #16]
 800d7b0:	b2db      	uxtb	r3, r3
}
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	370c      	adds	r7, #12
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7bc:	4770      	bx	lr

0800d7be <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800d7be:	b480      	push	{r7}
 800d7c0:	b085      	sub	sp, #20
 800d7c2:	af00      	add	r7, sp, #0
 800d7c4:	6078      	str	r0, [r7, #4]
 800d7c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	3314      	adds	r3, #20
 800d7cc:	461a      	mov	r2, r3
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	4413      	add	r3, r2
 800d7d2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	681b      	ldr	r3, [r3, #0]
}  
 800d7d8:	4618      	mov	r0, r3
 800d7da:	3714      	adds	r7, #20
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e2:	4770      	bx	lr

0800d7e4 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800d7e4:	b480      	push	{r7}
 800d7e6:	b085      	sub	sp, #20
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	6078      	str	r0, [r7, #4]
 800d7ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800d7f2:	683b      	ldr	r3, [r7, #0]
 800d7f4:	681a      	ldr	r2, [r3, #0]
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	685a      	ldr	r2, [r3, #4]
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d80a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d810:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d816:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d818:	68fa      	ldr	r2, [r7, #12]
 800d81a:	4313      	orrs	r3, r2
 800d81c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d822:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	431a      	orrs	r2, r3
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800d82e:	2300      	movs	r3, #0

}
 800d830:	4618      	mov	r0, r3
 800d832:	3714      	adds	r7, #20
 800d834:	46bd      	mov	sp, r7
 800d836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83a:	4770      	bx	lr

0800d83c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800d83c:	b580      	push	{r7, lr}
 800d83e:	b088      	sub	sp, #32
 800d840:	af00      	add	r7, sp, #0
 800d842:	6078      	str	r0, [r7, #4]
 800d844:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d84a:	2310      	movs	r3, #16
 800d84c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d84e:	2340      	movs	r3, #64	; 0x40
 800d850:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d852:	2300      	movs	r3, #0
 800d854:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d85a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d85c:	f107 0308 	add.w	r3, r7, #8
 800d860:	4619      	mov	r1, r3
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f7ff ff74 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800d868:	f241 3288 	movw	r2, #5000	; 0x1388
 800d86c:	2110      	movs	r1, #16
 800d86e:	6878      	ldr	r0, [r7, #4]
 800d870:	f000 fa40 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800d874:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d876:	69fb      	ldr	r3, [r7, #28]
}
 800d878:	4618      	mov	r0, r3
 800d87a:	3720      	adds	r7, #32
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}

0800d880 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b088      	sub	sp, #32
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
 800d888:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d88e:	2311      	movs	r3, #17
 800d890:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d892:	2340      	movs	r3, #64	; 0x40
 800d894:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d896:	2300      	movs	r3, #0
 800d898:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d89a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d89e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d8a0:	f107 0308 	add.w	r3, r7, #8
 800d8a4:	4619      	mov	r1, r3
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f7ff ff52 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d8ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800d8b0:	2111      	movs	r1, #17
 800d8b2:	6878      	ldr	r0, [r7, #4]
 800d8b4:	f000 fa1e 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800d8b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8ba:	69fb      	ldr	r3, [r7, #28]
}
 800d8bc:	4618      	mov	r0, r3
 800d8be:	3720      	adds	r7, #32
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd80      	pop	{r7, pc}

0800d8c4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b088      	sub	sp, #32
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
 800d8cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d8d2:	2312      	movs	r3, #18
 800d8d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d8d6:	2340      	movs	r3, #64	; 0x40
 800d8d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d8da:	2300      	movs	r3, #0
 800d8dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d8de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d8e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d8e4:	f107 0308 	add.w	r3, r7, #8
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	6878      	ldr	r0, [r7, #4]
 800d8ec:	f7ff ff30 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d8f0:	f241 3288 	movw	r2, #5000	; 0x1388
 800d8f4:	2112      	movs	r1, #18
 800d8f6:	6878      	ldr	r0, [r7, #4]
 800d8f8:	f000 f9fc 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800d8fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8fe:	69fb      	ldr	r3, [r7, #28]
}
 800d900:	4618      	mov	r0, r3
 800d902:	3720      	adds	r7, #32
 800d904:	46bd      	mov	sp, r7
 800d906:	bd80      	pop	{r7, pc}

0800d908 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d908:	b580      	push	{r7, lr}
 800d90a:	b088      	sub	sp, #32
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
 800d910:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d912:	683b      	ldr	r3, [r7, #0]
 800d914:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d916:	2318      	movs	r3, #24
 800d918:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d91a:	2340      	movs	r3, #64	; 0x40
 800d91c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d91e:	2300      	movs	r3, #0
 800d920:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d922:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d926:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d928:	f107 0308 	add.w	r3, r7, #8
 800d92c:	4619      	mov	r1, r3
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f7ff ff0e 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d934:	f241 3288 	movw	r2, #5000	; 0x1388
 800d938:	2118      	movs	r1, #24
 800d93a:	6878      	ldr	r0, [r7, #4]
 800d93c:	f000 f9da 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800d940:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d942:	69fb      	ldr	r3, [r7, #28]
}
 800d944:	4618      	mov	r0, r3
 800d946:	3720      	adds	r7, #32
 800d948:	46bd      	mov	sp, r7
 800d94a:	bd80      	pop	{r7, pc}

0800d94c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b088      	sub	sp, #32
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]
 800d954:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d95a:	2319      	movs	r3, #25
 800d95c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d95e:	2340      	movs	r3, #64	; 0x40
 800d960:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d962:	2300      	movs	r3, #0
 800d964:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d96a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d96c:	f107 0308 	add.w	r3, r7, #8
 800d970:	4619      	mov	r1, r3
 800d972:	6878      	ldr	r0, [r7, #4]
 800d974:	f7ff feec 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d978:	f241 3288 	movw	r2, #5000	; 0x1388
 800d97c:	2119      	movs	r1, #25
 800d97e:	6878      	ldr	r0, [r7, #4]
 800d980:	f000 f9b8 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800d984:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d986:	69fb      	ldr	r3, [r7, #28]
}
 800d988:	4618      	mov	r0, r3
 800d98a:	3720      	adds	r7, #32
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}

0800d990 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b088      	sub	sp, #32
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d998:	2300      	movs	r3, #0
 800d99a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d99c:	230c      	movs	r3, #12
 800d99e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d9a0:	2340      	movs	r3, #64	; 0x40
 800d9a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d9a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d9ae:	f107 0308 	add.w	r3, r7, #8
 800d9b2:	4619      	mov	r1, r3
 800d9b4:	6878      	ldr	r0, [r7, #4]
 800d9b6:	f7ff fecb 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800d9ba:	4a05      	ldr	r2, [pc, #20]	; (800d9d0 <SDMMC_CmdStopTransfer+0x40>)
 800d9bc:	210c      	movs	r1, #12
 800d9be:	6878      	ldr	r0, [r7, #4]
 800d9c0:	f000 f998 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800d9c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d9c6:	69fb      	ldr	r3, [r7, #28]
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3720      	adds	r7, #32
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}
 800d9d0:	05f5e100 	.word	0x05f5e100

0800d9d4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b08a      	sub	sp, #40	; 0x28
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	60f8      	str	r0, [r7, #12]
 800d9dc:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d9e4:	2307      	movs	r3, #7
 800d9e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d9e8:	2340      	movs	r3, #64	; 0x40
 800d9ea:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d9f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9f4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d9f6:	f107 0310 	add.w	r3, r7, #16
 800d9fa:	4619      	mov	r1, r3
 800d9fc:	68f8      	ldr	r0, [r7, #12]
 800d9fe:	f7ff fea7 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800da02:	f241 3288 	movw	r2, #5000	; 0x1388
 800da06:	2107      	movs	r1, #7
 800da08:	68f8      	ldr	r0, [r7, #12]
 800da0a:	f000 f973 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800da0e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800da10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800da12:	4618      	mov	r0, r3
 800da14:	3728      	adds	r7, #40	; 0x28
 800da16:	46bd      	mov	sp, r7
 800da18:	bd80      	pop	{r7, pc}

0800da1a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800da1a:	b580      	push	{r7, lr}
 800da1c:	b088      	sub	sp, #32
 800da1e:	af00      	add	r7, sp, #0
 800da20:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800da22:	2300      	movs	r3, #0
 800da24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800da26:	2300      	movs	r3, #0
 800da28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800da2a:	2300      	movs	r3, #0
 800da2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da2e:	2300      	movs	r3, #0
 800da30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da38:	f107 0308 	add.w	r3, r7, #8
 800da3c:	4619      	mov	r1, r3
 800da3e:	6878      	ldr	r0, [r7, #4]
 800da40:	f7ff fe86 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800da44:	6878      	ldr	r0, [r7, #4]
 800da46:	f000 f92d 	bl	800dca4 <SDMMC_GetCmdError>
 800da4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da4c:	69fb      	ldr	r3, [r7, #28]
}
 800da4e:	4618      	mov	r0, r3
 800da50:	3720      	adds	r7, #32
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b088      	sub	sp, #32
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800da5e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800da62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800da64:	2308      	movs	r3, #8
 800da66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800da68:	2340      	movs	r3, #64	; 0x40
 800da6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da6c:	2300      	movs	r3, #0
 800da6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da76:	f107 0308 	add.w	r3, r7, #8
 800da7a:	4619      	mov	r1, r3
 800da7c:	6878      	ldr	r0, [r7, #4]
 800da7e:	f7ff fe67 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f000 fb16 	bl	800e0b4 <SDMMC_GetCmdResp7>
 800da88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da8a:	69fb      	ldr	r3, [r7, #28]
}
 800da8c:	4618      	mov	r0, r3
 800da8e:	3720      	adds	r7, #32
 800da90:	46bd      	mov	sp, r7
 800da92:	bd80      	pop	{r7, pc}

0800da94 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b088      	sub	sp, #32
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
 800da9c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800daa2:	2337      	movs	r3, #55	; 0x37
 800daa4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800daa6:	2340      	movs	r3, #64	; 0x40
 800daa8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800daaa:	2300      	movs	r3, #0
 800daac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800daae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dab2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dab4:	f107 0308 	add.w	r3, r7, #8
 800dab8:	4619      	mov	r1, r3
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f7ff fe48 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800dac0:	f241 3288 	movw	r2, #5000	; 0x1388
 800dac4:	2137      	movs	r1, #55	; 0x37
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f000 f914 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800dacc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dace:	69fb      	ldr	r3, [r7, #28]
}
 800dad0:	4618      	mov	r0, r3
 800dad2:	3720      	adds	r7, #32
 800dad4:	46bd      	mov	sp, r7
 800dad6:	bd80      	pop	{r7, pc}

0800dad8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b088      	sub	sp, #32
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
 800dae0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800dae8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800daec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800daee:	2329      	movs	r3, #41	; 0x29
 800daf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800daf2:	2340      	movs	r3, #64	; 0x40
 800daf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800daf6:	2300      	movs	r3, #0
 800daf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dafa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dafe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db00:	f107 0308 	add.w	r3, r7, #8
 800db04:	4619      	mov	r1, r3
 800db06:	6878      	ldr	r0, [r7, #4]
 800db08:	f7ff fe22 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800db0c:	6878      	ldr	r0, [r7, #4]
 800db0e:	f000 fa23 	bl	800df58 <SDMMC_GetCmdResp3>
 800db12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db14:	69fb      	ldr	r3, [r7, #28]
}
 800db16:	4618      	mov	r0, r3
 800db18:	3720      	adds	r7, #32
 800db1a:	46bd      	mov	sp, r7
 800db1c:	bd80      	pop	{r7, pc}

0800db1e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800db1e:	b580      	push	{r7, lr}
 800db20:	b088      	sub	sp, #32
 800db22:	af00      	add	r7, sp, #0
 800db24:	6078      	str	r0, [r7, #4]
 800db26:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800db2c:	2306      	movs	r3, #6
 800db2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800db30:	2340      	movs	r3, #64	; 0x40
 800db32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800db34:	2300      	movs	r3, #0
 800db36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800db38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db3c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db3e:	f107 0308 	add.w	r3, r7, #8
 800db42:	4619      	mov	r1, r3
 800db44:	6878      	ldr	r0, [r7, #4]
 800db46:	f7ff fe03 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800db4a:	f241 3288 	movw	r2, #5000	; 0x1388
 800db4e:	2106      	movs	r1, #6
 800db50:	6878      	ldr	r0, [r7, #4]
 800db52:	f000 f8cf 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800db56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db58:	69fb      	ldr	r3, [r7, #28]
}
 800db5a:	4618      	mov	r0, r3
 800db5c:	3720      	adds	r7, #32
 800db5e:	46bd      	mov	sp, r7
 800db60:	bd80      	pop	{r7, pc}

0800db62 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800db62:	b580      	push	{r7, lr}
 800db64:	b088      	sub	sp, #32
 800db66:	af00      	add	r7, sp, #0
 800db68:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800db6a:	2300      	movs	r3, #0
 800db6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800db6e:	2333      	movs	r3, #51	; 0x33
 800db70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800db72:	2340      	movs	r3, #64	; 0x40
 800db74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800db76:	2300      	movs	r3, #0
 800db78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800db7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db80:	f107 0308 	add.w	r3, r7, #8
 800db84:	4619      	mov	r1, r3
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	f7ff fde2 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800db8c:	f241 3288 	movw	r2, #5000	; 0x1388
 800db90:	2133      	movs	r1, #51	; 0x33
 800db92:	6878      	ldr	r0, [r7, #4]
 800db94:	f000 f8ae 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800db98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db9a:	69fb      	ldr	r3, [r7, #28]
}
 800db9c:	4618      	mov	r0, r3
 800db9e:	3720      	adds	r7, #32
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}

0800dba4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b088      	sub	sp, #32
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800dbac:	2300      	movs	r3, #0
 800dbae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800dbb0:	2302      	movs	r3, #2
 800dbb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800dbb4:	23c0      	movs	r3, #192	; 0xc0
 800dbb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dbb8:	2300      	movs	r3, #0
 800dbba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dbbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dbc0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dbc2:	f107 0308 	add.w	r3, r7, #8
 800dbc6:	4619      	mov	r1, r3
 800dbc8:	6878      	ldr	r0, [r7, #4]
 800dbca:	f7ff fdc1 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800dbce:	6878      	ldr	r0, [r7, #4]
 800dbd0:	f000 f97c 	bl	800decc <SDMMC_GetCmdResp2>
 800dbd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dbd6:	69fb      	ldr	r3, [r7, #28]
}
 800dbd8:	4618      	mov	r0, r3
 800dbda:	3720      	adds	r7, #32
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	bd80      	pop	{r7, pc}

0800dbe0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b088      	sub	sp, #32
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
 800dbe8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800dbea:	683b      	ldr	r3, [r7, #0]
 800dbec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800dbee:	2309      	movs	r3, #9
 800dbf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800dbf2:	23c0      	movs	r3, #192	; 0xc0
 800dbf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dbfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dbfe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dc00:	f107 0308 	add.w	r3, r7, #8
 800dc04:	4619      	mov	r1, r3
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f7ff fda2 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800dc0c:	6878      	ldr	r0, [r7, #4]
 800dc0e:	f000 f95d 	bl	800decc <SDMMC_GetCmdResp2>
 800dc12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dc14:	69fb      	ldr	r3, [r7, #28]
}
 800dc16:	4618      	mov	r0, r3
 800dc18:	3720      	adds	r7, #32
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	bd80      	pop	{r7, pc}

0800dc1e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800dc1e:	b580      	push	{r7, lr}
 800dc20:	b088      	sub	sp, #32
 800dc22:	af00      	add	r7, sp, #0
 800dc24:	6078      	str	r0, [r7, #4]
 800dc26:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800dc2c:	2303      	movs	r3, #3
 800dc2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dc30:	2340      	movs	r3, #64	; 0x40
 800dc32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dc34:	2300      	movs	r3, #0
 800dc36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dc38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc3c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dc3e:	f107 0308 	add.w	r3, r7, #8
 800dc42:	4619      	mov	r1, r3
 800dc44:	6878      	ldr	r0, [r7, #4]
 800dc46:	f7ff fd83 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800dc4a:	683a      	ldr	r2, [r7, #0]
 800dc4c:	2103      	movs	r1, #3
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	f000 f9bc 	bl	800dfcc <SDMMC_GetCmdResp6>
 800dc54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dc56:	69fb      	ldr	r3, [r7, #28]
}
 800dc58:	4618      	mov	r0, r3
 800dc5a:	3720      	adds	r7, #32
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bd80      	pop	{r7, pc}

0800dc60 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b088      	sub	sp, #32
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
 800dc68:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800dc6e:	230d      	movs	r3, #13
 800dc70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dc72:	2340      	movs	r3, #64	; 0x40
 800dc74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dc76:	2300      	movs	r3, #0
 800dc78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dc7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dc80:	f107 0308 	add.w	r3, r7, #8
 800dc84:	4619      	mov	r1, r3
 800dc86:	6878      	ldr	r0, [r7, #4]
 800dc88:	f7ff fd62 	bl	800d750 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800dc8c:	f241 3288 	movw	r2, #5000	; 0x1388
 800dc90:	210d      	movs	r1, #13
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f000 f82e 	bl	800dcf4 <SDMMC_GetCmdResp1>
 800dc98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dc9a:	69fb      	ldr	r3, [r7, #28]
}
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	3720      	adds	r7, #32
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}

0800dca4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800dca4:	b490      	push	{r4, r7}
 800dca6:	b082      	sub	sp, #8
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dcac:	4b0f      	ldr	r3, [pc, #60]	; (800dcec <SDMMC_GetCmdError+0x48>)
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	4a0f      	ldr	r2, [pc, #60]	; (800dcf0 <SDMMC_GetCmdError+0x4c>)
 800dcb2:	fba2 2303 	umull	r2, r3, r2, r3
 800dcb6:	0a5b      	lsrs	r3, r3, #9
 800dcb8:	f241 3288 	movw	r2, #5000	; 0x1388
 800dcbc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dcc0:	4623      	mov	r3, r4
 800dcc2:	1e5c      	subs	r4, r3, #1
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d102      	bne.n	800dcce <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dcc8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dccc:	e009      	b.n	800dce2 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d0f2      	beq.n	800dcc0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	22c5      	movs	r2, #197	; 0xc5
 800dcde:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800dce0:	2300      	movs	r3, #0
}
 800dce2:	4618      	mov	r0, r3
 800dce4:	3708      	adds	r7, #8
 800dce6:	46bd      	mov	sp, r7
 800dce8:	bc90      	pop	{r4, r7}
 800dcea:	4770      	bx	lr
 800dcec:	20000000 	.word	0x20000000
 800dcf0:	10624dd3 	.word	0x10624dd3

0800dcf4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800dcf4:	b590      	push	{r4, r7, lr}
 800dcf6:	b087      	sub	sp, #28
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	60f8      	str	r0, [r7, #12]
 800dcfc:	460b      	mov	r3, r1
 800dcfe:	607a      	str	r2, [r7, #4]
 800dd00:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800dd02:	4b6f      	ldr	r3, [pc, #444]	; (800dec0 <SDMMC_GetCmdResp1+0x1cc>)
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	4a6f      	ldr	r2, [pc, #444]	; (800dec4 <SDMMC_GetCmdResp1+0x1d0>)
 800dd08:	fba2 2303 	umull	r2, r3, r2, r3
 800dd0c:	0a5b      	lsrs	r3, r3, #9
 800dd0e:	687a      	ldr	r2, [r7, #4]
 800dd10:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dd14:	4623      	mov	r3, r4
 800dd16:	1e5c      	subs	r4, r3, #1
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d102      	bne.n	800dd22 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dd1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dd20:	e0c9      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd26:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dd28:	697b      	ldr	r3, [r7, #20]
 800dd2a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d0f0      	beq.n	800dd14 <SDMMC_GetCmdResp1+0x20>
 800dd32:	697b      	ldr	r3, [r7, #20]
 800dd34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d1eb      	bne.n	800dd14 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd40:	f003 0304 	and.w	r3, r3, #4
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d004      	beq.n	800dd52 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	2204      	movs	r2, #4
 800dd4c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dd4e:	2304      	movs	r3, #4
 800dd50:	e0b1      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd56:	f003 0301 	and.w	r3, r3, #1
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d004      	beq.n	800dd68 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	2201      	movs	r2, #1
 800dd62:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dd64:	2301      	movs	r3, #1
 800dd66:	e0a6      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	22c5      	movs	r2, #197	; 0xc5
 800dd6c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800dd6e:	68f8      	ldr	r0, [r7, #12]
 800dd70:	f7ff fd18 	bl	800d7a4 <SDIO_GetCommandResponse>
 800dd74:	4603      	mov	r3, r0
 800dd76:	461a      	mov	r2, r3
 800dd78:	7afb      	ldrb	r3, [r7, #11]
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	d001      	beq.n	800dd82 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dd7e:	2301      	movs	r3, #1
 800dd80:	e099      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800dd82:	2100      	movs	r1, #0
 800dd84:	68f8      	ldr	r0, [r7, #12]
 800dd86:	f7ff fd1a 	bl	800d7be <SDIO_GetResponse>
 800dd8a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800dd8c:	693a      	ldr	r2, [r7, #16]
 800dd8e:	4b4e      	ldr	r3, [pc, #312]	; (800dec8 <SDMMC_GetCmdResp1+0x1d4>)
 800dd90:	4013      	ands	r3, r2
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d101      	bne.n	800dd9a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800dd96:	2300      	movs	r3, #0
 800dd98:	e08d      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800dd9a:	693b      	ldr	r3, [r7, #16]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	da02      	bge.n	800dda6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800dda0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800dda4:	e087      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800dda6:	693b      	ldr	r3, [r7, #16]
 800dda8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d001      	beq.n	800ddb4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ddb0:	2340      	movs	r3, #64	; 0x40
 800ddb2:	e080      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ddb4:	693b      	ldr	r3, [r7, #16]
 800ddb6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d001      	beq.n	800ddc2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ddbe:	2380      	movs	r3, #128	; 0x80
 800ddc0:	e079      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ddc2:	693b      	ldr	r3, [r7, #16]
 800ddc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d002      	beq.n	800ddd2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ddcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ddd0:	e071      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ddd2:	693b      	ldr	r3, [r7, #16]
 800ddd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d002      	beq.n	800dde2 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800dddc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dde0:	e069      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800dde2:	693b      	ldr	r3, [r7, #16]
 800dde4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d002      	beq.n	800ddf2 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ddec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ddf0:	e061      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ddf2:	693b      	ldr	r3, [r7, #16]
 800ddf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d002      	beq.n	800de02 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ddfc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800de00:	e059      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800de02:	693b      	ldr	r3, [r7, #16]
 800de04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d002      	beq.n	800de12 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800de0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800de10:	e051      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800de12:	693b      	ldr	r3, [r7, #16]
 800de14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d002      	beq.n	800de22 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800de1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800de20:	e049      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800de22:	693b      	ldr	r3, [r7, #16]
 800de24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d002      	beq.n	800de32 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800de2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800de30:	e041      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800de32:	693b      	ldr	r3, [r7, #16]
 800de34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d002      	beq.n	800de42 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800de3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800de40:	e039      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800de42:	693b      	ldr	r3, [r7, #16]
 800de44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d002      	beq.n	800de52 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800de4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800de50:	e031      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800de52:	693b      	ldr	r3, [r7, #16]
 800de54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d002      	beq.n	800de62 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800de5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800de60:	e029      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800de62:	693b      	ldr	r3, [r7, #16]
 800de64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d002      	beq.n	800de72 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800de6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800de70:	e021      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800de72:	693b      	ldr	r3, [r7, #16]
 800de74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d002      	beq.n	800de82 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800de7c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800de80:	e019      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800de82:	693b      	ldr	r3, [r7, #16]
 800de84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d002      	beq.n	800de92 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800de8c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800de90:	e011      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800de92:	693b      	ldr	r3, [r7, #16]
 800de94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d002      	beq.n	800dea2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800de9c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800dea0:	e009      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800dea2:	693b      	ldr	r3, [r7, #16]
 800dea4:	f003 0308 	and.w	r3, r3, #8
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d002      	beq.n	800deb2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800deac:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800deb0:	e001      	b.n	800deb6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800deb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	371c      	adds	r7, #28
 800deba:	46bd      	mov	sp, r7
 800debc:	bd90      	pop	{r4, r7, pc}
 800debe:	bf00      	nop
 800dec0:	20000000 	.word	0x20000000
 800dec4:	10624dd3 	.word	0x10624dd3
 800dec8:	fdffe008 	.word	0xfdffe008

0800decc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800decc:	b490      	push	{r4, r7}
 800dece:	b084      	sub	sp, #16
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ded4:	4b1e      	ldr	r3, [pc, #120]	; (800df50 <SDMMC_GetCmdResp2+0x84>)
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	4a1e      	ldr	r2, [pc, #120]	; (800df54 <SDMMC_GetCmdResp2+0x88>)
 800deda:	fba2 2303 	umull	r2, r3, r2, r3
 800dede:	0a5b      	lsrs	r3, r3, #9
 800dee0:	f241 3288 	movw	r2, #5000	; 0x1388
 800dee4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dee8:	4623      	mov	r3, r4
 800deea:	1e5c      	subs	r4, r3, #1
 800deec:	2b00      	cmp	r3, #0
 800deee:	d102      	bne.n	800def6 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800def0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800def4:	e026      	b.n	800df44 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800defa:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800df02:	2b00      	cmp	r3, #0
 800df04:	d0f0      	beq.n	800dee8 <SDMMC_GetCmdResp2+0x1c>
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d1eb      	bne.n	800dee8 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df14:	f003 0304 	and.w	r3, r3, #4
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d004      	beq.n	800df26 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	2204      	movs	r2, #4
 800df20:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800df22:	2304      	movs	r3, #4
 800df24:	e00e      	b.n	800df44 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df2a:	f003 0301 	and.w	r3, r3, #1
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d004      	beq.n	800df3c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	2201      	movs	r2, #1
 800df36:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800df38:	2301      	movs	r3, #1
 800df3a:	e003      	b.n	800df44 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	22c5      	movs	r2, #197	; 0xc5
 800df40:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800df42:	2300      	movs	r3, #0
}
 800df44:	4618      	mov	r0, r3
 800df46:	3710      	adds	r7, #16
 800df48:	46bd      	mov	sp, r7
 800df4a:	bc90      	pop	{r4, r7}
 800df4c:	4770      	bx	lr
 800df4e:	bf00      	nop
 800df50:	20000000 	.word	0x20000000
 800df54:	10624dd3 	.word	0x10624dd3

0800df58 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800df58:	b490      	push	{r4, r7}
 800df5a:	b084      	sub	sp, #16
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800df60:	4b18      	ldr	r3, [pc, #96]	; (800dfc4 <SDMMC_GetCmdResp3+0x6c>)
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	4a18      	ldr	r2, [pc, #96]	; (800dfc8 <SDMMC_GetCmdResp3+0x70>)
 800df66:	fba2 2303 	umull	r2, r3, r2, r3
 800df6a:	0a5b      	lsrs	r3, r3, #9
 800df6c:	f241 3288 	movw	r2, #5000	; 0x1388
 800df70:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800df74:	4623      	mov	r3, r4
 800df76:	1e5c      	subs	r4, r3, #1
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d102      	bne.n	800df82 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800df7c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800df80:	e01b      	b.n	800dfba <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df86:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d0f0      	beq.n	800df74 <SDMMC_GetCmdResp3+0x1c>
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d1eb      	bne.n	800df74 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfa0:	f003 0304 	and.w	r3, r3, #4
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d004      	beq.n	800dfb2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	2204      	movs	r2, #4
 800dfac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dfae:	2304      	movs	r3, #4
 800dfb0:	e003      	b.n	800dfba <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	22c5      	movs	r2, #197	; 0xc5
 800dfb6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800dfb8:	2300      	movs	r3, #0
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3710      	adds	r7, #16
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bc90      	pop	{r4, r7}
 800dfc2:	4770      	bx	lr
 800dfc4:	20000000 	.word	0x20000000
 800dfc8:	10624dd3 	.word	0x10624dd3

0800dfcc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800dfcc:	b590      	push	{r4, r7, lr}
 800dfce:	b087      	sub	sp, #28
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	60f8      	str	r0, [r7, #12]
 800dfd4:	460b      	mov	r3, r1
 800dfd6:	607a      	str	r2, [r7, #4]
 800dfd8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dfda:	4b34      	ldr	r3, [pc, #208]	; (800e0ac <SDMMC_GetCmdResp6+0xe0>)
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	4a34      	ldr	r2, [pc, #208]	; (800e0b0 <SDMMC_GetCmdResp6+0xe4>)
 800dfe0:	fba2 2303 	umull	r2, r3, r2, r3
 800dfe4:	0a5b      	lsrs	r3, r3, #9
 800dfe6:	f241 3288 	movw	r2, #5000	; 0x1388
 800dfea:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dfee:	4623      	mov	r3, r4
 800dff0:	1e5c      	subs	r4, r3, #1
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d102      	bne.n	800dffc <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dff6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dffa:	e052      	b.n	800e0a2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e000:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e002:	697b      	ldr	r3, [r7, #20]
 800e004:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d0f0      	beq.n	800dfee <SDMMC_GetCmdResp6+0x22>
 800e00c:	697b      	ldr	r3, [r7, #20]
 800e00e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e012:	2b00      	cmp	r3, #0
 800e014:	d1eb      	bne.n	800dfee <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e01a:	f003 0304 	and.w	r3, r3, #4
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d004      	beq.n	800e02c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	2204      	movs	r2, #4
 800e026:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e028:	2304      	movs	r3, #4
 800e02a:	e03a      	b.n	800e0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e030:	f003 0301 	and.w	r3, r3, #1
 800e034:	2b00      	cmp	r3, #0
 800e036:	d004      	beq.n	800e042 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	2201      	movs	r2, #1
 800e03c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e03e:	2301      	movs	r3, #1
 800e040:	e02f      	b.n	800e0a2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e042:	68f8      	ldr	r0, [r7, #12]
 800e044:	f7ff fbae 	bl	800d7a4 <SDIO_GetCommandResponse>
 800e048:	4603      	mov	r3, r0
 800e04a:	461a      	mov	r2, r3
 800e04c:	7afb      	ldrb	r3, [r7, #11]
 800e04e:	4293      	cmp	r3, r2
 800e050:	d001      	beq.n	800e056 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e052:	2301      	movs	r3, #1
 800e054:	e025      	b.n	800e0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	22c5      	movs	r2, #197	; 0xc5
 800e05a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e05c:	2100      	movs	r1, #0
 800e05e:	68f8      	ldr	r0, [r7, #12]
 800e060:	f7ff fbad 	bl	800d7be <SDIO_GetResponse>
 800e064:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e066:	693b      	ldr	r3, [r7, #16]
 800e068:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d106      	bne.n	800e07e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800e070:	693b      	ldr	r3, [r7, #16]
 800e072:	0c1b      	lsrs	r3, r3, #16
 800e074:	b29a      	uxth	r2, r3
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800e07a:	2300      	movs	r3, #0
 800e07c:	e011      	b.n	800e0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e07e:	693b      	ldr	r3, [r7, #16]
 800e080:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e084:	2b00      	cmp	r3, #0
 800e086:	d002      	beq.n	800e08e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e088:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e08c:	e009      	b.n	800e0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e08e:	693b      	ldr	r3, [r7, #16]
 800e090:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e094:	2b00      	cmp	r3, #0
 800e096:	d002      	beq.n	800e09e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e098:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e09c:	e001      	b.n	800e0a2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e09e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	371c      	adds	r7, #28
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	bd90      	pop	{r4, r7, pc}
 800e0aa:	bf00      	nop
 800e0ac:	20000000 	.word	0x20000000
 800e0b0:	10624dd3 	.word	0x10624dd3

0800e0b4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800e0b4:	b490      	push	{r4, r7}
 800e0b6:	b084      	sub	sp, #16
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e0bc:	4b21      	ldr	r3, [pc, #132]	; (800e144 <SDMMC_GetCmdResp7+0x90>)
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	4a21      	ldr	r2, [pc, #132]	; (800e148 <SDMMC_GetCmdResp7+0x94>)
 800e0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800e0c6:	0a5b      	lsrs	r3, r3, #9
 800e0c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800e0cc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e0d0:	4623      	mov	r3, r4
 800e0d2:	1e5c      	subs	r4, r3, #1
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d102      	bne.n	800e0de <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e0d8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e0dc:	e02c      	b.n	800e138 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0e2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d0f0      	beq.n	800e0d0 <SDMMC_GetCmdResp7+0x1c>
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d1eb      	bne.n	800e0d0 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0fc:	f003 0304 	and.w	r3, r3, #4
 800e100:	2b00      	cmp	r3, #0
 800e102:	d004      	beq.n	800e10e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	2204      	movs	r2, #4
 800e108:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e10a:	2304      	movs	r3, #4
 800e10c:	e014      	b.n	800e138 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e112:	f003 0301 	and.w	r3, r3, #1
 800e116:	2b00      	cmp	r3, #0
 800e118:	d004      	beq.n	800e124 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	2201      	movs	r2, #1
 800e11e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e120:	2301      	movs	r3, #1
 800e122:	e009      	b.n	800e138 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d002      	beq.n	800e136 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	2240      	movs	r2, #64	; 0x40
 800e134:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e136:	2300      	movs	r3, #0
  
}
 800e138:	4618      	mov	r0, r3
 800e13a:	3710      	adds	r7, #16
 800e13c:	46bd      	mov	sp, r7
 800e13e:	bc90      	pop	{r4, r7}
 800e140:	4770      	bx	lr
 800e142:	bf00      	nop
 800e144:	20000000 	.word	0x20000000
 800e148:	10624dd3 	.word	0x10624dd3

0800e14c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800e150:	4904      	ldr	r1, [pc, #16]	; (800e164 <MX_FATFS_Init+0x18>)
 800e152:	4805      	ldr	r0, [pc, #20]	; (800e168 <MX_FATFS_Init+0x1c>)
 800e154:	f003 fba0 	bl	8011898 <FATFS_LinkDriver>
 800e158:	4603      	mov	r3, r0
 800e15a:	461a      	mov	r2, r3
 800e15c:	4b03      	ldr	r3, [pc, #12]	; (800e16c <MX_FATFS_Init+0x20>)
 800e15e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800e160:	bf00      	nop
 800e162:	bd80      	pop	{r7, pc}
 800e164:	200393c0 	.word	0x200393c0
 800e168:	08017cc0 	.word	0x08017cc0
 800e16c:	200393bc 	.word	0x200393bc

0800e170 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800e170:	b480      	push	{r7}
 800e172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800e174:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800e176:	4618      	mov	r0, r3
 800e178:	46bd      	mov	sp, r7
 800e17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17e:	4770      	bx	lr

0800e180 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800e180:	b580      	push	{r7, lr}
 800e182:	b082      	sub	sp, #8
 800e184:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800e186:	2300      	movs	r3, #0
 800e188:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800e18a:	f000 f896 	bl	800e2ba <BSP_SD_IsDetected>
 800e18e:	4603      	mov	r3, r0
 800e190:	2b01      	cmp	r3, #1
 800e192:	d001      	beq.n	800e198 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800e194:	2301      	movs	r3, #1
 800e196:	e012      	b.n	800e1be <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800e198:	480b      	ldr	r0, [pc, #44]	; (800e1c8 <BSP_SD_Init+0x48>)
 800e19a:	f7fb ff9d 	bl	800a0d8 <HAL_SD_Init>
 800e19e:	4603      	mov	r3, r0
 800e1a0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800e1a2:	79fb      	ldrb	r3, [r7, #7]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d109      	bne.n	800e1bc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800e1a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800e1ac:	4806      	ldr	r0, [pc, #24]	; (800e1c8 <BSP_SD_Init+0x48>)
 800e1ae:	f7fc fd47 	bl	800ac40 <HAL_SD_ConfigWideBusOperation>
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d001      	beq.n	800e1bc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800e1b8:	2301      	movs	r3, #1
 800e1ba:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800e1bc:	79fb      	ldrb	r3, [r7, #7]
}
 800e1be:	4618      	mov	r0, r3
 800e1c0:	3708      	adds	r7, #8
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	bd80      	pop	{r7, pc}
 800e1c6:	bf00      	nop
 800e1c8:	200391b8 	.word	0x200391b8

0800e1cc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b086      	sub	sp, #24
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	60f8      	str	r0, [r7, #12]
 800e1d4:	60b9      	str	r1, [r7, #8]
 800e1d6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e1d8:	2300      	movs	r3, #0
 800e1da:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	68ba      	ldr	r2, [r7, #8]
 800e1e0:	68f9      	ldr	r1, [r7, #12]
 800e1e2:	4806      	ldr	r0, [pc, #24]	; (800e1fc <BSP_SD_ReadBlocks_DMA+0x30>)
 800e1e4:	f7fc f808 	bl	800a1f8 <HAL_SD_ReadBlocks_DMA>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d001      	beq.n	800e1f2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800e1ee:	2301      	movs	r3, #1
 800e1f0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e1f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	3718      	adds	r7, #24
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	bd80      	pop	{r7, pc}
 800e1fc:	200391b8 	.word	0x200391b8

0800e200 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800e200:	b580      	push	{r7, lr}
 800e202:	b086      	sub	sp, #24
 800e204:	af00      	add	r7, sp, #0
 800e206:	60f8      	str	r0, [r7, #12]
 800e208:	60b9      	str	r1, [r7, #8]
 800e20a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e20c:	2300      	movs	r3, #0
 800e20e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	68ba      	ldr	r2, [r7, #8]
 800e214:	68f9      	ldr	r1, [r7, #12]
 800e216:	4806      	ldr	r0, [pc, #24]	; (800e230 <BSP_SD_WriteBlocks_DMA+0x30>)
 800e218:	f7fc f8d6 	bl	800a3c8 <HAL_SD_WriteBlocks_DMA>
 800e21c:	4603      	mov	r3, r0
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d001      	beq.n	800e226 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800e222:	2301      	movs	r3, #1
 800e224:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e226:	7dfb      	ldrb	r3, [r7, #23]
}
 800e228:	4618      	mov	r0, r3
 800e22a:	3718      	adds	r7, #24
 800e22c:	46bd      	mov	sp, r7
 800e22e:	bd80      	pop	{r7, pc}
 800e230:	200391b8 	.word	0x200391b8

0800e234 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800e238:	4805      	ldr	r0, [pc, #20]	; (800e250 <BSP_SD_GetCardState+0x1c>)
 800e23a:	f7fc fd7d 	bl	800ad38 <HAL_SD_GetCardState>
 800e23e:	4603      	mov	r3, r0
 800e240:	2b04      	cmp	r3, #4
 800e242:	bf14      	ite	ne
 800e244:	2301      	movne	r3, #1
 800e246:	2300      	moveq	r3, #0
 800e248:	b2db      	uxtb	r3, r3
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	bd80      	pop	{r7, pc}
 800e24e:	bf00      	nop
 800e250:	200391b8 	.word	0x200391b8

0800e254 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b082      	sub	sp, #8
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800e25c:	6879      	ldr	r1, [r7, #4]
 800e25e:	4803      	ldr	r0, [pc, #12]	; (800e26c <BSP_SD_GetCardInfo+0x18>)
 800e260:	f7fc fcc2 	bl	800abe8 <HAL_SD_GetCardInfo>
}
 800e264:	bf00      	nop
 800e266:	3708      	adds	r7, #8
 800e268:	46bd      	mov	sp, r7
 800e26a:	bd80      	pop	{r7, pc}
 800e26c:	200391b8 	.word	0x200391b8

0800e270 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b082      	sub	sp, #8
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800e278:	f000 f818 	bl	800e2ac <BSP_SD_AbortCallback>
}
 800e27c:	bf00      	nop
 800e27e:	3708      	adds	r7, #8
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}

0800e284 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800e284:	b580      	push	{r7, lr}
 800e286:	b082      	sub	sp, #8
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800e28c:	f000 f9a8 	bl	800e5e0 <BSP_SD_WriteCpltCallback>
}
 800e290:	bf00      	nop
 800e292:	3708      	adds	r7, #8
 800e294:	46bd      	mov	sp, r7
 800e296:	bd80      	pop	{r7, pc}

0800e298 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b082      	sub	sp, #8
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800e2a0:	f000 f9aa 	bl	800e5f8 <BSP_SD_ReadCpltCallback>
}
 800e2a4:	bf00      	nop
 800e2a6:	3708      	adds	r7, #8
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	bd80      	pop	{r7, pc}

0800e2ac <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800e2ac:	b480      	push	{r7}
 800e2ae:	af00      	add	r7, sp, #0

}
 800e2b0:	bf00      	nop
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b8:	4770      	bx	lr

0800e2ba <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800e2ba:	b580      	push	{r7, lr}
 800e2bc:	b082      	sub	sp, #8
 800e2be:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800e2c0:	2301      	movs	r3, #1
 800e2c2:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800e2c4:	f000 f80c 	bl	800e2e0 <BSP_PlatformIsDetected>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d101      	bne.n	800e2d2 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800e2d2:	79fb      	ldrb	r3, [r7, #7]
 800e2d4:	b2db      	uxtb	r3, r3
}
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	3708      	adds	r7, #8
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bd80      	pop	{r7, pc}
	...

0800e2e0 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b082      	sub	sp, #8
 800e2e4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800e2ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800e2ee:	4806      	ldr	r0, [pc, #24]	; (800e308 <BSP_PlatformIsDetected+0x28>)
 800e2f0:	f7fa f85e 	bl	80083b0 <HAL_GPIO_ReadPin>
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d001      	beq.n	800e2fe <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800e2fe:	79fb      	ldrb	r3, [r7, #7]
}
 800e300:	4618      	mov	r0, r3
 800e302:	3708      	adds	r7, #8
 800e304:	46bd      	mov	sp, r7
 800e306:	bd80      	pop	{r7, pc}
 800e308:	40020000 	.word	0x40020000

0800e30c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b084      	sub	sp, #16
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800e314:	f7f8 fdc2 	bl	8006e9c <HAL_GetTick>
 800e318:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800e31a:	e006      	b.n	800e32a <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e31c:	f7ff ff8a 	bl	800e234 <BSP_SD_GetCardState>
 800e320:	4603      	mov	r3, r0
 800e322:	2b00      	cmp	r3, #0
 800e324:	d101      	bne.n	800e32a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800e326:	2300      	movs	r3, #0
 800e328:	e009      	b.n	800e33e <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800e32a:	f7f8 fdb7 	bl	8006e9c <HAL_GetTick>
 800e32e:	4602      	mov	r2, r0
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	1ad3      	subs	r3, r2, r3
 800e334:	687a      	ldr	r2, [r7, #4]
 800e336:	429a      	cmp	r2, r3
 800e338:	d8f0      	bhi.n	800e31c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800e33a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e33e:	4618      	mov	r0, r3
 800e340:	3710      	adds	r7, #16
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}
	...

0800e348 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b082      	sub	sp, #8
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	4603      	mov	r3, r0
 800e350:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800e352:	4b0b      	ldr	r3, [pc, #44]	; (800e380 <SD_CheckStatus+0x38>)
 800e354:	2201      	movs	r2, #1
 800e356:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800e358:	f7ff ff6c 	bl	800e234 <BSP_SD_GetCardState>
 800e35c:	4603      	mov	r3, r0
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d107      	bne.n	800e372 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800e362:	4b07      	ldr	r3, [pc, #28]	; (800e380 <SD_CheckStatus+0x38>)
 800e364:	781b      	ldrb	r3, [r3, #0]
 800e366:	b2db      	uxtb	r3, r3
 800e368:	f023 0301 	bic.w	r3, r3, #1
 800e36c:	b2da      	uxtb	r2, r3
 800e36e:	4b04      	ldr	r3, [pc, #16]	; (800e380 <SD_CheckStatus+0x38>)
 800e370:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800e372:	4b03      	ldr	r3, [pc, #12]	; (800e380 <SD_CheckStatus+0x38>)
 800e374:	781b      	ldrb	r3, [r3, #0]
 800e376:	b2db      	uxtb	r3, r3
}
 800e378:	4618      	mov	r0, r3
 800e37a:	3708      	adds	r7, #8
 800e37c:	46bd      	mov	sp, r7
 800e37e:	bd80      	pop	{r7, pc}
 800e380:	20000009 	.word	0x20000009

0800e384 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b082      	sub	sp, #8
 800e388:	af00      	add	r7, sp, #0
 800e38a:	4603      	mov	r3, r0
 800e38c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800e38e:	f7ff fef7 	bl	800e180 <BSP_SD_Init>
 800e392:	4603      	mov	r3, r0
 800e394:	2b00      	cmp	r3, #0
 800e396:	d107      	bne.n	800e3a8 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800e398:	79fb      	ldrb	r3, [r7, #7]
 800e39a:	4618      	mov	r0, r3
 800e39c:	f7ff ffd4 	bl	800e348 <SD_CheckStatus>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	461a      	mov	r2, r3
 800e3a4:	4b04      	ldr	r3, [pc, #16]	; (800e3b8 <SD_initialize+0x34>)
 800e3a6:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800e3a8:	4b03      	ldr	r3, [pc, #12]	; (800e3b8 <SD_initialize+0x34>)
 800e3aa:	781b      	ldrb	r3, [r3, #0]
 800e3ac:	b2db      	uxtb	r3, r3
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	3708      	adds	r7, #8
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	bd80      	pop	{r7, pc}
 800e3b6:	bf00      	nop
 800e3b8:	20000009 	.word	0x20000009

0800e3bc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b082      	sub	sp, #8
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	4603      	mov	r3, r0
 800e3c4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800e3c6:	79fb      	ldrb	r3, [r7, #7]
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f7ff ffbd 	bl	800e348 <SD_CheckStatus>
 800e3ce:	4603      	mov	r3, r0
}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	3708      	adds	r7, #8
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	bd80      	pop	{r7, pc}

0800e3d8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b086      	sub	sp, #24
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	60b9      	str	r1, [r7, #8]
 800e3e0:	607a      	str	r2, [r7, #4]
 800e3e2:	603b      	str	r3, [r7, #0]
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e3e8:	2301      	movs	r3, #1
 800e3ea:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800e3ec:	f247 5030 	movw	r0, #30000	; 0x7530
 800e3f0:	f7ff ff8c 	bl	800e30c <SD_CheckStatusWithTimeout>
 800e3f4:	4603      	mov	r3, r0
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	da01      	bge.n	800e3fe <SD_read+0x26>
  {
    return res;
 800e3fa:	7dfb      	ldrb	r3, [r7, #23]
 800e3fc:	e03b      	b.n	800e476 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800e3fe:	683a      	ldr	r2, [r7, #0]
 800e400:	6879      	ldr	r1, [r7, #4]
 800e402:	68b8      	ldr	r0, [r7, #8]
 800e404:	f7ff fee2 	bl	800e1cc <BSP_SD_ReadBlocks_DMA>
 800e408:	4603      	mov	r3, r0
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d132      	bne.n	800e474 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800e40e:	4b1c      	ldr	r3, [pc, #112]	; (800e480 <SD_read+0xa8>)
 800e410:	2200      	movs	r2, #0
 800e412:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800e414:	f7f8 fd42 	bl	8006e9c <HAL_GetTick>
 800e418:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800e41a:	bf00      	nop
 800e41c:	4b18      	ldr	r3, [pc, #96]	; (800e480 <SD_read+0xa8>)
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d108      	bne.n	800e436 <SD_read+0x5e>
 800e424:	f7f8 fd3a 	bl	8006e9c <HAL_GetTick>
 800e428:	4602      	mov	r2, r0
 800e42a:	693b      	ldr	r3, [r7, #16]
 800e42c:	1ad3      	subs	r3, r2, r3
 800e42e:	f247 522f 	movw	r2, #29999	; 0x752f
 800e432:	4293      	cmp	r3, r2
 800e434:	d9f2      	bls.n	800e41c <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800e436:	4b12      	ldr	r3, [pc, #72]	; (800e480 <SD_read+0xa8>)
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d102      	bne.n	800e444 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800e43e:	2301      	movs	r3, #1
 800e440:	75fb      	strb	r3, [r7, #23]
 800e442:	e017      	b.n	800e474 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800e444:	4b0e      	ldr	r3, [pc, #56]	; (800e480 <SD_read+0xa8>)
 800e446:	2200      	movs	r2, #0
 800e448:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800e44a:	f7f8 fd27 	bl	8006e9c <HAL_GetTick>
 800e44e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e450:	e007      	b.n	800e462 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e452:	f7ff feef 	bl	800e234 <BSP_SD_GetCardState>
 800e456:	4603      	mov	r3, r0
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d102      	bne.n	800e462 <SD_read+0x8a>
          {
            res = RES_OK;
 800e45c:	2300      	movs	r3, #0
 800e45e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800e460:	e008      	b.n	800e474 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e462:	f7f8 fd1b 	bl	8006e9c <HAL_GetTick>
 800e466:	4602      	mov	r2, r0
 800e468:	693b      	ldr	r3, [r7, #16]
 800e46a:	1ad3      	subs	r3, r2, r3
 800e46c:	f247 522f 	movw	r2, #29999	; 0x752f
 800e470:	4293      	cmp	r3, r2
 800e472:	d9ee      	bls.n	800e452 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800e474:	7dfb      	ldrb	r3, [r7, #23]
}
 800e476:	4618      	mov	r0, r3
 800e478:	3718      	adds	r7, #24
 800e47a:	46bd      	mov	sp, r7
 800e47c:	bd80      	pop	{r7, pc}
 800e47e:	bf00      	nop
 800e480:	20036a54 	.word	0x20036a54

0800e484 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b086      	sub	sp, #24
 800e488:	af00      	add	r7, sp, #0
 800e48a:	60b9      	str	r1, [r7, #8]
 800e48c:	607a      	str	r2, [r7, #4]
 800e48e:	603b      	str	r3, [r7, #0]
 800e490:	4603      	mov	r3, r0
 800e492:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e494:	2301      	movs	r3, #1
 800e496:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800e498:	4b24      	ldr	r3, [pc, #144]	; (800e52c <SD_write+0xa8>)
 800e49a:	2200      	movs	r2, #0
 800e49c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800e49e:	f247 5030 	movw	r0, #30000	; 0x7530
 800e4a2:	f7ff ff33 	bl	800e30c <SD_CheckStatusWithTimeout>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	da01      	bge.n	800e4b0 <SD_write+0x2c>
  {
    return res;
 800e4ac:	7dfb      	ldrb	r3, [r7, #23]
 800e4ae:	e038      	b.n	800e522 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800e4b0:	683a      	ldr	r2, [r7, #0]
 800e4b2:	6879      	ldr	r1, [r7, #4]
 800e4b4:	68b8      	ldr	r0, [r7, #8]
 800e4b6:	f7ff fea3 	bl	800e200 <BSP_SD_WriteBlocks_DMA>
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d12f      	bne.n	800e520 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800e4c0:	f7f8 fcec 	bl	8006e9c <HAL_GetTick>
 800e4c4:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800e4c6:	bf00      	nop
 800e4c8:	4b18      	ldr	r3, [pc, #96]	; (800e52c <SD_write+0xa8>)
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d108      	bne.n	800e4e2 <SD_write+0x5e>
 800e4d0:	f7f8 fce4 	bl	8006e9c <HAL_GetTick>
 800e4d4:	4602      	mov	r2, r0
 800e4d6:	693b      	ldr	r3, [r7, #16]
 800e4d8:	1ad3      	subs	r3, r2, r3
 800e4da:	f247 522f 	movw	r2, #29999	; 0x752f
 800e4de:	4293      	cmp	r3, r2
 800e4e0:	d9f2      	bls.n	800e4c8 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800e4e2:	4b12      	ldr	r3, [pc, #72]	; (800e52c <SD_write+0xa8>)
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d102      	bne.n	800e4f0 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800e4ea:	2301      	movs	r3, #1
 800e4ec:	75fb      	strb	r3, [r7, #23]
 800e4ee:	e017      	b.n	800e520 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800e4f0:	4b0e      	ldr	r3, [pc, #56]	; (800e52c <SD_write+0xa8>)
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800e4f6:	f7f8 fcd1 	bl	8006e9c <HAL_GetTick>
 800e4fa:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e4fc:	e007      	b.n	800e50e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e4fe:	f7ff fe99 	bl	800e234 <BSP_SD_GetCardState>
 800e502:	4603      	mov	r3, r0
 800e504:	2b00      	cmp	r3, #0
 800e506:	d102      	bne.n	800e50e <SD_write+0x8a>
          {
            res = RES_OK;
 800e508:	2300      	movs	r3, #0
 800e50a:	75fb      	strb	r3, [r7, #23]
            break;
 800e50c:	e008      	b.n	800e520 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e50e:	f7f8 fcc5 	bl	8006e9c <HAL_GetTick>
 800e512:	4602      	mov	r2, r0
 800e514:	693b      	ldr	r3, [r7, #16]
 800e516:	1ad3      	subs	r3, r2, r3
 800e518:	f247 522f 	movw	r2, #29999	; 0x752f
 800e51c:	4293      	cmp	r3, r2
 800e51e:	d9ee      	bls.n	800e4fe <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800e520:	7dfb      	ldrb	r3, [r7, #23]
}
 800e522:	4618      	mov	r0, r3
 800e524:	3718      	adds	r7, #24
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}
 800e52a:	bf00      	nop
 800e52c:	20036a50 	.word	0x20036a50

0800e530 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b08c      	sub	sp, #48	; 0x30
 800e534:	af00      	add	r7, sp, #0
 800e536:	4603      	mov	r3, r0
 800e538:	603a      	str	r2, [r7, #0]
 800e53a:	71fb      	strb	r3, [r7, #7]
 800e53c:	460b      	mov	r3, r1
 800e53e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800e540:	2301      	movs	r3, #1
 800e542:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800e546:	4b25      	ldr	r3, [pc, #148]	; (800e5dc <SD_ioctl+0xac>)
 800e548:	781b      	ldrb	r3, [r3, #0]
 800e54a:	b2db      	uxtb	r3, r3
 800e54c:	f003 0301 	and.w	r3, r3, #1
 800e550:	2b00      	cmp	r3, #0
 800e552:	d001      	beq.n	800e558 <SD_ioctl+0x28>
 800e554:	2303      	movs	r3, #3
 800e556:	e03c      	b.n	800e5d2 <SD_ioctl+0xa2>

  switch (cmd)
 800e558:	79bb      	ldrb	r3, [r7, #6]
 800e55a:	2b03      	cmp	r3, #3
 800e55c:	d834      	bhi.n	800e5c8 <SD_ioctl+0x98>
 800e55e:	a201      	add	r2, pc, #4	; (adr r2, 800e564 <SD_ioctl+0x34>)
 800e560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e564:	0800e575 	.word	0x0800e575
 800e568:	0800e57d 	.word	0x0800e57d
 800e56c:	0800e595 	.word	0x0800e595
 800e570:	0800e5af 	.word	0x0800e5af
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800e574:	2300      	movs	r3, #0
 800e576:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e57a:	e028      	b.n	800e5ce <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800e57c:	f107 030c 	add.w	r3, r7, #12
 800e580:	4618      	mov	r0, r3
 800e582:	f7ff fe67 	bl	800e254 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800e586:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e58c:	2300      	movs	r3, #0
 800e58e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e592:	e01c      	b.n	800e5ce <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e594:	f107 030c 	add.w	r3, r7, #12
 800e598:	4618      	mov	r0, r3
 800e59a:	f7ff fe5b 	bl	800e254 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800e59e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5a0:	b29a      	uxth	r2, r3
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e5ac:	e00f      	b.n	800e5ce <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e5ae:	f107 030c 	add.w	r3, r7, #12
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	f7ff fe4e 	bl	800e254 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800e5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5ba:	0a5a      	lsrs	r2, r3, #9
 800e5bc:	683b      	ldr	r3, [r7, #0]
 800e5be:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e5c6:	e002      	b.n	800e5ce <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800e5c8:	2304      	movs	r3, #4
 800e5ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800e5ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	3730      	adds	r7, #48	; 0x30
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	bd80      	pop	{r7, pc}
 800e5da:	bf00      	nop
 800e5dc:	20000009 	.word	0x20000009

0800e5e0 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800e5e0:	b480      	push	{r7}
 800e5e2:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800e5e4:	4b03      	ldr	r3, [pc, #12]	; (800e5f4 <BSP_SD_WriteCpltCallback+0x14>)
 800e5e6:	2201      	movs	r2, #1
 800e5e8:	601a      	str	r2, [r3, #0]
}
 800e5ea:	bf00      	nop
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f2:	4770      	bx	lr
 800e5f4:	20036a50 	.word	0x20036a50

0800e5f8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800e5f8:	b480      	push	{r7}
 800e5fa:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800e5fc:	4b03      	ldr	r3, [pc, #12]	; (800e60c <BSP_SD_ReadCpltCallback+0x14>)
 800e5fe:	2201      	movs	r2, #1
 800e600:	601a      	str	r2, [r3, #0]
}
 800e602:	bf00      	nop
 800e604:	46bd      	mov	sp, r7
 800e606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60a:	4770      	bx	lr
 800e60c:	20036a54 	.word	0x20036a54

0800e610 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e610:	b580      	push	{r7, lr}
 800e612:	b084      	sub	sp, #16
 800e614:	af00      	add	r7, sp, #0
 800e616:	4603      	mov	r3, r0
 800e618:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e61a:	79fb      	ldrb	r3, [r7, #7]
 800e61c:	4a08      	ldr	r2, [pc, #32]	; (800e640 <disk_status+0x30>)
 800e61e:	009b      	lsls	r3, r3, #2
 800e620:	4413      	add	r3, r2
 800e622:	685b      	ldr	r3, [r3, #4]
 800e624:	685b      	ldr	r3, [r3, #4]
 800e626:	79fa      	ldrb	r2, [r7, #7]
 800e628:	4905      	ldr	r1, [pc, #20]	; (800e640 <disk_status+0x30>)
 800e62a:	440a      	add	r2, r1
 800e62c:	7a12      	ldrb	r2, [r2, #8]
 800e62e:	4610      	mov	r0, r2
 800e630:	4798      	blx	r3
 800e632:	4603      	mov	r3, r0
 800e634:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e636:	7bfb      	ldrb	r3, [r7, #15]
}
 800e638:	4618      	mov	r0, r3
 800e63a:	3710      	adds	r7, #16
 800e63c:	46bd      	mov	sp, r7
 800e63e:	bd80      	pop	{r7, pc}
 800e640:	20036a80 	.word	0x20036a80

0800e644 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b084      	sub	sp, #16
 800e648:	af00      	add	r7, sp, #0
 800e64a:	4603      	mov	r3, r0
 800e64c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e64e:	2300      	movs	r3, #0
 800e650:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e652:	79fb      	ldrb	r3, [r7, #7]
 800e654:	4a0d      	ldr	r2, [pc, #52]	; (800e68c <disk_initialize+0x48>)
 800e656:	5cd3      	ldrb	r3, [r2, r3]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d111      	bne.n	800e680 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e65c:	79fb      	ldrb	r3, [r7, #7]
 800e65e:	4a0b      	ldr	r2, [pc, #44]	; (800e68c <disk_initialize+0x48>)
 800e660:	2101      	movs	r1, #1
 800e662:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e664:	79fb      	ldrb	r3, [r7, #7]
 800e666:	4a09      	ldr	r2, [pc, #36]	; (800e68c <disk_initialize+0x48>)
 800e668:	009b      	lsls	r3, r3, #2
 800e66a:	4413      	add	r3, r2
 800e66c:	685b      	ldr	r3, [r3, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	79fa      	ldrb	r2, [r7, #7]
 800e672:	4906      	ldr	r1, [pc, #24]	; (800e68c <disk_initialize+0x48>)
 800e674:	440a      	add	r2, r1
 800e676:	7a12      	ldrb	r2, [r2, #8]
 800e678:	4610      	mov	r0, r2
 800e67a:	4798      	blx	r3
 800e67c:	4603      	mov	r3, r0
 800e67e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e680:	7bfb      	ldrb	r3, [r7, #15]
}
 800e682:	4618      	mov	r0, r3
 800e684:	3710      	adds	r7, #16
 800e686:	46bd      	mov	sp, r7
 800e688:	bd80      	pop	{r7, pc}
 800e68a:	bf00      	nop
 800e68c:	20036a80 	.word	0x20036a80

0800e690 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e690:	b590      	push	{r4, r7, lr}
 800e692:	b087      	sub	sp, #28
 800e694:	af00      	add	r7, sp, #0
 800e696:	60b9      	str	r1, [r7, #8]
 800e698:	607a      	str	r2, [r7, #4]
 800e69a:	603b      	str	r3, [r7, #0]
 800e69c:	4603      	mov	r3, r0
 800e69e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e6a0:	7bfb      	ldrb	r3, [r7, #15]
 800e6a2:	4a0a      	ldr	r2, [pc, #40]	; (800e6cc <disk_read+0x3c>)
 800e6a4:	009b      	lsls	r3, r3, #2
 800e6a6:	4413      	add	r3, r2
 800e6a8:	685b      	ldr	r3, [r3, #4]
 800e6aa:	689c      	ldr	r4, [r3, #8]
 800e6ac:	7bfb      	ldrb	r3, [r7, #15]
 800e6ae:	4a07      	ldr	r2, [pc, #28]	; (800e6cc <disk_read+0x3c>)
 800e6b0:	4413      	add	r3, r2
 800e6b2:	7a18      	ldrb	r0, [r3, #8]
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	687a      	ldr	r2, [r7, #4]
 800e6b8:	68b9      	ldr	r1, [r7, #8]
 800e6ba:	47a0      	blx	r4
 800e6bc:	4603      	mov	r3, r0
 800e6be:	75fb      	strb	r3, [r7, #23]
  return res;
 800e6c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	371c      	adds	r7, #28
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd90      	pop	{r4, r7, pc}
 800e6ca:	bf00      	nop
 800e6cc:	20036a80 	.word	0x20036a80

0800e6d0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e6d0:	b590      	push	{r4, r7, lr}
 800e6d2:	b087      	sub	sp, #28
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	60b9      	str	r1, [r7, #8]
 800e6d8:	607a      	str	r2, [r7, #4]
 800e6da:	603b      	str	r3, [r7, #0]
 800e6dc:	4603      	mov	r3, r0
 800e6de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e6e0:	7bfb      	ldrb	r3, [r7, #15]
 800e6e2:	4a0a      	ldr	r2, [pc, #40]	; (800e70c <disk_write+0x3c>)
 800e6e4:	009b      	lsls	r3, r3, #2
 800e6e6:	4413      	add	r3, r2
 800e6e8:	685b      	ldr	r3, [r3, #4]
 800e6ea:	68dc      	ldr	r4, [r3, #12]
 800e6ec:	7bfb      	ldrb	r3, [r7, #15]
 800e6ee:	4a07      	ldr	r2, [pc, #28]	; (800e70c <disk_write+0x3c>)
 800e6f0:	4413      	add	r3, r2
 800e6f2:	7a18      	ldrb	r0, [r3, #8]
 800e6f4:	683b      	ldr	r3, [r7, #0]
 800e6f6:	687a      	ldr	r2, [r7, #4]
 800e6f8:	68b9      	ldr	r1, [r7, #8]
 800e6fa:	47a0      	blx	r4
 800e6fc:	4603      	mov	r3, r0
 800e6fe:	75fb      	strb	r3, [r7, #23]
  return res;
 800e700:	7dfb      	ldrb	r3, [r7, #23]
}
 800e702:	4618      	mov	r0, r3
 800e704:	371c      	adds	r7, #28
 800e706:	46bd      	mov	sp, r7
 800e708:	bd90      	pop	{r4, r7, pc}
 800e70a:	bf00      	nop
 800e70c:	20036a80 	.word	0x20036a80

0800e710 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b084      	sub	sp, #16
 800e714:	af00      	add	r7, sp, #0
 800e716:	4603      	mov	r3, r0
 800e718:	603a      	str	r2, [r7, #0]
 800e71a:	71fb      	strb	r3, [r7, #7]
 800e71c:	460b      	mov	r3, r1
 800e71e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e720:	79fb      	ldrb	r3, [r7, #7]
 800e722:	4a09      	ldr	r2, [pc, #36]	; (800e748 <disk_ioctl+0x38>)
 800e724:	009b      	lsls	r3, r3, #2
 800e726:	4413      	add	r3, r2
 800e728:	685b      	ldr	r3, [r3, #4]
 800e72a:	691b      	ldr	r3, [r3, #16]
 800e72c:	79fa      	ldrb	r2, [r7, #7]
 800e72e:	4906      	ldr	r1, [pc, #24]	; (800e748 <disk_ioctl+0x38>)
 800e730:	440a      	add	r2, r1
 800e732:	7a10      	ldrb	r0, [r2, #8]
 800e734:	79b9      	ldrb	r1, [r7, #6]
 800e736:	683a      	ldr	r2, [r7, #0]
 800e738:	4798      	blx	r3
 800e73a:	4603      	mov	r3, r0
 800e73c:	73fb      	strb	r3, [r7, #15]
  return res;
 800e73e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e740:	4618      	mov	r0, r3
 800e742:	3710      	adds	r7, #16
 800e744:	46bd      	mov	sp, r7
 800e746:	bd80      	pop	{r7, pc}
 800e748:	20036a80 	.word	0x20036a80

0800e74c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e74c:	b480      	push	{r7}
 800e74e:	b085      	sub	sp, #20
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	3301      	adds	r3, #1
 800e758:	781b      	ldrb	r3, [r3, #0]
 800e75a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e75c:	89fb      	ldrh	r3, [r7, #14]
 800e75e:	021b      	lsls	r3, r3, #8
 800e760:	b21a      	sxth	r2, r3
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	781b      	ldrb	r3, [r3, #0]
 800e766:	b21b      	sxth	r3, r3
 800e768:	4313      	orrs	r3, r2
 800e76a:	b21b      	sxth	r3, r3
 800e76c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e76e:	89fb      	ldrh	r3, [r7, #14]
}
 800e770:	4618      	mov	r0, r3
 800e772:	3714      	adds	r7, #20
 800e774:	46bd      	mov	sp, r7
 800e776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77a:	4770      	bx	lr

0800e77c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e77c:	b480      	push	{r7}
 800e77e:	b085      	sub	sp, #20
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	3303      	adds	r3, #3
 800e788:	781b      	ldrb	r3, [r3, #0]
 800e78a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	021b      	lsls	r3, r3, #8
 800e790:	687a      	ldr	r2, [r7, #4]
 800e792:	3202      	adds	r2, #2
 800e794:	7812      	ldrb	r2, [r2, #0]
 800e796:	4313      	orrs	r3, r2
 800e798:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	021b      	lsls	r3, r3, #8
 800e79e:	687a      	ldr	r2, [r7, #4]
 800e7a0:	3201      	adds	r2, #1
 800e7a2:	7812      	ldrb	r2, [r2, #0]
 800e7a4:	4313      	orrs	r3, r2
 800e7a6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	021b      	lsls	r3, r3, #8
 800e7ac:	687a      	ldr	r2, [r7, #4]
 800e7ae:	7812      	ldrb	r2, [r2, #0]
 800e7b0:	4313      	orrs	r3, r2
 800e7b2:	60fb      	str	r3, [r7, #12]
	return rv;
 800e7b4:	68fb      	ldr	r3, [r7, #12]
}
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	3714      	adds	r7, #20
 800e7ba:	46bd      	mov	sp, r7
 800e7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c0:	4770      	bx	lr

0800e7c2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e7c2:	b480      	push	{r7}
 800e7c4:	b083      	sub	sp, #12
 800e7c6:	af00      	add	r7, sp, #0
 800e7c8:	6078      	str	r0, [r7, #4]
 800e7ca:	460b      	mov	r3, r1
 800e7cc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	1c5a      	adds	r2, r3, #1
 800e7d2:	607a      	str	r2, [r7, #4]
 800e7d4:	887a      	ldrh	r2, [r7, #2]
 800e7d6:	b2d2      	uxtb	r2, r2
 800e7d8:	701a      	strb	r2, [r3, #0]
 800e7da:	887b      	ldrh	r3, [r7, #2]
 800e7dc:	0a1b      	lsrs	r3, r3, #8
 800e7de:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	1c5a      	adds	r2, r3, #1
 800e7e4:	607a      	str	r2, [r7, #4]
 800e7e6:	887a      	ldrh	r2, [r7, #2]
 800e7e8:	b2d2      	uxtb	r2, r2
 800e7ea:	701a      	strb	r2, [r3, #0]
}
 800e7ec:	bf00      	nop
 800e7ee:	370c      	adds	r7, #12
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f6:	4770      	bx	lr

0800e7f8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b083      	sub	sp, #12
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
 800e800:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	1c5a      	adds	r2, r3, #1
 800e806:	607a      	str	r2, [r7, #4]
 800e808:	683a      	ldr	r2, [r7, #0]
 800e80a:	b2d2      	uxtb	r2, r2
 800e80c:	701a      	strb	r2, [r3, #0]
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	0a1b      	lsrs	r3, r3, #8
 800e812:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	1c5a      	adds	r2, r3, #1
 800e818:	607a      	str	r2, [r7, #4]
 800e81a:	683a      	ldr	r2, [r7, #0]
 800e81c:	b2d2      	uxtb	r2, r2
 800e81e:	701a      	strb	r2, [r3, #0]
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	0a1b      	lsrs	r3, r3, #8
 800e824:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	1c5a      	adds	r2, r3, #1
 800e82a:	607a      	str	r2, [r7, #4]
 800e82c:	683a      	ldr	r2, [r7, #0]
 800e82e:	b2d2      	uxtb	r2, r2
 800e830:	701a      	strb	r2, [r3, #0]
 800e832:	683b      	ldr	r3, [r7, #0]
 800e834:	0a1b      	lsrs	r3, r3, #8
 800e836:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	1c5a      	adds	r2, r3, #1
 800e83c:	607a      	str	r2, [r7, #4]
 800e83e:	683a      	ldr	r2, [r7, #0]
 800e840:	b2d2      	uxtb	r2, r2
 800e842:	701a      	strb	r2, [r3, #0]
}
 800e844:	bf00      	nop
 800e846:	370c      	adds	r7, #12
 800e848:	46bd      	mov	sp, r7
 800e84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84e:	4770      	bx	lr

0800e850 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e850:	b480      	push	{r7}
 800e852:	b087      	sub	sp, #28
 800e854:	af00      	add	r7, sp, #0
 800e856:	60f8      	str	r0, [r7, #12]
 800e858:	60b9      	str	r1, [r7, #8]
 800e85a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e860:	68bb      	ldr	r3, [r7, #8]
 800e862:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d00d      	beq.n	800e886 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800e86a:	693a      	ldr	r2, [r7, #16]
 800e86c:	1c53      	adds	r3, r2, #1
 800e86e:	613b      	str	r3, [r7, #16]
 800e870:	697b      	ldr	r3, [r7, #20]
 800e872:	1c59      	adds	r1, r3, #1
 800e874:	6179      	str	r1, [r7, #20]
 800e876:	7812      	ldrb	r2, [r2, #0]
 800e878:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	3b01      	subs	r3, #1
 800e87e:	607b      	str	r3, [r7, #4]
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d1f1      	bne.n	800e86a <mem_cpy+0x1a>
	}
}
 800e886:	bf00      	nop
 800e888:	371c      	adds	r7, #28
 800e88a:	46bd      	mov	sp, r7
 800e88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e890:	4770      	bx	lr

0800e892 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e892:	b480      	push	{r7}
 800e894:	b087      	sub	sp, #28
 800e896:	af00      	add	r7, sp, #0
 800e898:	60f8      	str	r0, [r7, #12]
 800e89a:	60b9      	str	r1, [r7, #8]
 800e89c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800e8a2:	697b      	ldr	r3, [r7, #20]
 800e8a4:	1c5a      	adds	r2, r3, #1
 800e8a6:	617a      	str	r2, [r7, #20]
 800e8a8:	68ba      	ldr	r2, [r7, #8]
 800e8aa:	b2d2      	uxtb	r2, r2
 800e8ac:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	3b01      	subs	r3, #1
 800e8b2:	607b      	str	r3, [r7, #4]
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d1f3      	bne.n	800e8a2 <mem_set+0x10>
}
 800e8ba:	bf00      	nop
 800e8bc:	371c      	adds	r7, #28
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c4:	4770      	bx	lr

0800e8c6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800e8c6:	b480      	push	{r7}
 800e8c8:	b089      	sub	sp, #36	; 0x24
 800e8ca:	af00      	add	r7, sp, #0
 800e8cc:	60f8      	str	r0, [r7, #12]
 800e8ce:	60b9      	str	r1, [r7, #8]
 800e8d0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	61fb      	str	r3, [r7, #28]
 800e8d6:	68bb      	ldr	r3, [r7, #8]
 800e8d8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e8da:	2300      	movs	r3, #0
 800e8dc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800e8de:	69fb      	ldr	r3, [r7, #28]
 800e8e0:	1c5a      	adds	r2, r3, #1
 800e8e2:	61fa      	str	r2, [r7, #28]
 800e8e4:	781b      	ldrb	r3, [r3, #0]
 800e8e6:	4619      	mov	r1, r3
 800e8e8:	69bb      	ldr	r3, [r7, #24]
 800e8ea:	1c5a      	adds	r2, r3, #1
 800e8ec:	61ba      	str	r2, [r7, #24]
 800e8ee:	781b      	ldrb	r3, [r3, #0]
 800e8f0:	1acb      	subs	r3, r1, r3
 800e8f2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	3b01      	subs	r3, #1
 800e8f8:	607b      	str	r3, [r7, #4]
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d002      	beq.n	800e906 <mem_cmp+0x40>
 800e900:	697b      	ldr	r3, [r7, #20]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d0eb      	beq.n	800e8de <mem_cmp+0x18>

	return r;
 800e906:	697b      	ldr	r3, [r7, #20]
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3724      	adds	r7, #36	; 0x24
 800e90c:	46bd      	mov	sp, r7
 800e90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e912:	4770      	bx	lr

0800e914 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800e914:	b480      	push	{r7}
 800e916:	b083      	sub	sp, #12
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
 800e91c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e91e:	e002      	b.n	800e926 <chk_chr+0x12>
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	3301      	adds	r3, #1
 800e924:	607b      	str	r3, [r7, #4]
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	781b      	ldrb	r3, [r3, #0]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d005      	beq.n	800e93a <chk_chr+0x26>
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	781b      	ldrb	r3, [r3, #0]
 800e932:	461a      	mov	r2, r3
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	4293      	cmp	r3, r2
 800e938:	d1f2      	bne.n	800e920 <chk_chr+0xc>
	return *str;
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	781b      	ldrb	r3, [r3, #0]
}
 800e93e:	4618      	mov	r0, r3
 800e940:	370c      	adds	r7, #12
 800e942:	46bd      	mov	sp, r7
 800e944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e948:	4770      	bx	lr
	...

0800e94c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e94c:	b480      	push	{r7}
 800e94e:	b085      	sub	sp, #20
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
 800e954:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e956:	2300      	movs	r3, #0
 800e958:	60bb      	str	r3, [r7, #8]
 800e95a:	68bb      	ldr	r3, [r7, #8]
 800e95c:	60fb      	str	r3, [r7, #12]
 800e95e:	e029      	b.n	800e9b4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800e960:	4a27      	ldr	r2, [pc, #156]	; (800ea00 <chk_lock+0xb4>)
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	011b      	lsls	r3, r3, #4
 800e966:	4413      	add	r3, r2
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d01d      	beq.n	800e9aa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e96e:	4a24      	ldr	r2, [pc, #144]	; (800ea00 <chk_lock+0xb4>)
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	011b      	lsls	r3, r3, #4
 800e974:	4413      	add	r3, r2
 800e976:	681a      	ldr	r2, [r3, #0]
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	429a      	cmp	r2, r3
 800e97e:	d116      	bne.n	800e9ae <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800e980:	4a1f      	ldr	r2, [pc, #124]	; (800ea00 <chk_lock+0xb4>)
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	011b      	lsls	r3, r3, #4
 800e986:	4413      	add	r3, r2
 800e988:	3304      	adds	r3, #4
 800e98a:	681a      	ldr	r2, [r3, #0]
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e990:	429a      	cmp	r2, r3
 800e992:	d10c      	bne.n	800e9ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e994:	4a1a      	ldr	r2, [pc, #104]	; (800ea00 <chk_lock+0xb4>)
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	011b      	lsls	r3, r3, #4
 800e99a:	4413      	add	r3, r2
 800e99c:	3308      	adds	r3, #8
 800e99e:	681a      	ldr	r2, [r3, #0]
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800e9a4:	429a      	cmp	r2, r3
 800e9a6:	d102      	bne.n	800e9ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e9a8:	e007      	b.n	800e9ba <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800e9aa:	2301      	movs	r3, #1
 800e9ac:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	3301      	adds	r3, #1
 800e9b2:	60fb      	str	r3, [r7, #12]
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	2b01      	cmp	r3, #1
 800e9b8:	d9d2      	bls.n	800e960 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	2b02      	cmp	r3, #2
 800e9be:	d109      	bne.n	800e9d4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e9c0:	68bb      	ldr	r3, [r7, #8]
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d102      	bne.n	800e9cc <chk_lock+0x80>
 800e9c6:	683b      	ldr	r3, [r7, #0]
 800e9c8:	2b02      	cmp	r3, #2
 800e9ca:	d101      	bne.n	800e9d0 <chk_lock+0x84>
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	e010      	b.n	800e9f2 <chk_lock+0xa6>
 800e9d0:	2312      	movs	r3, #18
 800e9d2:	e00e      	b.n	800e9f2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d108      	bne.n	800e9ec <chk_lock+0xa0>
 800e9da:	4a09      	ldr	r2, [pc, #36]	; (800ea00 <chk_lock+0xb4>)
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	011b      	lsls	r3, r3, #4
 800e9e0:	4413      	add	r3, r2
 800e9e2:	330c      	adds	r3, #12
 800e9e4:	881b      	ldrh	r3, [r3, #0]
 800e9e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e9ea:	d101      	bne.n	800e9f0 <chk_lock+0xa4>
 800e9ec:	2310      	movs	r3, #16
 800e9ee:	e000      	b.n	800e9f2 <chk_lock+0xa6>
 800e9f0:	2300      	movs	r3, #0
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	3714      	adds	r7, #20
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fc:	4770      	bx	lr
 800e9fe:	bf00      	nop
 800ea00:	20036a60 	.word	0x20036a60

0800ea04 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ea04:	b480      	push	{r7}
 800ea06:	b083      	sub	sp, #12
 800ea08:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	607b      	str	r3, [r7, #4]
 800ea0e:	e002      	b.n	800ea16 <enq_lock+0x12>
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	3301      	adds	r3, #1
 800ea14:	607b      	str	r3, [r7, #4]
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	2b01      	cmp	r3, #1
 800ea1a:	d806      	bhi.n	800ea2a <enq_lock+0x26>
 800ea1c:	4a09      	ldr	r2, [pc, #36]	; (800ea44 <enq_lock+0x40>)
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	011b      	lsls	r3, r3, #4
 800ea22:	4413      	add	r3, r2
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d1f2      	bne.n	800ea10 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	2b02      	cmp	r3, #2
 800ea2e:	bf14      	ite	ne
 800ea30:	2301      	movne	r3, #1
 800ea32:	2300      	moveq	r3, #0
 800ea34:	b2db      	uxtb	r3, r3
}
 800ea36:	4618      	mov	r0, r3
 800ea38:	370c      	adds	r7, #12
 800ea3a:	46bd      	mov	sp, r7
 800ea3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea40:	4770      	bx	lr
 800ea42:	bf00      	nop
 800ea44:	20036a60 	.word	0x20036a60

0800ea48 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ea48:	b480      	push	{r7}
 800ea4a:	b085      	sub	sp, #20
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
 800ea50:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ea52:	2300      	movs	r3, #0
 800ea54:	60fb      	str	r3, [r7, #12]
 800ea56:	e01f      	b.n	800ea98 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ea58:	4a41      	ldr	r2, [pc, #260]	; (800eb60 <inc_lock+0x118>)
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	011b      	lsls	r3, r3, #4
 800ea5e:	4413      	add	r3, r2
 800ea60:	681a      	ldr	r2, [r3, #0]
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	429a      	cmp	r2, r3
 800ea68:	d113      	bne.n	800ea92 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ea6a:	4a3d      	ldr	r2, [pc, #244]	; (800eb60 <inc_lock+0x118>)
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	011b      	lsls	r3, r3, #4
 800ea70:	4413      	add	r3, r2
 800ea72:	3304      	adds	r3, #4
 800ea74:	681a      	ldr	r2, [r3, #0]
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ea7a:	429a      	cmp	r2, r3
 800ea7c:	d109      	bne.n	800ea92 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ea7e:	4a38      	ldr	r2, [pc, #224]	; (800eb60 <inc_lock+0x118>)
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	011b      	lsls	r3, r3, #4
 800ea84:	4413      	add	r3, r2
 800ea86:	3308      	adds	r3, #8
 800ea88:	681a      	ldr	r2, [r3, #0]
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ea8e:	429a      	cmp	r2, r3
 800ea90:	d006      	beq.n	800eaa0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	3301      	adds	r3, #1
 800ea96:	60fb      	str	r3, [r7, #12]
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	2b01      	cmp	r3, #1
 800ea9c:	d9dc      	bls.n	800ea58 <inc_lock+0x10>
 800ea9e:	e000      	b.n	800eaa2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800eaa0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	2b02      	cmp	r3, #2
 800eaa6:	d132      	bne.n	800eb0e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	60fb      	str	r3, [r7, #12]
 800eaac:	e002      	b.n	800eab4 <inc_lock+0x6c>
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	3301      	adds	r3, #1
 800eab2:	60fb      	str	r3, [r7, #12]
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	2b01      	cmp	r3, #1
 800eab8:	d806      	bhi.n	800eac8 <inc_lock+0x80>
 800eaba:	4a29      	ldr	r2, [pc, #164]	; (800eb60 <inc_lock+0x118>)
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	011b      	lsls	r3, r3, #4
 800eac0:	4413      	add	r3, r2
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d1f2      	bne.n	800eaae <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	2b02      	cmp	r3, #2
 800eacc:	d101      	bne.n	800ead2 <inc_lock+0x8a>
 800eace:	2300      	movs	r3, #0
 800ead0:	e040      	b.n	800eb54 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	681a      	ldr	r2, [r3, #0]
 800ead6:	4922      	ldr	r1, [pc, #136]	; (800eb60 <inc_lock+0x118>)
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	011b      	lsls	r3, r3, #4
 800eadc:	440b      	add	r3, r1
 800eade:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	689a      	ldr	r2, [r3, #8]
 800eae4:	491e      	ldr	r1, [pc, #120]	; (800eb60 <inc_lock+0x118>)
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	011b      	lsls	r3, r3, #4
 800eaea:	440b      	add	r3, r1
 800eaec:	3304      	adds	r3, #4
 800eaee:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	695a      	ldr	r2, [r3, #20]
 800eaf4:	491a      	ldr	r1, [pc, #104]	; (800eb60 <inc_lock+0x118>)
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	011b      	lsls	r3, r3, #4
 800eafa:	440b      	add	r3, r1
 800eafc:	3308      	adds	r3, #8
 800eafe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800eb00:	4a17      	ldr	r2, [pc, #92]	; (800eb60 <inc_lock+0x118>)
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	011b      	lsls	r3, r3, #4
 800eb06:	4413      	add	r3, r2
 800eb08:	330c      	adds	r3, #12
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800eb0e:	683b      	ldr	r3, [r7, #0]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d009      	beq.n	800eb28 <inc_lock+0xe0>
 800eb14:	4a12      	ldr	r2, [pc, #72]	; (800eb60 <inc_lock+0x118>)
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	011b      	lsls	r3, r3, #4
 800eb1a:	4413      	add	r3, r2
 800eb1c:	330c      	adds	r3, #12
 800eb1e:	881b      	ldrh	r3, [r3, #0]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d001      	beq.n	800eb28 <inc_lock+0xe0>
 800eb24:	2300      	movs	r3, #0
 800eb26:	e015      	b.n	800eb54 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d108      	bne.n	800eb40 <inc_lock+0xf8>
 800eb2e:	4a0c      	ldr	r2, [pc, #48]	; (800eb60 <inc_lock+0x118>)
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	011b      	lsls	r3, r3, #4
 800eb34:	4413      	add	r3, r2
 800eb36:	330c      	adds	r3, #12
 800eb38:	881b      	ldrh	r3, [r3, #0]
 800eb3a:	3301      	adds	r3, #1
 800eb3c:	b29a      	uxth	r2, r3
 800eb3e:	e001      	b.n	800eb44 <inc_lock+0xfc>
 800eb40:	f44f 7280 	mov.w	r2, #256	; 0x100
 800eb44:	4906      	ldr	r1, [pc, #24]	; (800eb60 <inc_lock+0x118>)
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	011b      	lsls	r3, r3, #4
 800eb4a:	440b      	add	r3, r1
 800eb4c:	330c      	adds	r3, #12
 800eb4e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	3301      	adds	r3, #1
}
 800eb54:	4618      	mov	r0, r3
 800eb56:	3714      	adds	r7, #20
 800eb58:	46bd      	mov	sp, r7
 800eb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb5e:	4770      	bx	lr
 800eb60:	20036a60 	.word	0x20036a60

0800eb64 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800eb64:	b480      	push	{r7}
 800eb66:	b085      	sub	sp, #20
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	3b01      	subs	r3, #1
 800eb70:	607b      	str	r3, [r7, #4]
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	2b01      	cmp	r3, #1
 800eb76:	d825      	bhi.n	800ebc4 <dec_lock+0x60>
		n = Files[i].ctr;
 800eb78:	4a17      	ldr	r2, [pc, #92]	; (800ebd8 <dec_lock+0x74>)
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	011b      	lsls	r3, r3, #4
 800eb7e:	4413      	add	r3, r2
 800eb80:	330c      	adds	r3, #12
 800eb82:	881b      	ldrh	r3, [r3, #0]
 800eb84:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800eb86:	89fb      	ldrh	r3, [r7, #14]
 800eb88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800eb8c:	d101      	bne.n	800eb92 <dec_lock+0x2e>
 800eb8e:	2300      	movs	r3, #0
 800eb90:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800eb92:	89fb      	ldrh	r3, [r7, #14]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d002      	beq.n	800eb9e <dec_lock+0x3a>
 800eb98:	89fb      	ldrh	r3, [r7, #14]
 800eb9a:	3b01      	subs	r3, #1
 800eb9c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800eb9e:	4a0e      	ldr	r2, [pc, #56]	; (800ebd8 <dec_lock+0x74>)
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	011b      	lsls	r3, r3, #4
 800eba4:	4413      	add	r3, r2
 800eba6:	330c      	adds	r3, #12
 800eba8:	89fa      	ldrh	r2, [r7, #14]
 800ebaa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ebac:	89fb      	ldrh	r3, [r7, #14]
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d105      	bne.n	800ebbe <dec_lock+0x5a>
 800ebb2:	4a09      	ldr	r2, [pc, #36]	; (800ebd8 <dec_lock+0x74>)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	011b      	lsls	r3, r3, #4
 800ebb8:	4413      	add	r3, r2
 800ebba:	2200      	movs	r2, #0
 800ebbc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	737b      	strb	r3, [r7, #13]
 800ebc2:	e001      	b.n	800ebc8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ebc4:	2302      	movs	r3, #2
 800ebc6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ebc8:	7b7b      	ldrb	r3, [r7, #13]
}
 800ebca:	4618      	mov	r0, r3
 800ebcc:	3714      	adds	r7, #20
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd4:	4770      	bx	lr
 800ebd6:	bf00      	nop
 800ebd8:	20036a60 	.word	0x20036a60

0800ebdc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ebdc:	b480      	push	{r7}
 800ebde:	b085      	sub	sp, #20
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	60fb      	str	r3, [r7, #12]
 800ebe8:	e010      	b.n	800ec0c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ebea:	4a0d      	ldr	r2, [pc, #52]	; (800ec20 <clear_lock+0x44>)
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	011b      	lsls	r3, r3, #4
 800ebf0:	4413      	add	r3, r2
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	687a      	ldr	r2, [r7, #4]
 800ebf6:	429a      	cmp	r2, r3
 800ebf8:	d105      	bne.n	800ec06 <clear_lock+0x2a>
 800ebfa:	4a09      	ldr	r2, [pc, #36]	; (800ec20 <clear_lock+0x44>)
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	011b      	lsls	r3, r3, #4
 800ec00:	4413      	add	r3, r2
 800ec02:	2200      	movs	r2, #0
 800ec04:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	3301      	adds	r3, #1
 800ec0a:	60fb      	str	r3, [r7, #12]
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	2b01      	cmp	r3, #1
 800ec10:	d9eb      	bls.n	800ebea <clear_lock+0xe>
	}
}
 800ec12:	bf00      	nop
 800ec14:	3714      	adds	r7, #20
 800ec16:	46bd      	mov	sp, r7
 800ec18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1c:	4770      	bx	lr
 800ec1e:	bf00      	nop
 800ec20:	20036a60 	.word	0x20036a60

0800ec24 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ec24:	b580      	push	{r7, lr}
 800ec26:	b086      	sub	sp, #24
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	78db      	ldrb	r3, [r3, #3]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d034      	beq.n	800eca2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec3c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	7858      	ldrb	r0, [r3, #1]
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ec48:	2301      	movs	r3, #1
 800ec4a:	697a      	ldr	r2, [r7, #20]
 800ec4c:	f7ff fd40 	bl	800e6d0 <disk_write>
 800ec50:	4603      	mov	r3, r0
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d002      	beq.n	800ec5c <sync_window+0x38>
			res = FR_DISK_ERR;
 800ec56:	2301      	movs	r3, #1
 800ec58:	73fb      	strb	r3, [r7, #15]
 800ec5a:	e022      	b.n	800eca2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	2200      	movs	r2, #0
 800ec60:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec66:	697a      	ldr	r2, [r7, #20]
 800ec68:	1ad2      	subs	r2, r2, r3
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	6a1b      	ldr	r3, [r3, #32]
 800ec6e:	429a      	cmp	r2, r3
 800ec70:	d217      	bcs.n	800eca2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	789b      	ldrb	r3, [r3, #2]
 800ec76:	613b      	str	r3, [r7, #16]
 800ec78:	e010      	b.n	800ec9c <sync_window+0x78>
					wsect += fs->fsize;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	6a1b      	ldr	r3, [r3, #32]
 800ec7e:	697a      	ldr	r2, [r7, #20]
 800ec80:	4413      	add	r3, r2
 800ec82:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	7858      	ldrb	r0, [r3, #1]
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ec8e:	2301      	movs	r3, #1
 800ec90:	697a      	ldr	r2, [r7, #20]
 800ec92:	f7ff fd1d 	bl	800e6d0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ec96:	693b      	ldr	r3, [r7, #16]
 800ec98:	3b01      	subs	r3, #1
 800ec9a:	613b      	str	r3, [r7, #16]
 800ec9c:	693b      	ldr	r3, [r7, #16]
 800ec9e:	2b01      	cmp	r3, #1
 800eca0:	d8eb      	bhi.n	800ec7a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800eca2:	7bfb      	ldrb	r3, [r7, #15]
}
 800eca4:	4618      	mov	r0, r3
 800eca6:	3718      	adds	r7, #24
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}

0800ecac <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ecac:	b580      	push	{r7, lr}
 800ecae:	b084      	sub	sp, #16
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	6078      	str	r0, [r7, #4]
 800ecb4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ecbe:	683a      	ldr	r2, [r7, #0]
 800ecc0:	429a      	cmp	r2, r3
 800ecc2:	d01b      	beq.n	800ecfc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f7ff ffad 	bl	800ec24 <sync_window>
 800ecca:	4603      	mov	r3, r0
 800eccc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ecce:	7bfb      	ldrb	r3, [r7, #15]
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d113      	bne.n	800ecfc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	7858      	ldrb	r0, [r3, #1]
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ecde:	2301      	movs	r3, #1
 800ece0:	683a      	ldr	r2, [r7, #0]
 800ece2:	f7ff fcd5 	bl	800e690 <disk_read>
 800ece6:	4603      	mov	r3, r0
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d004      	beq.n	800ecf6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ecec:	f04f 33ff 	mov.w	r3, #4294967295
 800ecf0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ecf2:	2301      	movs	r3, #1
 800ecf4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	683a      	ldr	r2, [r7, #0]
 800ecfa:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800ecfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecfe:	4618      	mov	r0, r3
 800ed00:	3710      	adds	r7, #16
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bd80      	pop	{r7, pc}
	...

0800ed08 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b084      	sub	sp, #16
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ed10:	6878      	ldr	r0, [r7, #4]
 800ed12:	f7ff ff87 	bl	800ec24 <sync_window>
 800ed16:	4603      	mov	r3, r0
 800ed18:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ed1a:	7bfb      	ldrb	r3, [r7, #15]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d159      	bne.n	800edd4 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	781b      	ldrb	r3, [r3, #0]
 800ed24:	2b03      	cmp	r3, #3
 800ed26:	d149      	bne.n	800edbc <sync_fs+0xb4>
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	791b      	ldrb	r3, [r3, #4]
 800ed2c:	2b01      	cmp	r3, #1
 800ed2e:	d145      	bne.n	800edbc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	899b      	ldrh	r3, [r3, #12]
 800ed3a:	461a      	mov	r2, r3
 800ed3c:	2100      	movs	r1, #0
 800ed3e:	f7ff fda8 	bl	800e892 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	3338      	adds	r3, #56	; 0x38
 800ed46:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ed4a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ed4e:	4618      	mov	r0, r3
 800ed50:	f7ff fd37 	bl	800e7c2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	3338      	adds	r3, #56	; 0x38
 800ed58:	4921      	ldr	r1, [pc, #132]	; (800ede0 <sync_fs+0xd8>)
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f7ff fd4c 	bl	800e7f8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	3338      	adds	r3, #56	; 0x38
 800ed64:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ed68:	491e      	ldr	r1, [pc, #120]	; (800ede4 <sync_fs+0xdc>)
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	f7ff fd44 	bl	800e7f8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	3338      	adds	r3, #56	; 0x38
 800ed74:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	695b      	ldr	r3, [r3, #20]
 800ed7c:	4619      	mov	r1, r3
 800ed7e:	4610      	mov	r0, r2
 800ed80:	f7ff fd3a 	bl	800e7f8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	3338      	adds	r3, #56	; 0x38
 800ed88:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	691b      	ldr	r3, [r3, #16]
 800ed90:	4619      	mov	r1, r3
 800ed92:	4610      	mov	r0, r2
 800ed94:	f7ff fd30 	bl	800e7f8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed9c:	1c5a      	adds	r2, r3, #1
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	7858      	ldrb	r0, [r3, #1]
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800edb0:	2301      	movs	r3, #1
 800edb2:	f7ff fc8d 	bl	800e6d0 <disk_write>
			fs->fsi_flag = 0;
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	2200      	movs	r2, #0
 800edba:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	785b      	ldrb	r3, [r3, #1]
 800edc0:	2200      	movs	r2, #0
 800edc2:	2100      	movs	r1, #0
 800edc4:	4618      	mov	r0, r3
 800edc6:	f7ff fca3 	bl	800e710 <disk_ioctl>
 800edca:	4603      	mov	r3, r0
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d001      	beq.n	800edd4 <sync_fs+0xcc>
 800edd0:	2301      	movs	r3, #1
 800edd2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800edd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800edd6:	4618      	mov	r0, r3
 800edd8:	3710      	adds	r7, #16
 800edda:	46bd      	mov	sp, r7
 800eddc:	bd80      	pop	{r7, pc}
 800edde:	bf00      	nop
 800ede0:	41615252 	.word	0x41615252
 800ede4:	61417272 	.word	0x61417272

0800ede8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ede8:	b480      	push	{r7}
 800edea:	b083      	sub	sp, #12
 800edec:	af00      	add	r7, sp, #0
 800edee:	6078      	str	r0, [r7, #4]
 800edf0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800edf2:	683b      	ldr	r3, [r7, #0]
 800edf4:	3b02      	subs	r3, #2
 800edf6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	69db      	ldr	r3, [r3, #28]
 800edfc:	3b02      	subs	r3, #2
 800edfe:	683a      	ldr	r2, [r7, #0]
 800ee00:	429a      	cmp	r2, r3
 800ee02:	d301      	bcc.n	800ee08 <clust2sect+0x20>
 800ee04:	2300      	movs	r3, #0
 800ee06:	e008      	b.n	800ee1a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	895b      	ldrh	r3, [r3, #10]
 800ee0c:	461a      	mov	r2, r3
 800ee0e:	683b      	ldr	r3, [r7, #0]
 800ee10:	fb03 f202 	mul.w	r2, r3, r2
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee18:	4413      	add	r3, r2
}
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	370c      	adds	r7, #12
 800ee1e:	46bd      	mov	sp, r7
 800ee20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee24:	4770      	bx	lr

0800ee26 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800ee26:	b580      	push	{r7, lr}
 800ee28:	b086      	sub	sp, #24
 800ee2a:	af00      	add	r7, sp, #0
 800ee2c:	6078      	str	r0, [r7, #4]
 800ee2e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	2b01      	cmp	r3, #1
 800ee3a:	d904      	bls.n	800ee46 <get_fat+0x20>
 800ee3c:	693b      	ldr	r3, [r7, #16]
 800ee3e:	69db      	ldr	r3, [r3, #28]
 800ee40:	683a      	ldr	r2, [r7, #0]
 800ee42:	429a      	cmp	r2, r3
 800ee44:	d302      	bcc.n	800ee4c <get_fat+0x26>
		val = 1;	/* Internal error */
 800ee46:	2301      	movs	r3, #1
 800ee48:	617b      	str	r3, [r7, #20]
 800ee4a:	e0b7      	b.n	800efbc <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800ee4c:	f04f 33ff 	mov.w	r3, #4294967295
 800ee50:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800ee52:	693b      	ldr	r3, [r7, #16]
 800ee54:	781b      	ldrb	r3, [r3, #0]
 800ee56:	2b02      	cmp	r3, #2
 800ee58:	d05a      	beq.n	800ef10 <get_fat+0xea>
 800ee5a:	2b03      	cmp	r3, #3
 800ee5c:	d07d      	beq.n	800ef5a <get_fat+0x134>
 800ee5e:	2b01      	cmp	r3, #1
 800ee60:	f040 80a2 	bne.w	800efa8 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	60fb      	str	r3, [r7, #12]
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	085b      	lsrs	r3, r3, #1
 800ee6c:	68fa      	ldr	r2, [r7, #12]
 800ee6e:	4413      	add	r3, r2
 800ee70:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ee72:	693b      	ldr	r3, [r7, #16]
 800ee74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ee76:	693b      	ldr	r3, [r7, #16]
 800ee78:	899b      	ldrh	r3, [r3, #12]
 800ee7a:	4619      	mov	r1, r3
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	fbb3 f3f1 	udiv	r3, r3, r1
 800ee82:	4413      	add	r3, r2
 800ee84:	4619      	mov	r1, r3
 800ee86:	6938      	ldr	r0, [r7, #16]
 800ee88:	f7ff ff10 	bl	800ecac <move_window>
 800ee8c:	4603      	mov	r3, r0
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	f040 808d 	bne.w	800efae <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	1c5a      	adds	r2, r3, #1
 800ee98:	60fa      	str	r2, [r7, #12]
 800ee9a:	693a      	ldr	r2, [r7, #16]
 800ee9c:	8992      	ldrh	r2, [r2, #12]
 800ee9e:	fbb3 f1f2 	udiv	r1, r3, r2
 800eea2:	fb02 f201 	mul.w	r2, r2, r1
 800eea6:	1a9b      	subs	r3, r3, r2
 800eea8:	693a      	ldr	r2, [r7, #16]
 800eeaa:	4413      	add	r3, r2
 800eeac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800eeb0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800eeb2:	693b      	ldr	r3, [r7, #16]
 800eeb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800eeb6:	693b      	ldr	r3, [r7, #16]
 800eeb8:	899b      	ldrh	r3, [r3, #12]
 800eeba:	4619      	mov	r1, r3
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	fbb3 f3f1 	udiv	r3, r3, r1
 800eec2:	4413      	add	r3, r2
 800eec4:	4619      	mov	r1, r3
 800eec6:	6938      	ldr	r0, [r7, #16]
 800eec8:	f7ff fef0 	bl	800ecac <move_window>
 800eecc:	4603      	mov	r3, r0
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d16f      	bne.n	800efb2 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800eed2:	693b      	ldr	r3, [r7, #16]
 800eed4:	899b      	ldrh	r3, [r3, #12]
 800eed6:	461a      	mov	r2, r3
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	fbb3 f1f2 	udiv	r1, r3, r2
 800eede:	fb02 f201 	mul.w	r2, r2, r1
 800eee2:	1a9b      	subs	r3, r3, r2
 800eee4:	693a      	ldr	r2, [r7, #16]
 800eee6:	4413      	add	r3, r2
 800eee8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800eeec:	021b      	lsls	r3, r3, #8
 800eeee:	461a      	mov	r2, r3
 800eef0:	68bb      	ldr	r3, [r7, #8]
 800eef2:	4313      	orrs	r3, r2
 800eef4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800eef6:	683b      	ldr	r3, [r7, #0]
 800eef8:	f003 0301 	and.w	r3, r3, #1
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d002      	beq.n	800ef06 <get_fat+0xe0>
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	091b      	lsrs	r3, r3, #4
 800ef04:	e002      	b.n	800ef0c <get_fat+0xe6>
 800ef06:	68bb      	ldr	r3, [r7, #8]
 800ef08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ef0c:	617b      	str	r3, [r7, #20]
			break;
 800ef0e:	e055      	b.n	800efbc <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ef10:	693b      	ldr	r3, [r7, #16]
 800ef12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ef14:	693b      	ldr	r3, [r7, #16]
 800ef16:	899b      	ldrh	r3, [r3, #12]
 800ef18:	085b      	lsrs	r3, r3, #1
 800ef1a:	b29b      	uxth	r3, r3
 800ef1c:	4619      	mov	r1, r3
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	fbb3 f3f1 	udiv	r3, r3, r1
 800ef24:	4413      	add	r3, r2
 800ef26:	4619      	mov	r1, r3
 800ef28:	6938      	ldr	r0, [r7, #16]
 800ef2a:	f7ff febf 	bl	800ecac <move_window>
 800ef2e:	4603      	mov	r3, r0
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d140      	bne.n	800efb6 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ef34:	693b      	ldr	r3, [r7, #16]
 800ef36:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ef3a:	683b      	ldr	r3, [r7, #0]
 800ef3c:	005b      	lsls	r3, r3, #1
 800ef3e:	693a      	ldr	r2, [r7, #16]
 800ef40:	8992      	ldrh	r2, [r2, #12]
 800ef42:	fbb3 f0f2 	udiv	r0, r3, r2
 800ef46:	fb02 f200 	mul.w	r2, r2, r0
 800ef4a:	1a9b      	subs	r3, r3, r2
 800ef4c:	440b      	add	r3, r1
 800ef4e:	4618      	mov	r0, r3
 800ef50:	f7ff fbfc 	bl	800e74c <ld_word>
 800ef54:	4603      	mov	r3, r0
 800ef56:	617b      	str	r3, [r7, #20]
			break;
 800ef58:	e030      	b.n	800efbc <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ef5a:	693b      	ldr	r3, [r7, #16]
 800ef5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ef5e:	693b      	ldr	r3, [r7, #16]
 800ef60:	899b      	ldrh	r3, [r3, #12]
 800ef62:	089b      	lsrs	r3, r3, #2
 800ef64:	b29b      	uxth	r3, r3
 800ef66:	4619      	mov	r1, r3
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ef6e:	4413      	add	r3, r2
 800ef70:	4619      	mov	r1, r3
 800ef72:	6938      	ldr	r0, [r7, #16]
 800ef74:	f7ff fe9a 	bl	800ecac <move_window>
 800ef78:	4603      	mov	r3, r0
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d11d      	bne.n	800efba <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ef7e:	693b      	ldr	r3, [r7, #16]
 800ef80:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	009b      	lsls	r3, r3, #2
 800ef88:	693a      	ldr	r2, [r7, #16]
 800ef8a:	8992      	ldrh	r2, [r2, #12]
 800ef8c:	fbb3 f0f2 	udiv	r0, r3, r2
 800ef90:	fb02 f200 	mul.w	r2, r2, r0
 800ef94:	1a9b      	subs	r3, r3, r2
 800ef96:	440b      	add	r3, r1
 800ef98:	4618      	mov	r0, r3
 800ef9a:	f7ff fbef 	bl	800e77c <ld_dword>
 800ef9e:	4603      	mov	r3, r0
 800efa0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800efa4:	617b      	str	r3, [r7, #20]
			break;
 800efa6:	e009      	b.n	800efbc <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800efa8:	2301      	movs	r3, #1
 800efaa:	617b      	str	r3, [r7, #20]
 800efac:	e006      	b.n	800efbc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800efae:	bf00      	nop
 800efb0:	e004      	b.n	800efbc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800efb2:	bf00      	nop
 800efb4:	e002      	b.n	800efbc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800efb6:	bf00      	nop
 800efb8:	e000      	b.n	800efbc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800efba:	bf00      	nop
		}
	}

	return val;
 800efbc:	697b      	ldr	r3, [r7, #20]
}
 800efbe:	4618      	mov	r0, r3
 800efc0:	3718      	adds	r7, #24
 800efc2:	46bd      	mov	sp, r7
 800efc4:	bd80      	pop	{r7, pc}

0800efc6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800efc6:	b590      	push	{r4, r7, lr}
 800efc8:	b089      	sub	sp, #36	; 0x24
 800efca:	af00      	add	r7, sp, #0
 800efcc:	60f8      	str	r0, [r7, #12]
 800efce:	60b9      	str	r1, [r7, #8]
 800efd0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800efd2:	2302      	movs	r3, #2
 800efd4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	2b01      	cmp	r3, #1
 800efda:	f240 8106 	bls.w	800f1ea <put_fat+0x224>
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	69db      	ldr	r3, [r3, #28]
 800efe2:	68ba      	ldr	r2, [r7, #8]
 800efe4:	429a      	cmp	r2, r3
 800efe6:	f080 8100 	bcs.w	800f1ea <put_fat+0x224>
		switch (fs->fs_type) {
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	781b      	ldrb	r3, [r3, #0]
 800efee:	2b02      	cmp	r3, #2
 800eff0:	f000 8088 	beq.w	800f104 <put_fat+0x13e>
 800eff4:	2b03      	cmp	r3, #3
 800eff6:	f000 80b0 	beq.w	800f15a <put_fat+0x194>
 800effa:	2b01      	cmp	r3, #1
 800effc:	f040 80f5 	bne.w	800f1ea <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f000:	68bb      	ldr	r3, [r7, #8]
 800f002:	61bb      	str	r3, [r7, #24]
 800f004:	69bb      	ldr	r3, [r7, #24]
 800f006:	085b      	lsrs	r3, r3, #1
 800f008:	69ba      	ldr	r2, [r7, #24]
 800f00a:	4413      	add	r3, r2
 800f00c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	899b      	ldrh	r3, [r3, #12]
 800f016:	4619      	mov	r1, r3
 800f018:	69bb      	ldr	r3, [r7, #24]
 800f01a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f01e:	4413      	add	r3, r2
 800f020:	4619      	mov	r1, r3
 800f022:	68f8      	ldr	r0, [r7, #12]
 800f024:	f7ff fe42 	bl	800ecac <move_window>
 800f028:	4603      	mov	r3, r0
 800f02a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f02c:	7ffb      	ldrb	r3, [r7, #31]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	f040 80d4 	bne.w	800f1dc <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f03a:	69bb      	ldr	r3, [r7, #24]
 800f03c:	1c5a      	adds	r2, r3, #1
 800f03e:	61ba      	str	r2, [r7, #24]
 800f040:	68fa      	ldr	r2, [r7, #12]
 800f042:	8992      	ldrh	r2, [r2, #12]
 800f044:	fbb3 f0f2 	udiv	r0, r3, r2
 800f048:	fb02 f200 	mul.w	r2, r2, r0
 800f04c:	1a9b      	subs	r3, r3, r2
 800f04e:	440b      	add	r3, r1
 800f050:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f052:	68bb      	ldr	r3, [r7, #8]
 800f054:	f003 0301 	and.w	r3, r3, #1
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d00d      	beq.n	800f078 <put_fat+0xb2>
 800f05c:	697b      	ldr	r3, [r7, #20]
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	b25b      	sxtb	r3, r3
 800f062:	f003 030f 	and.w	r3, r3, #15
 800f066:	b25a      	sxtb	r2, r3
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	b2db      	uxtb	r3, r3
 800f06c:	011b      	lsls	r3, r3, #4
 800f06e:	b25b      	sxtb	r3, r3
 800f070:	4313      	orrs	r3, r2
 800f072:	b25b      	sxtb	r3, r3
 800f074:	b2db      	uxtb	r3, r3
 800f076:	e001      	b.n	800f07c <put_fat+0xb6>
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	b2db      	uxtb	r3, r3
 800f07c:	697a      	ldr	r2, [r7, #20]
 800f07e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	2201      	movs	r2, #1
 800f084:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	899b      	ldrh	r3, [r3, #12]
 800f08e:	4619      	mov	r1, r3
 800f090:	69bb      	ldr	r3, [r7, #24]
 800f092:	fbb3 f3f1 	udiv	r3, r3, r1
 800f096:	4413      	add	r3, r2
 800f098:	4619      	mov	r1, r3
 800f09a:	68f8      	ldr	r0, [r7, #12]
 800f09c:	f7ff fe06 	bl	800ecac <move_window>
 800f0a0:	4603      	mov	r3, r0
 800f0a2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f0a4:	7ffb      	ldrb	r3, [r7, #31]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	f040 809a 	bne.w	800f1e0 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	899b      	ldrh	r3, [r3, #12]
 800f0b6:	461a      	mov	r2, r3
 800f0b8:	69bb      	ldr	r3, [r7, #24]
 800f0ba:	fbb3 f0f2 	udiv	r0, r3, r2
 800f0be:	fb02 f200 	mul.w	r2, r2, r0
 800f0c2:	1a9b      	subs	r3, r3, r2
 800f0c4:	440b      	add	r3, r1
 800f0c6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f0c8:	68bb      	ldr	r3, [r7, #8]
 800f0ca:	f003 0301 	and.w	r3, r3, #1
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d003      	beq.n	800f0da <put_fat+0x114>
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	091b      	lsrs	r3, r3, #4
 800f0d6:	b2db      	uxtb	r3, r3
 800f0d8:	e00e      	b.n	800f0f8 <put_fat+0x132>
 800f0da:	697b      	ldr	r3, [r7, #20]
 800f0dc:	781b      	ldrb	r3, [r3, #0]
 800f0de:	b25b      	sxtb	r3, r3
 800f0e0:	f023 030f 	bic.w	r3, r3, #15
 800f0e4:	b25a      	sxtb	r2, r3
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	0a1b      	lsrs	r3, r3, #8
 800f0ea:	b25b      	sxtb	r3, r3
 800f0ec:	f003 030f 	and.w	r3, r3, #15
 800f0f0:	b25b      	sxtb	r3, r3
 800f0f2:	4313      	orrs	r3, r2
 800f0f4:	b25b      	sxtb	r3, r3
 800f0f6:	b2db      	uxtb	r3, r3
 800f0f8:	697a      	ldr	r2, [r7, #20]
 800f0fa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	2201      	movs	r2, #1
 800f100:	70da      	strb	r2, [r3, #3]
			break;
 800f102:	e072      	b.n	800f1ea <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	899b      	ldrh	r3, [r3, #12]
 800f10c:	085b      	lsrs	r3, r3, #1
 800f10e:	b29b      	uxth	r3, r3
 800f110:	4619      	mov	r1, r3
 800f112:	68bb      	ldr	r3, [r7, #8]
 800f114:	fbb3 f3f1 	udiv	r3, r3, r1
 800f118:	4413      	add	r3, r2
 800f11a:	4619      	mov	r1, r3
 800f11c:	68f8      	ldr	r0, [r7, #12]
 800f11e:	f7ff fdc5 	bl	800ecac <move_window>
 800f122:	4603      	mov	r3, r0
 800f124:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f126:	7ffb      	ldrb	r3, [r7, #31]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d15b      	bne.n	800f1e4 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f132:	68bb      	ldr	r3, [r7, #8]
 800f134:	005b      	lsls	r3, r3, #1
 800f136:	68fa      	ldr	r2, [r7, #12]
 800f138:	8992      	ldrh	r2, [r2, #12]
 800f13a:	fbb3 f0f2 	udiv	r0, r3, r2
 800f13e:	fb02 f200 	mul.w	r2, r2, r0
 800f142:	1a9b      	subs	r3, r3, r2
 800f144:	440b      	add	r3, r1
 800f146:	687a      	ldr	r2, [r7, #4]
 800f148:	b292      	uxth	r2, r2
 800f14a:	4611      	mov	r1, r2
 800f14c:	4618      	mov	r0, r3
 800f14e:	f7ff fb38 	bl	800e7c2 <st_word>
			fs->wflag = 1;
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	2201      	movs	r2, #1
 800f156:	70da      	strb	r2, [r3, #3]
			break;
 800f158:	e047      	b.n	800f1ea <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	899b      	ldrh	r3, [r3, #12]
 800f162:	089b      	lsrs	r3, r3, #2
 800f164:	b29b      	uxth	r3, r3
 800f166:	4619      	mov	r1, r3
 800f168:	68bb      	ldr	r3, [r7, #8]
 800f16a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f16e:	4413      	add	r3, r2
 800f170:	4619      	mov	r1, r3
 800f172:	68f8      	ldr	r0, [r7, #12]
 800f174:	f7ff fd9a 	bl	800ecac <move_window>
 800f178:	4603      	mov	r3, r0
 800f17a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f17c:	7ffb      	ldrb	r3, [r7, #31]
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d132      	bne.n	800f1e8 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f18e:	68bb      	ldr	r3, [r7, #8]
 800f190:	009b      	lsls	r3, r3, #2
 800f192:	68fa      	ldr	r2, [r7, #12]
 800f194:	8992      	ldrh	r2, [r2, #12]
 800f196:	fbb3 f0f2 	udiv	r0, r3, r2
 800f19a:	fb02 f200 	mul.w	r2, r2, r0
 800f19e:	1a9b      	subs	r3, r3, r2
 800f1a0:	440b      	add	r3, r1
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	f7ff faea 	bl	800e77c <ld_dword>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f1ae:	4323      	orrs	r3, r4
 800f1b0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f1b8:	68bb      	ldr	r3, [r7, #8]
 800f1ba:	009b      	lsls	r3, r3, #2
 800f1bc:	68fa      	ldr	r2, [r7, #12]
 800f1be:	8992      	ldrh	r2, [r2, #12]
 800f1c0:	fbb3 f0f2 	udiv	r0, r3, r2
 800f1c4:	fb02 f200 	mul.w	r2, r2, r0
 800f1c8:	1a9b      	subs	r3, r3, r2
 800f1ca:	440b      	add	r3, r1
 800f1cc:	6879      	ldr	r1, [r7, #4]
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	f7ff fb12 	bl	800e7f8 <st_dword>
			fs->wflag = 1;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	2201      	movs	r2, #1
 800f1d8:	70da      	strb	r2, [r3, #3]
			break;
 800f1da:	e006      	b.n	800f1ea <put_fat+0x224>
			if (res != FR_OK) break;
 800f1dc:	bf00      	nop
 800f1de:	e004      	b.n	800f1ea <put_fat+0x224>
			if (res != FR_OK) break;
 800f1e0:	bf00      	nop
 800f1e2:	e002      	b.n	800f1ea <put_fat+0x224>
			if (res != FR_OK) break;
 800f1e4:	bf00      	nop
 800f1e6:	e000      	b.n	800f1ea <put_fat+0x224>
			if (res != FR_OK) break;
 800f1e8:	bf00      	nop
		}
	}
	return res;
 800f1ea:	7ffb      	ldrb	r3, [r7, #31]
}
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	3724      	adds	r7, #36	; 0x24
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	bd90      	pop	{r4, r7, pc}

0800f1f4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f1f4:	b580      	push	{r7, lr}
 800f1f6:	b088      	sub	sp, #32
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	60f8      	str	r0, [r7, #12]
 800f1fc:	60b9      	str	r1, [r7, #8]
 800f1fe:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f200:	2300      	movs	r3, #0
 800f202:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f20a:	68bb      	ldr	r3, [r7, #8]
 800f20c:	2b01      	cmp	r3, #1
 800f20e:	d904      	bls.n	800f21a <remove_chain+0x26>
 800f210:	69bb      	ldr	r3, [r7, #24]
 800f212:	69db      	ldr	r3, [r3, #28]
 800f214:	68ba      	ldr	r2, [r7, #8]
 800f216:	429a      	cmp	r2, r3
 800f218:	d301      	bcc.n	800f21e <remove_chain+0x2a>
 800f21a:	2302      	movs	r3, #2
 800f21c:	e04b      	b.n	800f2b6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	2b00      	cmp	r3, #0
 800f222:	d00c      	beq.n	800f23e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f224:	f04f 32ff 	mov.w	r2, #4294967295
 800f228:	6879      	ldr	r1, [r7, #4]
 800f22a:	69b8      	ldr	r0, [r7, #24]
 800f22c:	f7ff fecb 	bl	800efc6 <put_fat>
 800f230:	4603      	mov	r3, r0
 800f232:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f234:	7ffb      	ldrb	r3, [r7, #31]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d001      	beq.n	800f23e <remove_chain+0x4a>
 800f23a:	7ffb      	ldrb	r3, [r7, #31]
 800f23c:	e03b      	b.n	800f2b6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f23e:	68b9      	ldr	r1, [r7, #8]
 800f240:	68f8      	ldr	r0, [r7, #12]
 800f242:	f7ff fdf0 	bl	800ee26 <get_fat>
 800f246:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f248:	697b      	ldr	r3, [r7, #20]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d031      	beq.n	800f2b2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f24e:	697b      	ldr	r3, [r7, #20]
 800f250:	2b01      	cmp	r3, #1
 800f252:	d101      	bne.n	800f258 <remove_chain+0x64>
 800f254:	2302      	movs	r3, #2
 800f256:	e02e      	b.n	800f2b6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f258:	697b      	ldr	r3, [r7, #20]
 800f25a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f25e:	d101      	bne.n	800f264 <remove_chain+0x70>
 800f260:	2301      	movs	r3, #1
 800f262:	e028      	b.n	800f2b6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f264:	2200      	movs	r2, #0
 800f266:	68b9      	ldr	r1, [r7, #8]
 800f268:	69b8      	ldr	r0, [r7, #24]
 800f26a:	f7ff feac 	bl	800efc6 <put_fat>
 800f26e:	4603      	mov	r3, r0
 800f270:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f272:	7ffb      	ldrb	r3, [r7, #31]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d001      	beq.n	800f27c <remove_chain+0x88>
 800f278:	7ffb      	ldrb	r3, [r7, #31]
 800f27a:	e01c      	b.n	800f2b6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f27c:	69bb      	ldr	r3, [r7, #24]
 800f27e:	695a      	ldr	r2, [r3, #20]
 800f280:	69bb      	ldr	r3, [r7, #24]
 800f282:	69db      	ldr	r3, [r3, #28]
 800f284:	3b02      	subs	r3, #2
 800f286:	429a      	cmp	r2, r3
 800f288:	d20b      	bcs.n	800f2a2 <remove_chain+0xae>
			fs->free_clst++;
 800f28a:	69bb      	ldr	r3, [r7, #24]
 800f28c:	695b      	ldr	r3, [r3, #20]
 800f28e:	1c5a      	adds	r2, r3, #1
 800f290:	69bb      	ldr	r3, [r7, #24]
 800f292:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800f294:	69bb      	ldr	r3, [r7, #24]
 800f296:	791b      	ldrb	r3, [r3, #4]
 800f298:	f043 0301 	orr.w	r3, r3, #1
 800f29c:	b2da      	uxtb	r2, r3
 800f29e:	69bb      	ldr	r3, [r7, #24]
 800f2a0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f2a2:	697b      	ldr	r3, [r7, #20]
 800f2a4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f2a6:	69bb      	ldr	r3, [r7, #24]
 800f2a8:	69db      	ldr	r3, [r3, #28]
 800f2aa:	68ba      	ldr	r2, [r7, #8]
 800f2ac:	429a      	cmp	r2, r3
 800f2ae:	d3c6      	bcc.n	800f23e <remove_chain+0x4a>
 800f2b0:	e000      	b.n	800f2b4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f2b2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f2b4:	2300      	movs	r3, #0
}
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	3720      	adds	r7, #32
 800f2ba:	46bd      	mov	sp, r7
 800f2bc:	bd80      	pop	{r7, pc}

0800f2be <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f2be:	b580      	push	{r7, lr}
 800f2c0:	b088      	sub	sp, #32
 800f2c2:	af00      	add	r7, sp, #0
 800f2c4:	6078      	str	r0, [r7, #4]
 800f2c6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f2ce:	683b      	ldr	r3, [r7, #0]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d10d      	bne.n	800f2f0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f2d4:	693b      	ldr	r3, [r7, #16]
 800f2d6:	691b      	ldr	r3, [r3, #16]
 800f2d8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f2da:	69bb      	ldr	r3, [r7, #24]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d004      	beq.n	800f2ea <create_chain+0x2c>
 800f2e0:	693b      	ldr	r3, [r7, #16]
 800f2e2:	69db      	ldr	r3, [r3, #28]
 800f2e4:	69ba      	ldr	r2, [r7, #24]
 800f2e6:	429a      	cmp	r2, r3
 800f2e8:	d31b      	bcc.n	800f322 <create_chain+0x64>
 800f2ea:	2301      	movs	r3, #1
 800f2ec:	61bb      	str	r3, [r7, #24]
 800f2ee:	e018      	b.n	800f322 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f2f0:	6839      	ldr	r1, [r7, #0]
 800f2f2:	6878      	ldr	r0, [r7, #4]
 800f2f4:	f7ff fd97 	bl	800ee26 <get_fat>
 800f2f8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	2b01      	cmp	r3, #1
 800f2fe:	d801      	bhi.n	800f304 <create_chain+0x46>
 800f300:	2301      	movs	r3, #1
 800f302:	e070      	b.n	800f3e6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f30a:	d101      	bne.n	800f310 <create_chain+0x52>
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	e06a      	b.n	800f3e6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f310:	693b      	ldr	r3, [r7, #16]
 800f312:	69db      	ldr	r3, [r3, #28]
 800f314:	68fa      	ldr	r2, [r7, #12]
 800f316:	429a      	cmp	r2, r3
 800f318:	d201      	bcs.n	800f31e <create_chain+0x60>
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	e063      	b.n	800f3e6 <create_chain+0x128>
		scl = clst;
 800f31e:	683b      	ldr	r3, [r7, #0]
 800f320:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f322:	69bb      	ldr	r3, [r7, #24]
 800f324:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f326:	69fb      	ldr	r3, [r7, #28]
 800f328:	3301      	adds	r3, #1
 800f32a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f32c:	693b      	ldr	r3, [r7, #16]
 800f32e:	69db      	ldr	r3, [r3, #28]
 800f330:	69fa      	ldr	r2, [r7, #28]
 800f332:	429a      	cmp	r2, r3
 800f334:	d307      	bcc.n	800f346 <create_chain+0x88>
				ncl = 2;
 800f336:	2302      	movs	r3, #2
 800f338:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f33a:	69fa      	ldr	r2, [r7, #28]
 800f33c:	69bb      	ldr	r3, [r7, #24]
 800f33e:	429a      	cmp	r2, r3
 800f340:	d901      	bls.n	800f346 <create_chain+0x88>
 800f342:	2300      	movs	r3, #0
 800f344:	e04f      	b.n	800f3e6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f346:	69f9      	ldr	r1, [r7, #28]
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f7ff fd6c 	bl	800ee26 <get_fat>
 800f34e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	2b00      	cmp	r3, #0
 800f354:	d00e      	beq.n	800f374 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	2b01      	cmp	r3, #1
 800f35a:	d003      	beq.n	800f364 <create_chain+0xa6>
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f362:	d101      	bne.n	800f368 <create_chain+0xaa>
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	e03e      	b.n	800f3e6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f368:	69fa      	ldr	r2, [r7, #28]
 800f36a:	69bb      	ldr	r3, [r7, #24]
 800f36c:	429a      	cmp	r2, r3
 800f36e:	d1da      	bne.n	800f326 <create_chain+0x68>
 800f370:	2300      	movs	r3, #0
 800f372:	e038      	b.n	800f3e6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f374:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f376:	f04f 32ff 	mov.w	r2, #4294967295
 800f37a:	69f9      	ldr	r1, [r7, #28]
 800f37c:	6938      	ldr	r0, [r7, #16]
 800f37e:	f7ff fe22 	bl	800efc6 <put_fat>
 800f382:	4603      	mov	r3, r0
 800f384:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f386:	7dfb      	ldrb	r3, [r7, #23]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d109      	bne.n	800f3a0 <create_chain+0xe2>
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d006      	beq.n	800f3a0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f392:	69fa      	ldr	r2, [r7, #28]
 800f394:	6839      	ldr	r1, [r7, #0]
 800f396:	6938      	ldr	r0, [r7, #16]
 800f398:	f7ff fe15 	bl	800efc6 <put_fat>
 800f39c:	4603      	mov	r3, r0
 800f39e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f3a0:	7dfb      	ldrb	r3, [r7, #23]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d116      	bne.n	800f3d4 <create_chain+0x116>
		fs->last_clst = ncl;
 800f3a6:	693b      	ldr	r3, [r7, #16]
 800f3a8:	69fa      	ldr	r2, [r7, #28]
 800f3aa:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f3ac:	693b      	ldr	r3, [r7, #16]
 800f3ae:	695a      	ldr	r2, [r3, #20]
 800f3b0:	693b      	ldr	r3, [r7, #16]
 800f3b2:	69db      	ldr	r3, [r3, #28]
 800f3b4:	3b02      	subs	r3, #2
 800f3b6:	429a      	cmp	r2, r3
 800f3b8:	d804      	bhi.n	800f3c4 <create_chain+0x106>
 800f3ba:	693b      	ldr	r3, [r7, #16]
 800f3bc:	695b      	ldr	r3, [r3, #20]
 800f3be:	1e5a      	subs	r2, r3, #1
 800f3c0:	693b      	ldr	r3, [r7, #16]
 800f3c2:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800f3c4:	693b      	ldr	r3, [r7, #16]
 800f3c6:	791b      	ldrb	r3, [r3, #4]
 800f3c8:	f043 0301 	orr.w	r3, r3, #1
 800f3cc:	b2da      	uxtb	r2, r3
 800f3ce:	693b      	ldr	r3, [r7, #16]
 800f3d0:	711a      	strb	r2, [r3, #4]
 800f3d2:	e007      	b.n	800f3e4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f3d4:	7dfb      	ldrb	r3, [r7, #23]
 800f3d6:	2b01      	cmp	r3, #1
 800f3d8:	d102      	bne.n	800f3e0 <create_chain+0x122>
 800f3da:	f04f 33ff 	mov.w	r3, #4294967295
 800f3de:	e000      	b.n	800f3e2 <create_chain+0x124>
 800f3e0:	2301      	movs	r3, #1
 800f3e2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f3e4:	69fb      	ldr	r3, [r7, #28]
}
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	3720      	adds	r7, #32
 800f3ea:	46bd      	mov	sp, r7
 800f3ec:	bd80      	pop	{r7, pc}

0800f3ee <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f3ee:	b480      	push	{r7}
 800f3f0:	b087      	sub	sp, #28
 800f3f2:	af00      	add	r7, sp, #0
 800f3f4:	6078      	str	r0, [r7, #4]
 800f3f6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f402:	3304      	adds	r3, #4
 800f404:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	899b      	ldrh	r3, [r3, #12]
 800f40a:	461a      	mov	r2, r3
 800f40c:	683b      	ldr	r3, [r7, #0]
 800f40e:	fbb3 f3f2 	udiv	r3, r3, r2
 800f412:	68fa      	ldr	r2, [r7, #12]
 800f414:	8952      	ldrh	r2, [r2, #10]
 800f416:	fbb3 f3f2 	udiv	r3, r3, r2
 800f41a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f41c:	693b      	ldr	r3, [r7, #16]
 800f41e:	1d1a      	adds	r2, r3, #4
 800f420:	613a      	str	r2, [r7, #16]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d101      	bne.n	800f430 <clmt_clust+0x42>
 800f42c:	2300      	movs	r3, #0
 800f42e:	e010      	b.n	800f452 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800f430:	697a      	ldr	r2, [r7, #20]
 800f432:	68bb      	ldr	r3, [r7, #8]
 800f434:	429a      	cmp	r2, r3
 800f436:	d307      	bcc.n	800f448 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800f438:	697a      	ldr	r2, [r7, #20]
 800f43a:	68bb      	ldr	r3, [r7, #8]
 800f43c:	1ad3      	subs	r3, r2, r3
 800f43e:	617b      	str	r3, [r7, #20]
 800f440:	693b      	ldr	r3, [r7, #16]
 800f442:	3304      	adds	r3, #4
 800f444:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f446:	e7e9      	b.n	800f41c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800f448:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f44a:	693b      	ldr	r3, [r7, #16]
 800f44c:	681a      	ldr	r2, [r3, #0]
 800f44e:	697b      	ldr	r3, [r7, #20]
 800f450:	4413      	add	r3, r2
}
 800f452:	4618      	mov	r0, r3
 800f454:	371c      	adds	r7, #28
 800f456:	46bd      	mov	sp, r7
 800f458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f45c:	4770      	bx	lr

0800f45e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800f45e:	b580      	push	{r7, lr}
 800f460:	b086      	sub	sp, #24
 800f462:	af00      	add	r7, sp, #0
 800f464:	6078      	str	r0, [r7, #4]
 800f466:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f474:	d204      	bcs.n	800f480 <dir_sdi+0x22>
 800f476:	683b      	ldr	r3, [r7, #0]
 800f478:	f003 031f 	and.w	r3, r3, #31
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d001      	beq.n	800f484 <dir_sdi+0x26>
		return FR_INT_ERR;
 800f480:	2302      	movs	r3, #2
 800f482:	e071      	b.n	800f568 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	683a      	ldr	r2, [r7, #0]
 800f488:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	689b      	ldr	r3, [r3, #8]
 800f48e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800f490:	697b      	ldr	r3, [r7, #20]
 800f492:	2b00      	cmp	r3, #0
 800f494:	d106      	bne.n	800f4a4 <dir_sdi+0x46>
 800f496:	693b      	ldr	r3, [r7, #16]
 800f498:	781b      	ldrb	r3, [r3, #0]
 800f49a:	2b02      	cmp	r3, #2
 800f49c:	d902      	bls.n	800f4a4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800f49e:	693b      	ldr	r3, [r7, #16]
 800f4a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4a2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f4a4:	697b      	ldr	r3, [r7, #20]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d10c      	bne.n	800f4c4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	095b      	lsrs	r3, r3, #5
 800f4ae:	693a      	ldr	r2, [r7, #16]
 800f4b0:	8912      	ldrh	r2, [r2, #8]
 800f4b2:	4293      	cmp	r3, r2
 800f4b4:	d301      	bcc.n	800f4ba <dir_sdi+0x5c>
 800f4b6:	2302      	movs	r3, #2
 800f4b8:	e056      	b.n	800f568 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800f4ba:	693b      	ldr	r3, [r7, #16]
 800f4bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	61da      	str	r2, [r3, #28]
 800f4c2:	e02d      	b.n	800f520 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800f4c4:	693b      	ldr	r3, [r7, #16]
 800f4c6:	895b      	ldrh	r3, [r3, #10]
 800f4c8:	461a      	mov	r2, r3
 800f4ca:	693b      	ldr	r3, [r7, #16]
 800f4cc:	899b      	ldrh	r3, [r3, #12]
 800f4ce:	fb03 f302 	mul.w	r3, r3, r2
 800f4d2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f4d4:	e019      	b.n	800f50a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	6979      	ldr	r1, [r7, #20]
 800f4da:	4618      	mov	r0, r3
 800f4dc:	f7ff fca3 	bl	800ee26 <get_fat>
 800f4e0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f4e2:	697b      	ldr	r3, [r7, #20]
 800f4e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4e8:	d101      	bne.n	800f4ee <dir_sdi+0x90>
 800f4ea:	2301      	movs	r3, #1
 800f4ec:	e03c      	b.n	800f568 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800f4ee:	697b      	ldr	r3, [r7, #20]
 800f4f0:	2b01      	cmp	r3, #1
 800f4f2:	d904      	bls.n	800f4fe <dir_sdi+0xa0>
 800f4f4:	693b      	ldr	r3, [r7, #16]
 800f4f6:	69db      	ldr	r3, [r3, #28]
 800f4f8:	697a      	ldr	r2, [r7, #20]
 800f4fa:	429a      	cmp	r2, r3
 800f4fc:	d301      	bcc.n	800f502 <dir_sdi+0xa4>
 800f4fe:	2302      	movs	r3, #2
 800f500:	e032      	b.n	800f568 <dir_sdi+0x10a>
			ofs -= csz;
 800f502:	683a      	ldr	r2, [r7, #0]
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	1ad3      	subs	r3, r2, r3
 800f508:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f50a:	683a      	ldr	r2, [r7, #0]
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	429a      	cmp	r2, r3
 800f510:	d2e1      	bcs.n	800f4d6 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800f512:	6979      	ldr	r1, [r7, #20]
 800f514:	6938      	ldr	r0, [r7, #16]
 800f516:	f7ff fc67 	bl	800ede8 <clust2sect>
 800f51a:	4602      	mov	r2, r0
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	697a      	ldr	r2, [r7, #20]
 800f524:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	69db      	ldr	r3, [r3, #28]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d101      	bne.n	800f532 <dir_sdi+0xd4>
 800f52e:	2302      	movs	r3, #2
 800f530:	e01a      	b.n	800f568 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	69da      	ldr	r2, [r3, #28]
 800f536:	693b      	ldr	r3, [r7, #16]
 800f538:	899b      	ldrh	r3, [r3, #12]
 800f53a:	4619      	mov	r1, r3
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	fbb3 f3f1 	udiv	r3, r3, r1
 800f542:	441a      	add	r2, r3
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800f548:	693b      	ldr	r3, [r7, #16]
 800f54a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f54e:	693b      	ldr	r3, [r7, #16]
 800f550:	899b      	ldrh	r3, [r3, #12]
 800f552:	461a      	mov	r2, r3
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	fbb3 f0f2 	udiv	r0, r3, r2
 800f55a:	fb02 f200 	mul.w	r2, r2, r0
 800f55e:	1a9b      	subs	r3, r3, r2
 800f560:	18ca      	adds	r2, r1, r3
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f566:	2300      	movs	r3, #0
}
 800f568:	4618      	mov	r0, r3
 800f56a:	3718      	adds	r7, #24
 800f56c:	46bd      	mov	sp, r7
 800f56e:	bd80      	pop	{r7, pc}

0800f570 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f570:	b580      	push	{r7, lr}
 800f572:	b086      	sub	sp, #24
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
 800f578:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	695b      	ldr	r3, [r3, #20]
 800f584:	3320      	adds	r3, #32
 800f586:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	69db      	ldr	r3, [r3, #28]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d003      	beq.n	800f598 <dir_next+0x28>
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f596:	d301      	bcc.n	800f59c <dir_next+0x2c>
 800f598:	2304      	movs	r3, #4
 800f59a:	e0bb      	b.n	800f714 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	899b      	ldrh	r3, [r3, #12]
 800f5a0:	461a      	mov	r2, r3
 800f5a2:	68bb      	ldr	r3, [r7, #8]
 800f5a4:	fbb3 f1f2 	udiv	r1, r3, r2
 800f5a8:	fb02 f201 	mul.w	r2, r2, r1
 800f5ac:	1a9b      	subs	r3, r3, r2
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	f040 809d 	bne.w	800f6ee <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	69db      	ldr	r3, [r3, #28]
 800f5b8:	1c5a      	adds	r2, r3, #1
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	699b      	ldr	r3, [r3, #24]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d10b      	bne.n	800f5de <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f5c6:	68bb      	ldr	r3, [r7, #8]
 800f5c8:	095b      	lsrs	r3, r3, #5
 800f5ca:	68fa      	ldr	r2, [r7, #12]
 800f5cc:	8912      	ldrh	r2, [r2, #8]
 800f5ce:	4293      	cmp	r3, r2
 800f5d0:	f0c0 808d 	bcc.w	800f6ee <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	2200      	movs	r2, #0
 800f5d8:	61da      	str	r2, [r3, #28]
 800f5da:	2304      	movs	r3, #4
 800f5dc:	e09a      	b.n	800f714 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	899b      	ldrh	r3, [r3, #12]
 800f5e2:	461a      	mov	r2, r3
 800f5e4:	68bb      	ldr	r3, [r7, #8]
 800f5e6:	fbb3 f3f2 	udiv	r3, r3, r2
 800f5ea:	68fa      	ldr	r2, [r7, #12]
 800f5ec:	8952      	ldrh	r2, [r2, #10]
 800f5ee:	3a01      	subs	r2, #1
 800f5f0:	4013      	ands	r3, r2
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d17b      	bne.n	800f6ee <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f5f6:	687a      	ldr	r2, [r7, #4]
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	699b      	ldr	r3, [r3, #24]
 800f5fc:	4619      	mov	r1, r3
 800f5fe:	4610      	mov	r0, r2
 800f600:	f7ff fc11 	bl	800ee26 <get_fat>
 800f604:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f606:	697b      	ldr	r3, [r7, #20]
 800f608:	2b01      	cmp	r3, #1
 800f60a:	d801      	bhi.n	800f610 <dir_next+0xa0>
 800f60c:	2302      	movs	r3, #2
 800f60e:	e081      	b.n	800f714 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f610:	697b      	ldr	r3, [r7, #20]
 800f612:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f616:	d101      	bne.n	800f61c <dir_next+0xac>
 800f618:	2301      	movs	r3, #1
 800f61a:	e07b      	b.n	800f714 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	69db      	ldr	r3, [r3, #28]
 800f620:	697a      	ldr	r2, [r7, #20]
 800f622:	429a      	cmp	r2, r3
 800f624:	d359      	bcc.n	800f6da <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f626:	683b      	ldr	r3, [r7, #0]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d104      	bne.n	800f636 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2200      	movs	r2, #0
 800f630:	61da      	str	r2, [r3, #28]
 800f632:	2304      	movs	r3, #4
 800f634:	e06e      	b.n	800f714 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f636:	687a      	ldr	r2, [r7, #4]
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	699b      	ldr	r3, [r3, #24]
 800f63c:	4619      	mov	r1, r3
 800f63e:	4610      	mov	r0, r2
 800f640:	f7ff fe3d 	bl	800f2be <create_chain>
 800f644:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f646:	697b      	ldr	r3, [r7, #20]
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d101      	bne.n	800f650 <dir_next+0xe0>
 800f64c:	2307      	movs	r3, #7
 800f64e:	e061      	b.n	800f714 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f650:	697b      	ldr	r3, [r7, #20]
 800f652:	2b01      	cmp	r3, #1
 800f654:	d101      	bne.n	800f65a <dir_next+0xea>
 800f656:	2302      	movs	r3, #2
 800f658:	e05c      	b.n	800f714 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f660:	d101      	bne.n	800f666 <dir_next+0xf6>
 800f662:	2301      	movs	r3, #1
 800f664:	e056      	b.n	800f714 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f666:	68f8      	ldr	r0, [r7, #12]
 800f668:	f7ff fadc 	bl	800ec24 <sync_window>
 800f66c:	4603      	mov	r3, r0
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d001      	beq.n	800f676 <dir_next+0x106>
 800f672:	2301      	movs	r3, #1
 800f674:	e04e      	b.n	800f714 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	899b      	ldrh	r3, [r3, #12]
 800f680:	461a      	mov	r2, r3
 800f682:	2100      	movs	r1, #0
 800f684:	f7ff f905 	bl	800e892 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f688:	2300      	movs	r3, #0
 800f68a:	613b      	str	r3, [r7, #16]
 800f68c:	6979      	ldr	r1, [r7, #20]
 800f68e:	68f8      	ldr	r0, [r7, #12]
 800f690:	f7ff fbaa 	bl	800ede8 <clust2sect>
 800f694:	4602      	mov	r2, r0
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	635a      	str	r2, [r3, #52]	; 0x34
 800f69a:	e012      	b.n	800f6c2 <dir_next+0x152>
						fs->wflag = 1;
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	2201      	movs	r2, #1
 800f6a0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800f6a2:	68f8      	ldr	r0, [r7, #12]
 800f6a4:	f7ff fabe 	bl	800ec24 <sync_window>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d001      	beq.n	800f6b2 <dir_next+0x142>
 800f6ae:	2301      	movs	r3, #1
 800f6b0:	e030      	b.n	800f714 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f6b2:	693b      	ldr	r3, [r7, #16]
 800f6b4:	3301      	adds	r3, #1
 800f6b6:	613b      	str	r3, [r7, #16]
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6bc:	1c5a      	adds	r2, r3, #1
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	635a      	str	r2, [r3, #52]	; 0x34
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	895b      	ldrh	r3, [r3, #10]
 800f6c6:	461a      	mov	r2, r3
 800f6c8:	693b      	ldr	r3, [r7, #16]
 800f6ca:	4293      	cmp	r3, r2
 800f6cc:	d3e6      	bcc.n	800f69c <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f6d2:	693b      	ldr	r3, [r7, #16]
 800f6d4:	1ad2      	subs	r2, r2, r3
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	697a      	ldr	r2, [r7, #20]
 800f6de:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f6e0:	6979      	ldr	r1, [r7, #20]
 800f6e2:	68f8      	ldr	r0, [r7, #12]
 800f6e4:	f7ff fb80 	bl	800ede8 <clust2sect>
 800f6e8:	4602      	mov	r2, r0
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	68ba      	ldr	r2, [r7, #8]
 800f6f2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	899b      	ldrh	r3, [r3, #12]
 800f6fe:	461a      	mov	r2, r3
 800f700:	68bb      	ldr	r3, [r7, #8]
 800f702:	fbb3 f0f2 	udiv	r0, r3, r2
 800f706:	fb02 f200 	mul.w	r2, r2, r0
 800f70a:	1a9b      	subs	r3, r3, r2
 800f70c:	18ca      	adds	r2, r1, r3
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f712:	2300      	movs	r3, #0
}
 800f714:	4618      	mov	r0, r3
 800f716:	3718      	adds	r7, #24
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd80      	pop	{r7, pc}

0800f71c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f71c:	b580      	push	{r7, lr}
 800f71e:	b086      	sub	sp, #24
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
 800f724:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f72c:	2100      	movs	r1, #0
 800f72e:	6878      	ldr	r0, [r7, #4]
 800f730:	f7ff fe95 	bl	800f45e <dir_sdi>
 800f734:	4603      	mov	r3, r0
 800f736:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f738:	7dfb      	ldrb	r3, [r7, #23]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d12b      	bne.n	800f796 <dir_alloc+0x7a>
		n = 0;
 800f73e:	2300      	movs	r3, #0
 800f740:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	69db      	ldr	r3, [r3, #28]
 800f746:	4619      	mov	r1, r3
 800f748:	68f8      	ldr	r0, [r7, #12]
 800f74a:	f7ff faaf 	bl	800ecac <move_window>
 800f74e:	4603      	mov	r3, r0
 800f750:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f752:	7dfb      	ldrb	r3, [r7, #23]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d11d      	bne.n	800f794 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	6a1b      	ldr	r3, [r3, #32]
 800f75c:	781b      	ldrb	r3, [r3, #0]
 800f75e:	2be5      	cmp	r3, #229	; 0xe5
 800f760:	d004      	beq.n	800f76c <dir_alloc+0x50>
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6a1b      	ldr	r3, [r3, #32]
 800f766:	781b      	ldrb	r3, [r3, #0]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d107      	bne.n	800f77c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f76c:	693b      	ldr	r3, [r7, #16]
 800f76e:	3301      	adds	r3, #1
 800f770:	613b      	str	r3, [r7, #16]
 800f772:	693a      	ldr	r2, [r7, #16]
 800f774:	683b      	ldr	r3, [r7, #0]
 800f776:	429a      	cmp	r2, r3
 800f778:	d102      	bne.n	800f780 <dir_alloc+0x64>
 800f77a:	e00c      	b.n	800f796 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f77c:	2300      	movs	r3, #0
 800f77e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f780:	2101      	movs	r1, #1
 800f782:	6878      	ldr	r0, [r7, #4]
 800f784:	f7ff fef4 	bl	800f570 <dir_next>
 800f788:	4603      	mov	r3, r0
 800f78a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f78c:	7dfb      	ldrb	r3, [r7, #23]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d0d7      	beq.n	800f742 <dir_alloc+0x26>
 800f792:	e000      	b.n	800f796 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f794:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f796:	7dfb      	ldrb	r3, [r7, #23]
 800f798:	2b04      	cmp	r3, #4
 800f79a:	d101      	bne.n	800f7a0 <dir_alloc+0x84>
 800f79c:	2307      	movs	r3, #7
 800f79e:	75fb      	strb	r3, [r7, #23]
	return res;
 800f7a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f7a2:	4618      	mov	r0, r3
 800f7a4:	3718      	adds	r7, #24
 800f7a6:	46bd      	mov	sp, r7
 800f7a8:	bd80      	pop	{r7, pc}

0800f7aa <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f7aa:	b580      	push	{r7, lr}
 800f7ac:	b084      	sub	sp, #16
 800f7ae:	af00      	add	r7, sp, #0
 800f7b0:	6078      	str	r0, [r7, #4]
 800f7b2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f7b4:	683b      	ldr	r3, [r7, #0]
 800f7b6:	331a      	adds	r3, #26
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	f7fe ffc7 	bl	800e74c <ld_word>
 800f7be:	4603      	mov	r3, r0
 800f7c0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	781b      	ldrb	r3, [r3, #0]
 800f7c6:	2b03      	cmp	r3, #3
 800f7c8:	d109      	bne.n	800f7de <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f7ca:	683b      	ldr	r3, [r7, #0]
 800f7cc:	3314      	adds	r3, #20
 800f7ce:	4618      	mov	r0, r3
 800f7d0:	f7fe ffbc 	bl	800e74c <ld_word>
 800f7d4:	4603      	mov	r3, r0
 800f7d6:	041b      	lsls	r3, r3, #16
 800f7d8:	68fa      	ldr	r2, [r7, #12]
 800f7da:	4313      	orrs	r3, r2
 800f7dc:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f7de:	68fb      	ldr	r3, [r7, #12]
}
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	3710      	adds	r7, #16
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}

0800f7e8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b084      	sub	sp, #16
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	60f8      	str	r0, [r7, #12]
 800f7f0:	60b9      	str	r1, [r7, #8]
 800f7f2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f7f4:	68bb      	ldr	r3, [r7, #8]
 800f7f6:	331a      	adds	r3, #26
 800f7f8:	687a      	ldr	r2, [r7, #4]
 800f7fa:	b292      	uxth	r2, r2
 800f7fc:	4611      	mov	r1, r2
 800f7fe:	4618      	mov	r0, r3
 800f800:	f7fe ffdf 	bl	800e7c2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	781b      	ldrb	r3, [r3, #0]
 800f808:	2b03      	cmp	r3, #3
 800f80a:	d109      	bne.n	800f820 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f80c:	68bb      	ldr	r3, [r7, #8]
 800f80e:	f103 0214 	add.w	r2, r3, #20
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	0c1b      	lsrs	r3, r3, #16
 800f816:	b29b      	uxth	r3, r3
 800f818:	4619      	mov	r1, r3
 800f81a:	4610      	mov	r0, r2
 800f81c:	f7fe ffd1 	bl	800e7c2 <st_word>
	}
}
 800f820:	bf00      	nop
 800f822:	3710      	adds	r7, #16
 800f824:	46bd      	mov	sp, r7
 800f826:	bd80      	pop	{r7, pc}

0800f828 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b086      	sub	sp, #24
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
 800f830:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800f832:	2304      	movs	r3, #4
 800f834:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800f83c:	e03c      	b.n	800f8b8 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	69db      	ldr	r3, [r3, #28]
 800f842:	4619      	mov	r1, r3
 800f844:	6938      	ldr	r0, [r7, #16]
 800f846:	f7ff fa31 	bl	800ecac <move_window>
 800f84a:	4603      	mov	r3, r0
 800f84c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f84e:	7dfb      	ldrb	r3, [r7, #23]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d136      	bne.n	800f8c2 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	6a1b      	ldr	r3, [r3, #32]
 800f858:	781b      	ldrb	r3, [r3, #0]
 800f85a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800f85c:	7bfb      	ldrb	r3, [r7, #15]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d102      	bne.n	800f868 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800f862:	2304      	movs	r3, #4
 800f864:	75fb      	strb	r3, [r7, #23]
 800f866:	e031      	b.n	800f8cc <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	6a1b      	ldr	r3, [r3, #32]
 800f86c:	330b      	adds	r3, #11
 800f86e:	781b      	ldrb	r3, [r3, #0]
 800f870:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f874:	73bb      	strb	r3, [r7, #14]
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	7bba      	ldrb	r2, [r7, #14]
 800f87a:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800f87c:	7bfb      	ldrb	r3, [r7, #15]
 800f87e:	2be5      	cmp	r3, #229	; 0xe5
 800f880:	d011      	beq.n	800f8a6 <dir_read+0x7e>
 800f882:	7bfb      	ldrb	r3, [r7, #15]
 800f884:	2b2e      	cmp	r3, #46	; 0x2e
 800f886:	d00e      	beq.n	800f8a6 <dir_read+0x7e>
 800f888:	7bbb      	ldrb	r3, [r7, #14]
 800f88a:	2b0f      	cmp	r3, #15
 800f88c:	d00b      	beq.n	800f8a6 <dir_read+0x7e>
 800f88e:	7bbb      	ldrb	r3, [r7, #14]
 800f890:	f023 0320 	bic.w	r3, r3, #32
 800f894:	2b08      	cmp	r3, #8
 800f896:	bf0c      	ite	eq
 800f898:	2301      	moveq	r3, #1
 800f89a:	2300      	movne	r3, #0
 800f89c:	b2db      	uxtb	r3, r3
 800f89e:	461a      	mov	r2, r3
 800f8a0:	683b      	ldr	r3, [r7, #0]
 800f8a2:	4293      	cmp	r3, r2
 800f8a4:	d00f      	beq.n	800f8c6 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800f8a6:	2100      	movs	r1, #0
 800f8a8:	6878      	ldr	r0, [r7, #4]
 800f8aa:	f7ff fe61 	bl	800f570 <dir_next>
 800f8ae:	4603      	mov	r3, r0
 800f8b0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f8b2:	7dfb      	ldrb	r3, [r7, #23]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d108      	bne.n	800f8ca <dir_read+0xa2>
	while (dp->sect) {
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	69db      	ldr	r3, [r3, #28]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d1be      	bne.n	800f83e <dir_read+0x16>
 800f8c0:	e004      	b.n	800f8cc <dir_read+0xa4>
		if (res != FR_OK) break;
 800f8c2:	bf00      	nop
 800f8c4:	e002      	b.n	800f8cc <dir_read+0xa4>
				break;
 800f8c6:	bf00      	nop
 800f8c8:	e000      	b.n	800f8cc <dir_read+0xa4>
		if (res != FR_OK) break;
 800f8ca:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800f8cc:	7dfb      	ldrb	r3, [r7, #23]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d002      	beq.n	800f8d8 <dir_read+0xb0>
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	2200      	movs	r2, #0
 800f8d6:	61da      	str	r2, [r3, #28]
	return res;
 800f8d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8da:	4618      	mov	r0, r3
 800f8dc:	3718      	adds	r7, #24
 800f8de:	46bd      	mov	sp, r7
 800f8e0:	bd80      	pop	{r7, pc}

0800f8e2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800f8e2:	b580      	push	{r7, lr}
 800f8e4:	b086      	sub	sp, #24
 800f8e6:	af00      	add	r7, sp, #0
 800f8e8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f8f0:	2100      	movs	r1, #0
 800f8f2:	6878      	ldr	r0, [r7, #4]
 800f8f4:	f7ff fdb3 	bl	800f45e <dir_sdi>
 800f8f8:	4603      	mov	r3, r0
 800f8fa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f8fc:	7dfb      	ldrb	r3, [r7, #23]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d001      	beq.n	800f906 <dir_find+0x24>
 800f902:	7dfb      	ldrb	r3, [r7, #23]
 800f904:	e03e      	b.n	800f984 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	69db      	ldr	r3, [r3, #28]
 800f90a:	4619      	mov	r1, r3
 800f90c:	6938      	ldr	r0, [r7, #16]
 800f90e:	f7ff f9cd 	bl	800ecac <move_window>
 800f912:	4603      	mov	r3, r0
 800f914:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f916:	7dfb      	ldrb	r3, [r7, #23]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d12f      	bne.n	800f97c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	6a1b      	ldr	r3, [r3, #32]
 800f920:	781b      	ldrb	r3, [r3, #0]
 800f922:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f924:	7bfb      	ldrb	r3, [r7, #15]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d102      	bne.n	800f930 <dir_find+0x4e>
 800f92a:	2304      	movs	r3, #4
 800f92c:	75fb      	strb	r3, [r7, #23]
 800f92e:	e028      	b.n	800f982 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	6a1b      	ldr	r3, [r3, #32]
 800f934:	330b      	adds	r3, #11
 800f936:	781b      	ldrb	r3, [r3, #0]
 800f938:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f93c:	b2da      	uxtb	r2, r3
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6a1b      	ldr	r3, [r3, #32]
 800f946:	330b      	adds	r3, #11
 800f948:	781b      	ldrb	r3, [r3, #0]
 800f94a:	f003 0308 	and.w	r3, r3, #8
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d10a      	bne.n	800f968 <dir_find+0x86>
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	6a18      	ldr	r0, [r3, #32]
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	3324      	adds	r3, #36	; 0x24
 800f95a:	220b      	movs	r2, #11
 800f95c:	4619      	mov	r1, r3
 800f95e:	f7fe ffb2 	bl	800e8c6 <mem_cmp>
 800f962:	4603      	mov	r3, r0
 800f964:	2b00      	cmp	r3, #0
 800f966:	d00b      	beq.n	800f980 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f968:	2100      	movs	r1, #0
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f7ff fe00 	bl	800f570 <dir_next>
 800f970:	4603      	mov	r3, r0
 800f972:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f974:	7dfb      	ldrb	r3, [r7, #23]
 800f976:	2b00      	cmp	r3, #0
 800f978:	d0c5      	beq.n	800f906 <dir_find+0x24>
 800f97a:	e002      	b.n	800f982 <dir_find+0xa0>
		if (res != FR_OK) break;
 800f97c:	bf00      	nop
 800f97e:	e000      	b.n	800f982 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f980:	bf00      	nop

	return res;
 800f982:	7dfb      	ldrb	r3, [r7, #23]
}
 800f984:	4618      	mov	r0, r3
 800f986:	3718      	adds	r7, #24
 800f988:	46bd      	mov	sp, r7
 800f98a:	bd80      	pop	{r7, pc}

0800f98c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b084      	sub	sp, #16
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800f99a:	2101      	movs	r1, #1
 800f99c:	6878      	ldr	r0, [r7, #4]
 800f99e:	f7ff febd 	bl	800f71c <dir_alloc>
 800f9a2:	4603      	mov	r3, r0
 800f9a4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f9a6:	7bfb      	ldrb	r3, [r7, #15]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d11c      	bne.n	800f9e6 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	69db      	ldr	r3, [r3, #28]
 800f9b0:	4619      	mov	r1, r3
 800f9b2:	68b8      	ldr	r0, [r7, #8]
 800f9b4:	f7ff f97a 	bl	800ecac <move_window>
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f9bc:	7bfb      	ldrb	r3, [r7, #15]
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d111      	bne.n	800f9e6 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	6a1b      	ldr	r3, [r3, #32]
 800f9c6:	2220      	movs	r2, #32
 800f9c8:	2100      	movs	r1, #0
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	f7fe ff61 	bl	800e892 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	6a18      	ldr	r0, [r3, #32]
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	3324      	adds	r3, #36	; 0x24
 800f9d8:	220b      	movs	r2, #11
 800f9da:	4619      	mov	r1, r3
 800f9dc:	f7fe ff38 	bl	800e850 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800f9e0:	68bb      	ldr	r3, [r7, #8]
 800f9e2:	2201      	movs	r2, #1
 800f9e4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f9e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	3710      	adds	r7, #16
 800f9ec:	46bd      	mov	sp, r7
 800f9ee:	bd80      	pop	{r7, pc}

0800f9f0 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b084      	sub	sp, #16
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	69db      	ldr	r3, [r3, #28]
 800fa02:	4619      	mov	r1, r3
 800fa04:	68f8      	ldr	r0, [r7, #12]
 800fa06:	f7ff f951 	bl	800ecac <move_window>
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 800fa0e:	7afb      	ldrb	r3, [r7, #11]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d106      	bne.n	800fa22 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	6a1b      	ldr	r3, [r3, #32]
 800fa18:	22e5      	movs	r2, #229	; 0xe5
 800fa1a:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	2201      	movs	r2, #1
 800fa20:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 800fa22:	7afb      	ldrb	r3, [r7, #11]
}
 800fa24:	4618      	mov	r0, r3
 800fa26:	3710      	adds	r7, #16
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	bd80      	pop	{r7, pc}

0800fa2c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800fa2c:	b580      	push	{r7, lr}
 800fa2e:	b088      	sub	sp, #32
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	6078      	str	r0, [r7, #4]
 800fa34:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	60fb      	str	r3, [r7, #12]
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	3324      	adds	r3, #36	; 0x24
 800fa40:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800fa42:	220b      	movs	r2, #11
 800fa44:	2120      	movs	r1, #32
 800fa46:	68b8      	ldr	r0, [r7, #8]
 800fa48:	f7fe ff23 	bl	800e892 <mem_set>
	si = i = 0; ni = 8;
 800fa4c:	2300      	movs	r3, #0
 800fa4e:	613b      	str	r3, [r7, #16]
 800fa50:	693b      	ldr	r3, [r7, #16]
 800fa52:	617b      	str	r3, [r7, #20]
 800fa54:	2308      	movs	r3, #8
 800fa56:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 800fa58:	68fa      	ldr	r2, [r7, #12]
 800fa5a:	697b      	ldr	r3, [r7, #20]
 800fa5c:	4413      	add	r3, r2
 800fa5e:	781b      	ldrb	r3, [r3, #0]
 800fa60:	2b2e      	cmp	r3, #46	; 0x2e
 800fa62:	d12f      	bne.n	800fac4 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 800fa64:	697b      	ldr	r3, [r7, #20]
 800fa66:	1c5a      	adds	r2, r3, #1
 800fa68:	617a      	str	r2, [r7, #20]
 800fa6a:	68fa      	ldr	r2, [r7, #12]
 800fa6c:	4413      	add	r3, r2
 800fa6e:	781b      	ldrb	r3, [r3, #0]
 800fa70:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 800fa72:	7ffb      	ldrb	r3, [r7, #31]
 800fa74:	2b2e      	cmp	r3, #46	; 0x2e
 800fa76:	d10a      	bne.n	800fa8e <create_name+0x62>
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	2b02      	cmp	r3, #2
 800fa7c:	d807      	bhi.n	800fa8e <create_name+0x62>
			sfn[i++] = c;
 800fa7e:	693b      	ldr	r3, [r7, #16]
 800fa80:	1c5a      	adds	r2, r3, #1
 800fa82:	613a      	str	r2, [r7, #16]
 800fa84:	68ba      	ldr	r2, [r7, #8]
 800fa86:	4413      	add	r3, r2
 800fa88:	7ffa      	ldrb	r2, [r7, #31]
 800fa8a:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 800fa8c:	e7ea      	b.n	800fa64 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 800fa8e:	7ffb      	ldrb	r3, [r7, #31]
 800fa90:	2b2f      	cmp	r3, #47	; 0x2f
 800fa92:	d007      	beq.n	800faa4 <create_name+0x78>
 800fa94:	7ffb      	ldrb	r3, [r7, #31]
 800fa96:	2b5c      	cmp	r3, #92	; 0x5c
 800fa98:	d004      	beq.n	800faa4 <create_name+0x78>
 800fa9a:	7ffb      	ldrb	r3, [r7, #31]
 800fa9c:	2b20      	cmp	r3, #32
 800fa9e:	d901      	bls.n	800faa4 <create_name+0x78>
 800faa0:	2306      	movs	r3, #6
 800faa2:	e084      	b.n	800fbae <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 800faa4:	68fa      	ldr	r2, [r7, #12]
 800faa6:	697b      	ldr	r3, [r7, #20]
 800faa8:	441a      	add	r2, r3
 800faaa:	683b      	ldr	r3, [r7, #0]
 800faac:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 800faae:	7ffb      	ldrb	r3, [r7, #31]
 800fab0:	2b20      	cmp	r3, #32
 800fab2:	d801      	bhi.n	800fab8 <create_name+0x8c>
 800fab4:	2224      	movs	r2, #36	; 0x24
 800fab6:	e000      	b.n	800faba <create_name+0x8e>
 800fab8:	2220      	movs	r2, #32
 800faba:	68bb      	ldr	r3, [r7, #8]
 800fabc:	330b      	adds	r3, #11
 800fabe:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800fac0:	2300      	movs	r3, #0
 800fac2:	e074      	b.n	800fbae <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800fac4:	697b      	ldr	r3, [r7, #20]
 800fac6:	1c5a      	adds	r2, r3, #1
 800fac8:	617a      	str	r2, [r7, #20]
 800faca:	68fa      	ldr	r2, [r7, #12]
 800facc:	4413      	add	r3, r2
 800face:	781b      	ldrb	r3, [r3, #0]
 800fad0:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fad2:	7ffb      	ldrb	r3, [r7, #31]
 800fad4:	2b20      	cmp	r3, #32
 800fad6:	d94e      	bls.n	800fb76 <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800fad8:	7ffb      	ldrb	r3, [r7, #31]
 800fada:	2b2f      	cmp	r3, #47	; 0x2f
 800fadc:	d006      	beq.n	800faec <create_name+0xc0>
 800fade:	7ffb      	ldrb	r3, [r7, #31]
 800fae0:	2b5c      	cmp	r3, #92	; 0x5c
 800fae2:	d110      	bne.n	800fb06 <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800fae4:	e002      	b.n	800faec <create_name+0xc0>
 800fae6:	697b      	ldr	r3, [r7, #20]
 800fae8:	3301      	adds	r3, #1
 800faea:	617b      	str	r3, [r7, #20]
 800faec:	68fa      	ldr	r2, [r7, #12]
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	4413      	add	r3, r2
 800faf2:	781b      	ldrb	r3, [r3, #0]
 800faf4:	2b2f      	cmp	r3, #47	; 0x2f
 800faf6:	d0f6      	beq.n	800fae6 <create_name+0xba>
 800faf8:	68fa      	ldr	r2, [r7, #12]
 800fafa:	697b      	ldr	r3, [r7, #20]
 800fafc:	4413      	add	r3, r2
 800fafe:	781b      	ldrb	r3, [r3, #0]
 800fb00:	2b5c      	cmp	r3, #92	; 0x5c
 800fb02:	d0f0      	beq.n	800fae6 <create_name+0xba>
			break;
 800fb04:	e038      	b.n	800fb78 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800fb06:	7ffb      	ldrb	r3, [r7, #31]
 800fb08:	2b2e      	cmp	r3, #46	; 0x2e
 800fb0a:	d003      	beq.n	800fb14 <create_name+0xe8>
 800fb0c:	693a      	ldr	r2, [r7, #16]
 800fb0e:	69bb      	ldr	r3, [r7, #24]
 800fb10:	429a      	cmp	r2, r3
 800fb12:	d30c      	bcc.n	800fb2e <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800fb14:	69bb      	ldr	r3, [r7, #24]
 800fb16:	2b0b      	cmp	r3, #11
 800fb18:	d002      	beq.n	800fb20 <create_name+0xf4>
 800fb1a:	7ffb      	ldrb	r3, [r7, #31]
 800fb1c:	2b2e      	cmp	r3, #46	; 0x2e
 800fb1e:	d001      	beq.n	800fb24 <create_name+0xf8>
 800fb20:	2306      	movs	r3, #6
 800fb22:	e044      	b.n	800fbae <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 800fb24:	2308      	movs	r3, #8
 800fb26:	613b      	str	r3, [r7, #16]
 800fb28:	230b      	movs	r3, #11
 800fb2a:	61bb      	str	r3, [r7, #24]
			continue;
 800fb2c:	e022      	b.n	800fb74 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 800fb2e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	da04      	bge.n	800fb40 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800fb36:	7ffb      	ldrb	r3, [r7, #31]
 800fb38:	3b80      	subs	r3, #128	; 0x80
 800fb3a:	4a1f      	ldr	r2, [pc, #124]	; (800fbb8 <create_name+0x18c>)
 800fb3c:	5cd3      	ldrb	r3, [r2, r3]
 800fb3e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800fb40:	7ffb      	ldrb	r3, [r7, #31]
 800fb42:	4619      	mov	r1, r3
 800fb44:	481d      	ldr	r0, [pc, #116]	; (800fbbc <create_name+0x190>)
 800fb46:	f7fe fee5 	bl	800e914 <chk_chr>
 800fb4a:	4603      	mov	r3, r0
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d001      	beq.n	800fb54 <create_name+0x128>
 800fb50:	2306      	movs	r3, #6
 800fb52:	e02c      	b.n	800fbae <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800fb54:	7ffb      	ldrb	r3, [r7, #31]
 800fb56:	2b60      	cmp	r3, #96	; 0x60
 800fb58:	d905      	bls.n	800fb66 <create_name+0x13a>
 800fb5a:	7ffb      	ldrb	r3, [r7, #31]
 800fb5c:	2b7a      	cmp	r3, #122	; 0x7a
 800fb5e:	d802      	bhi.n	800fb66 <create_name+0x13a>
 800fb60:	7ffb      	ldrb	r3, [r7, #31]
 800fb62:	3b20      	subs	r3, #32
 800fb64:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800fb66:	693b      	ldr	r3, [r7, #16]
 800fb68:	1c5a      	adds	r2, r3, #1
 800fb6a:	613a      	str	r2, [r7, #16]
 800fb6c:	68ba      	ldr	r2, [r7, #8]
 800fb6e:	4413      	add	r3, r2
 800fb70:	7ffa      	ldrb	r2, [r7, #31]
 800fb72:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800fb74:	e7a6      	b.n	800fac4 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fb76:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800fb78:	68fa      	ldr	r2, [r7, #12]
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	441a      	add	r2, r3
 800fb7e:	683b      	ldr	r3, [r7, #0]
 800fb80:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800fb82:	693b      	ldr	r3, [r7, #16]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d101      	bne.n	800fb8c <create_name+0x160>
 800fb88:	2306      	movs	r3, #6
 800fb8a:	e010      	b.n	800fbae <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800fb8c:	68bb      	ldr	r3, [r7, #8]
 800fb8e:	781b      	ldrb	r3, [r3, #0]
 800fb90:	2be5      	cmp	r3, #229	; 0xe5
 800fb92:	d102      	bne.n	800fb9a <create_name+0x16e>
 800fb94:	68bb      	ldr	r3, [r7, #8]
 800fb96:	2205      	movs	r2, #5
 800fb98:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800fb9a:	7ffb      	ldrb	r3, [r7, #31]
 800fb9c:	2b20      	cmp	r3, #32
 800fb9e:	d801      	bhi.n	800fba4 <create_name+0x178>
 800fba0:	2204      	movs	r2, #4
 800fba2:	e000      	b.n	800fba6 <create_name+0x17a>
 800fba4:	2200      	movs	r2, #0
 800fba6:	68bb      	ldr	r3, [r7, #8]
 800fba8:	330b      	adds	r3, #11
 800fbaa:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800fbac:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800fbae:	4618      	mov	r0, r3
 800fbb0:	3720      	adds	r7, #32
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	bd80      	pop	{r7, pc}
 800fbb6:	bf00      	nop
 800fbb8:	08017cd4 	.word	0x08017cd4
 800fbbc:	08017c84 	.word	0x08017c84

0800fbc0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b086      	sub	sp, #24
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	6078      	str	r0, [r7, #4]
 800fbc8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800fbce:	693b      	ldr	r3, [r7, #16]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 800fbd4:	683b      	ldr	r3, [r7, #0]
 800fbd6:	781b      	ldrb	r3, [r3, #0]
 800fbd8:	2b2f      	cmp	r3, #47	; 0x2f
 800fbda:	d00b      	beq.n	800fbf4 <follow_path+0x34>
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	781b      	ldrb	r3, [r3, #0]
 800fbe0:	2b5c      	cmp	r3, #92	; 0x5c
 800fbe2:	d007      	beq.n	800fbf4 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	699a      	ldr	r2, [r3, #24]
 800fbe8:	693b      	ldr	r3, [r7, #16]
 800fbea:	609a      	str	r2, [r3, #8]
 800fbec:	e00d      	b.n	800fc0a <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800fbee:	683b      	ldr	r3, [r7, #0]
 800fbf0:	3301      	adds	r3, #1
 800fbf2:	603b      	str	r3, [r7, #0]
 800fbf4:	683b      	ldr	r3, [r7, #0]
 800fbf6:	781b      	ldrb	r3, [r3, #0]
 800fbf8:	2b2f      	cmp	r3, #47	; 0x2f
 800fbfa:	d0f8      	beq.n	800fbee <follow_path+0x2e>
 800fbfc:	683b      	ldr	r3, [r7, #0]
 800fbfe:	781b      	ldrb	r3, [r3, #0]
 800fc00:	2b5c      	cmp	r3, #92	; 0x5c
 800fc02:	d0f4      	beq.n	800fbee <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 800fc04:	693b      	ldr	r3, [r7, #16]
 800fc06:	2200      	movs	r2, #0
 800fc08:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	781b      	ldrb	r3, [r3, #0]
 800fc0e:	2b1f      	cmp	r3, #31
 800fc10:	d80a      	bhi.n	800fc28 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	2280      	movs	r2, #128	; 0x80
 800fc16:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800fc1a:	2100      	movs	r1, #0
 800fc1c:	6878      	ldr	r0, [r7, #4]
 800fc1e:	f7ff fc1e 	bl	800f45e <dir_sdi>
 800fc22:	4603      	mov	r3, r0
 800fc24:	75fb      	strb	r3, [r7, #23]
 800fc26:	e05b      	b.n	800fce0 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fc28:	463b      	mov	r3, r7
 800fc2a:	4619      	mov	r1, r3
 800fc2c:	6878      	ldr	r0, [r7, #4]
 800fc2e:	f7ff fefd 	bl	800fa2c <create_name>
 800fc32:	4603      	mov	r3, r0
 800fc34:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fc36:	7dfb      	ldrb	r3, [r7, #23]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d14c      	bne.n	800fcd6 <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 800fc3c:	6878      	ldr	r0, [r7, #4]
 800fc3e:	f7ff fe50 	bl	800f8e2 <dir_find>
 800fc42:	4603      	mov	r3, r0
 800fc44:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fc4c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800fc4e:	7dfb      	ldrb	r3, [r7, #23]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d01b      	beq.n	800fc8c <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800fc54:	7dfb      	ldrb	r3, [r7, #23]
 800fc56:	2b04      	cmp	r3, #4
 800fc58:	d13f      	bne.n	800fcda <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800fc5a:	7afb      	ldrb	r3, [r7, #11]
 800fc5c:	f003 0320 	and.w	r3, r3, #32
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d00b      	beq.n	800fc7c <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fc64:	7afb      	ldrb	r3, [r7, #11]
 800fc66:	f003 0304 	and.w	r3, r3, #4
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d031      	beq.n	800fcd2 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	2280      	movs	r2, #128	; 0x80
 800fc72:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 800fc76:	2300      	movs	r3, #0
 800fc78:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800fc7a:	e02e      	b.n	800fcda <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800fc7c:	7afb      	ldrb	r3, [r7, #11]
 800fc7e:	f003 0304 	and.w	r3, r3, #4
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d129      	bne.n	800fcda <follow_path+0x11a>
 800fc86:	2305      	movs	r3, #5
 800fc88:	75fb      	strb	r3, [r7, #23]
				break;
 800fc8a:	e026      	b.n	800fcda <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fc8c:	7afb      	ldrb	r3, [r7, #11]
 800fc8e:	f003 0304 	and.w	r3, r3, #4
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d123      	bne.n	800fcde <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800fc96:	693b      	ldr	r3, [r7, #16]
 800fc98:	799b      	ldrb	r3, [r3, #6]
 800fc9a:	f003 0310 	and.w	r3, r3, #16
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d102      	bne.n	800fca8 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 800fca2:	2305      	movs	r3, #5
 800fca4:	75fb      	strb	r3, [r7, #23]
 800fca6:	e01b      	b.n	800fce0 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	695b      	ldr	r3, [r3, #20]
 800fcb2:	68fa      	ldr	r2, [r7, #12]
 800fcb4:	8992      	ldrh	r2, [r2, #12]
 800fcb6:	fbb3 f0f2 	udiv	r0, r3, r2
 800fcba:	fb02 f200 	mul.w	r2, r2, r0
 800fcbe:	1a9b      	subs	r3, r3, r2
 800fcc0:	440b      	add	r3, r1
 800fcc2:	4619      	mov	r1, r3
 800fcc4:	68f8      	ldr	r0, [r7, #12]
 800fcc6:	f7ff fd70 	bl	800f7aa <ld_clust>
 800fcca:	4602      	mov	r2, r0
 800fccc:	693b      	ldr	r3, [r7, #16]
 800fcce:	609a      	str	r2, [r3, #8]
 800fcd0:	e7aa      	b.n	800fc28 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fcd2:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fcd4:	e7a8      	b.n	800fc28 <follow_path+0x68>
			if (res != FR_OK) break;
 800fcd6:	bf00      	nop
 800fcd8:	e002      	b.n	800fce0 <follow_path+0x120>
				break;
 800fcda:	bf00      	nop
 800fcdc:	e000      	b.n	800fce0 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fcde:	bf00      	nop
			}
		}
	}

	return res;
 800fce0:	7dfb      	ldrb	r3, [r7, #23]
}
 800fce2:	4618      	mov	r0, r3
 800fce4:	3718      	adds	r7, #24
 800fce6:	46bd      	mov	sp, r7
 800fce8:	bd80      	pop	{r7, pc}

0800fcea <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800fcea:	b480      	push	{r7}
 800fcec:	b087      	sub	sp, #28
 800fcee:	af00      	add	r7, sp, #0
 800fcf0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800fcf2:	f04f 33ff 	mov.w	r3, #4294967295
 800fcf6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d031      	beq.n	800fd64 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	617b      	str	r3, [r7, #20]
 800fd06:	e002      	b.n	800fd0e <get_ldnumber+0x24>
 800fd08:	697b      	ldr	r3, [r7, #20]
 800fd0a:	3301      	adds	r3, #1
 800fd0c:	617b      	str	r3, [r7, #20]
 800fd0e:	697b      	ldr	r3, [r7, #20]
 800fd10:	781b      	ldrb	r3, [r3, #0]
 800fd12:	2b20      	cmp	r3, #32
 800fd14:	d903      	bls.n	800fd1e <get_ldnumber+0x34>
 800fd16:	697b      	ldr	r3, [r7, #20]
 800fd18:	781b      	ldrb	r3, [r3, #0]
 800fd1a:	2b3a      	cmp	r3, #58	; 0x3a
 800fd1c:	d1f4      	bne.n	800fd08 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800fd1e:	697b      	ldr	r3, [r7, #20]
 800fd20:	781b      	ldrb	r3, [r3, #0]
 800fd22:	2b3a      	cmp	r3, #58	; 0x3a
 800fd24:	d11c      	bne.n	800fd60 <get_ldnumber+0x76>
			tp = *path;
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	1c5a      	adds	r2, r3, #1
 800fd30:	60fa      	str	r2, [r7, #12]
 800fd32:	781b      	ldrb	r3, [r3, #0]
 800fd34:	3b30      	subs	r3, #48	; 0x30
 800fd36:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800fd38:	68bb      	ldr	r3, [r7, #8]
 800fd3a:	2b09      	cmp	r3, #9
 800fd3c:	d80e      	bhi.n	800fd5c <get_ldnumber+0x72>
 800fd3e:	68fa      	ldr	r2, [r7, #12]
 800fd40:	697b      	ldr	r3, [r7, #20]
 800fd42:	429a      	cmp	r2, r3
 800fd44:	d10a      	bne.n	800fd5c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800fd46:	68bb      	ldr	r3, [r7, #8]
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d107      	bne.n	800fd5c <get_ldnumber+0x72>
					vol = (int)i;
 800fd4c:	68bb      	ldr	r3, [r7, #8]
 800fd4e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	3301      	adds	r3, #1
 800fd54:	617b      	str	r3, [r7, #20]
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	697a      	ldr	r2, [r7, #20]
 800fd5a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800fd5c:	693b      	ldr	r3, [r7, #16]
 800fd5e:	e002      	b.n	800fd66 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800fd60:	2300      	movs	r3, #0
 800fd62:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800fd64:	693b      	ldr	r3, [r7, #16]
}
 800fd66:	4618      	mov	r0, r3
 800fd68:	371c      	adds	r7, #28
 800fd6a:	46bd      	mov	sp, r7
 800fd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd70:	4770      	bx	lr
	...

0800fd74 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800fd74:	b580      	push	{r7, lr}
 800fd76:	b082      	sub	sp, #8
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	6078      	str	r0, [r7, #4]
 800fd7c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	2200      	movs	r2, #0
 800fd82:	70da      	strb	r2, [r3, #3]
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	f04f 32ff 	mov.w	r2, #4294967295
 800fd8a:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800fd8c:	6839      	ldr	r1, [r7, #0]
 800fd8e:	6878      	ldr	r0, [r7, #4]
 800fd90:	f7fe ff8c 	bl	800ecac <move_window>
 800fd94:	4603      	mov	r3, r0
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d001      	beq.n	800fd9e <check_fs+0x2a>
 800fd9a:	2304      	movs	r3, #4
 800fd9c:	e038      	b.n	800fe10 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	3338      	adds	r3, #56	; 0x38
 800fda2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fda6:	4618      	mov	r0, r3
 800fda8:	f7fe fcd0 	bl	800e74c <ld_word>
 800fdac:	4603      	mov	r3, r0
 800fdae:	461a      	mov	r2, r3
 800fdb0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fdb4:	429a      	cmp	r2, r3
 800fdb6:	d001      	beq.n	800fdbc <check_fs+0x48>
 800fdb8:	2303      	movs	r3, #3
 800fdba:	e029      	b.n	800fe10 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fdc2:	2be9      	cmp	r3, #233	; 0xe9
 800fdc4:	d009      	beq.n	800fdda <check_fs+0x66>
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fdcc:	2beb      	cmp	r3, #235	; 0xeb
 800fdce:	d11e      	bne.n	800fe0e <check_fs+0x9a>
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800fdd6:	2b90      	cmp	r3, #144	; 0x90
 800fdd8:	d119      	bne.n	800fe0e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	3338      	adds	r3, #56	; 0x38
 800fdde:	3336      	adds	r3, #54	; 0x36
 800fde0:	4618      	mov	r0, r3
 800fde2:	f7fe fccb 	bl	800e77c <ld_dword>
 800fde6:	4603      	mov	r3, r0
 800fde8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800fdec:	4a0a      	ldr	r2, [pc, #40]	; (800fe18 <check_fs+0xa4>)
 800fdee:	4293      	cmp	r3, r2
 800fdf0:	d101      	bne.n	800fdf6 <check_fs+0x82>
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	e00c      	b.n	800fe10 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	3338      	adds	r3, #56	; 0x38
 800fdfa:	3352      	adds	r3, #82	; 0x52
 800fdfc:	4618      	mov	r0, r3
 800fdfe:	f7fe fcbd 	bl	800e77c <ld_dword>
 800fe02:	4602      	mov	r2, r0
 800fe04:	4b05      	ldr	r3, [pc, #20]	; (800fe1c <check_fs+0xa8>)
 800fe06:	429a      	cmp	r2, r3
 800fe08:	d101      	bne.n	800fe0e <check_fs+0x9a>
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	e000      	b.n	800fe10 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800fe0e:	2302      	movs	r3, #2
}
 800fe10:	4618      	mov	r0, r3
 800fe12:	3708      	adds	r7, #8
 800fe14:	46bd      	mov	sp, r7
 800fe16:	bd80      	pop	{r7, pc}
 800fe18:	00544146 	.word	0x00544146
 800fe1c:	33544146 	.word	0x33544146

0800fe20 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800fe20:	b580      	push	{r7, lr}
 800fe22:	b096      	sub	sp, #88	; 0x58
 800fe24:	af00      	add	r7, sp, #0
 800fe26:	60f8      	str	r0, [r7, #12]
 800fe28:	60b9      	str	r1, [r7, #8]
 800fe2a:	4613      	mov	r3, r2
 800fe2c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800fe2e:	68bb      	ldr	r3, [r7, #8]
 800fe30:	2200      	movs	r2, #0
 800fe32:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800fe34:	68f8      	ldr	r0, [r7, #12]
 800fe36:	f7ff ff58 	bl	800fcea <get_ldnumber>
 800fe3a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800fe3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	da01      	bge.n	800fe46 <find_volume+0x26>
 800fe42:	230b      	movs	r3, #11
 800fe44:	e268      	b.n	8010318 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800fe46:	4ab0      	ldr	r2, [pc, #704]	; (8010108 <find_volume+0x2e8>)
 800fe48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe4e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800fe50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d101      	bne.n	800fe5a <find_volume+0x3a>
 800fe56:	230c      	movs	r3, #12
 800fe58:	e25e      	b.n	8010318 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800fe5a:	68bb      	ldr	r3, [r7, #8]
 800fe5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fe5e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800fe60:	79fb      	ldrb	r3, [r7, #7]
 800fe62:	f023 0301 	bic.w	r3, r3, #1
 800fe66:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800fe68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe6a:	781b      	ldrb	r3, [r3, #0]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d01a      	beq.n	800fea6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800fe70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe72:	785b      	ldrb	r3, [r3, #1]
 800fe74:	4618      	mov	r0, r3
 800fe76:	f7fe fbcb 	bl	800e610 <disk_status>
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800fe80:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fe84:	f003 0301 	and.w	r3, r3, #1
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d10c      	bne.n	800fea6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800fe8c:	79fb      	ldrb	r3, [r7, #7]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d007      	beq.n	800fea2 <find_volume+0x82>
 800fe92:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fe96:	f003 0304 	and.w	r3, r3, #4
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d001      	beq.n	800fea2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800fe9e:	230a      	movs	r3, #10
 800fea0:	e23a      	b.n	8010318 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800fea2:	2300      	movs	r3, #0
 800fea4:	e238      	b.n	8010318 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800fea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fea8:	2200      	movs	r2, #0
 800feaa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800feac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800feae:	b2da      	uxtb	r2, r3
 800feb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800feb2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800feb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800feb6:	785b      	ldrb	r3, [r3, #1]
 800feb8:	4618      	mov	r0, r3
 800feba:	f7fe fbc3 	bl	800e644 <disk_initialize>
 800febe:	4603      	mov	r3, r0
 800fec0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800fec4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fec8:	f003 0301 	and.w	r3, r3, #1
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d001      	beq.n	800fed4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800fed0:	2303      	movs	r3, #3
 800fed2:	e221      	b.n	8010318 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800fed4:	79fb      	ldrb	r3, [r7, #7]
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d007      	beq.n	800feea <find_volume+0xca>
 800feda:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fede:	f003 0304 	and.w	r3, r3, #4
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d001      	beq.n	800feea <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800fee6:	230a      	movs	r3, #10
 800fee8:	e216      	b.n	8010318 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800feea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800feec:	7858      	ldrb	r0, [r3, #1]
 800feee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fef0:	330c      	adds	r3, #12
 800fef2:	461a      	mov	r2, r3
 800fef4:	2102      	movs	r1, #2
 800fef6:	f7fe fc0b 	bl	800e710 <disk_ioctl>
 800fefa:	4603      	mov	r3, r0
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d001      	beq.n	800ff04 <find_volume+0xe4>
 800ff00:	2301      	movs	r3, #1
 800ff02:	e209      	b.n	8010318 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800ff04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff06:	899b      	ldrh	r3, [r3, #12]
 800ff08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ff0c:	d80d      	bhi.n	800ff2a <find_volume+0x10a>
 800ff0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff10:	899b      	ldrh	r3, [r3, #12]
 800ff12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ff16:	d308      	bcc.n	800ff2a <find_volume+0x10a>
 800ff18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff1a:	899b      	ldrh	r3, [r3, #12]
 800ff1c:	461a      	mov	r2, r3
 800ff1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff20:	899b      	ldrh	r3, [r3, #12]
 800ff22:	3b01      	subs	r3, #1
 800ff24:	4013      	ands	r3, r2
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d001      	beq.n	800ff2e <find_volume+0x10e>
 800ff2a:	2301      	movs	r3, #1
 800ff2c:	e1f4      	b.n	8010318 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ff2e:	2300      	movs	r3, #0
 800ff30:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ff32:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ff34:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ff36:	f7ff ff1d 	bl	800fd74 <check_fs>
 800ff3a:	4603      	mov	r3, r0
 800ff3c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ff40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ff44:	2b02      	cmp	r3, #2
 800ff46:	d14b      	bne.n	800ffe0 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ff48:	2300      	movs	r3, #0
 800ff4a:	643b      	str	r3, [r7, #64]	; 0x40
 800ff4c:	e01f      	b.n	800ff8e <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ff4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff50:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800ff54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff56:	011b      	lsls	r3, r3, #4
 800ff58:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800ff5c:	4413      	add	r3, r2
 800ff5e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ff60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff62:	3304      	adds	r3, #4
 800ff64:	781b      	ldrb	r3, [r3, #0]
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d006      	beq.n	800ff78 <find_volume+0x158>
 800ff6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff6c:	3308      	adds	r3, #8
 800ff6e:	4618      	mov	r0, r3
 800ff70:	f7fe fc04 	bl	800e77c <ld_dword>
 800ff74:	4602      	mov	r2, r0
 800ff76:	e000      	b.n	800ff7a <find_volume+0x15a>
 800ff78:	2200      	movs	r2, #0
 800ff7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff7c:	009b      	lsls	r3, r3, #2
 800ff7e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800ff82:	440b      	add	r3, r1
 800ff84:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ff88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff8a:	3301      	adds	r3, #1
 800ff8c:	643b      	str	r3, [r7, #64]	; 0x40
 800ff8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff90:	2b03      	cmp	r3, #3
 800ff92:	d9dc      	bls.n	800ff4e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ff94:	2300      	movs	r3, #0
 800ff96:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800ff98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d002      	beq.n	800ffa4 <find_volume+0x184>
 800ff9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ffa0:	3b01      	subs	r3, #1
 800ffa2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800ffa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ffa6:	009b      	lsls	r3, r3, #2
 800ffa8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800ffac:	4413      	add	r3, r2
 800ffae:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ffb2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ffb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d005      	beq.n	800ffc6 <find_volume+0x1a6>
 800ffba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ffbc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ffbe:	f7ff fed9 	bl	800fd74 <check_fs>
 800ffc2:	4603      	mov	r3, r0
 800ffc4:	e000      	b.n	800ffc8 <find_volume+0x1a8>
 800ffc6:	2303      	movs	r3, #3
 800ffc8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800ffcc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ffd0:	2b01      	cmp	r3, #1
 800ffd2:	d905      	bls.n	800ffe0 <find_volume+0x1c0>
 800ffd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ffd6:	3301      	adds	r3, #1
 800ffd8:	643b      	str	r3, [r7, #64]	; 0x40
 800ffda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ffdc:	2b03      	cmp	r3, #3
 800ffde:	d9e1      	bls.n	800ffa4 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800ffe0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ffe4:	2b04      	cmp	r3, #4
 800ffe6:	d101      	bne.n	800ffec <find_volume+0x1cc>
 800ffe8:	2301      	movs	r3, #1
 800ffea:	e195      	b.n	8010318 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800ffec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fff0:	2b01      	cmp	r3, #1
 800fff2:	d901      	bls.n	800fff8 <find_volume+0x1d8>
 800fff4:	230d      	movs	r3, #13
 800fff6:	e18f      	b.n	8010318 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800fff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fffa:	3338      	adds	r3, #56	; 0x38
 800fffc:	330b      	adds	r3, #11
 800fffe:	4618      	mov	r0, r3
 8010000:	f7fe fba4 	bl	800e74c <ld_word>
 8010004:	4603      	mov	r3, r0
 8010006:	461a      	mov	r2, r3
 8010008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801000a:	899b      	ldrh	r3, [r3, #12]
 801000c:	429a      	cmp	r2, r3
 801000e:	d001      	beq.n	8010014 <find_volume+0x1f4>
 8010010:	230d      	movs	r3, #13
 8010012:	e181      	b.n	8010318 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010016:	3338      	adds	r3, #56	; 0x38
 8010018:	3316      	adds	r3, #22
 801001a:	4618      	mov	r0, r3
 801001c:	f7fe fb96 	bl	800e74c <ld_word>
 8010020:	4603      	mov	r3, r0
 8010022:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010024:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010026:	2b00      	cmp	r3, #0
 8010028:	d106      	bne.n	8010038 <find_volume+0x218>
 801002a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801002c:	3338      	adds	r3, #56	; 0x38
 801002e:	3324      	adds	r3, #36	; 0x24
 8010030:	4618      	mov	r0, r3
 8010032:	f7fe fba3 	bl	800e77c <ld_dword>
 8010036:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801003a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801003c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801003e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010040:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010046:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801004a:	789b      	ldrb	r3, [r3, #2]
 801004c:	2b01      	cmp	r3, #1
 801004e:	d005      	beq.n	801005c <find_volume+0x23c>
 8010050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010052:	789b      	ldrb	r3, [r3, #2]
 8010054:	2b02      	cmp	r3, #2
 8010056:	d001      	beq.n	801005c <find_volume+0x23c>
 8010058:	230d      	movs	r3, #13
 801005a:	e15d      	b.n	8010318 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801005c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801005e:	789b      	ldrb	r3, [r3, #2]
 8010060:	461a      	mov	r2, r3
 8010062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010064:	fb02 f303 	mul.w	r3, r2, r3
 8010068:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801006a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801006c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010070:	b29a      	uxth	r2, r3
 8010072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010074:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010078:	895b      	ldrh	r3, [r3, #10]
 801007a:	2b00      	cmp	r3, #0
 801007c:	d008      	beq.n	8010090 <find_volume+0x270>
 801007e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010080:	895b      	ldrh	r3, [r3, #10]
 8010082:	461a      	mov	r2, r3
 8010084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010086:	895b      	ldrh	r3, [r3, #10]
 8010088:	3b01      	subs	r3, #1
 801008a:	4013      	ands	r3, r2
 801008c:	2b00      	cmp	r3, #0
 801008e:	d001      	beq.n	8010094 <find_volume+0x274>
 8010090:	230d      	movs	r3, #13
 8010092:	e141      	b.n	8010318 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010096:	3338      	adds	r3, #56	; 0x38
 8010098:	3311      	adds	r3, #17
 801009a:	4618      	mov	r0, r3
 801009c:	f7fe fb56 	bl	800e74c <ld_word>
 80100a0:	4603      	mov	r3, r0
 80100a2:	461a      	mov	r2, r3
 80100a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100a6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80100a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100aa:	891b      	ldrh	r3, [r3, #8]
 80100ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80100ae:	8992      	ldrh	r2, [r2, #12]
 80100b0:	0952      	lsrs	r2, r2, #5
 80100b2:	b292      	uxth	r2, r2
 80100b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80100b8:	fb02 f201 	mul.w	r2, r2, r1
 80100bc:	1a9b      	subs	r3, r3, r2
 80100be:	b29b      	uxth	r3, r3
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d001      	beq.n	80100c8 <find_volume+0x2a8>
 80100c4:	230d      	movs	r3, #13
 80100c6:	e127      	b.n	8010318 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80100c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100ca:	3338      	adds	r3, #56	; 0x38
 80100cc:	3313      	adds	r3, #19
 80100ce:	4618      	mov	r0, r3
 80100d0:	f7fe fb3c 	bl	800e74c <ld_word>
 80100d4:	4603      	mov	r3, r0
 80100d6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80100d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d106      	bne.n	80100ec <find_volume+0x2cc>
 80100de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100e0:	3338      	adds	r3, #56	; 0x38
 80100e2:	3320      	adds	r3, #32
 80100e4:	4618      	mov	r0, r3
 80100e6:	f7fe fb49 	bl	800e77c <ld_dword>
 80100ea:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80100ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100ee:	3338      	adds	r3, #56	; 0x38
 80100f0:	330e      	adds	r3, #14
 80100f2:	4618      	mov	r0, r3
 80100f4:	f7fe fb2a 	bl	800e74c <ld_word>
 80100f8:	4603      	mov	r3, r0
 80100fa:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80100fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d104      	bne.n	801010c <find_volume+0x2ec>
 8010102:	230d      	movs	r3, #13
 8010104:	e108      	b.n	8010318 <find_volume+0x4f8>
 8010106:	bf00      	nop
 8010108:	20036a58 	.word	0x20036a58

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801010c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801010e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010110:	4413      	add	r3, r2
 8010112:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010114:	8911      	ldrh	r1, [r2, #8]
 8010116:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010118:	8992      	ldrh	r2, [r2, #12]
 801011a:	0952      	lsrs	r2, r2, #5
 801011c:	b292      	uxth	r2, r2
 801011e:	fbb1 f2f2 	udiv	r2, r1, r2
 8010122:	b292      	uxth	r2, r2
 8010124:	4413      	add	r3, r2
 8010126:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010128:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801012a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801012c:	429a      	cmp	r2, r3
 801012e:	d201      	bcs.n	8010134 <find_volume+0x314>
 8010130:	230d      	movs	r3, #13
 8010132:	e0f1      	b.n	8010318 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010134:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010138:	1ad3      	subs	r3, r2, r3
 801013a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801013c:	8952      	ldrh	r2, [r2, #10]
 801013e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010142:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010146:	2b00      	cmp	r3, #0
 8010148:	d101      	bne.n	801014e <find_volume+0x32e>
 801014a:	230d      	movs	r3, #13
 801014c:	e0e4      	b.n	8010318 <find_volume+0x4f8>
		fmt = FS_FAT32;
 801014e:	2303      	movs	r3, #3
 8010150:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010156:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801015a:	4293      	cmp	r3, r2
 801015c:	d802      	bhi.n	8010164 <find_volume+0x344>
 801015e:	2302      	movs	r3, #2
 8010160:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010166:	f640 72f5 	movw	r2, #4085	; 0xff5
 801016a:	4293      	cmp	r3, r2
 801016c:	d802      	bhi.n	8010174 <find_volume+0x354>
 801016e:	2301      	movs	r3, #1
 8010170:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010176:	1c9a      	adds	r2, r3, #2
 8010178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801017a:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 801017c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801017e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010180:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010182:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010184:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010186:	441a      	add	r2, r3
 8010188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801018a:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 801018c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801018e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010190:	441a      	add	r2, r3
 8010192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010194:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8010196:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801019a:	2b03      	cmp	r3, #3
 801019c:	d11e      	bne.n	80101dc <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801019e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101a0:	3338      	adds	r3, #56	; 0x38
 80101a2:	332a      	adds	r3, #42	; 0x2a
 80101a4:	4618      	mov	r0, r3
 80101a6:	f7fe fad1 	bl	800e74c <ld_word>
 80101aa:	4603      	mov	r3, r0
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d001      	beq.n	80101b4 <find_volume+0x394>
 80101b0:	230d      	movs	r3, #13
 80101b2:	e0b1      	b.n	8010318 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80101b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101b6:	891b      	ldrh	r3, [r3, #8]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d001      	beq.n	80101c0 <find_volume+0x3a0>
 80101bc:	230d      	movs	r3, #13
 80101be:	e0ab      	b.n	8010318 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80101c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101c2:	3338      	adds	r3, #56	; 0x38
 80101c4:	332c      	adds	r3, #44	; 0x2c
 80101c6:	4618      	mov	r0, r3
 80101c8:	f7fe fad8 	bl	800e77c <ld_dword>
 80101cc:	4602      	mov	r2, r0
 80101ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101d0:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80101d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101d4:	69db      	ldr	r3, [r3, #28]
 80101d6:	009b      	lsls	r3, r3, #2
 80101d8:	647b      	str	r3, [r7, #68]	; 0x44
 80101da:	e01f      	b.n	801021c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80101dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101de:	891b      	ldrh	r3, [r3, #8]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d101      	bne.n	80101e8 <find_volume+0x3c8>
 80101e4:	230d      	movs	r3, #13
 80101e6:	e097      	b.n	8010318 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80101e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80101ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80101ee:	441a      	add	r2, r3
 80101f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101f2:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80101f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80101f8:	2b02      	cmp	r3, #2
 80101fa:	d103      	bne.n	8010204 <find_volume+0x3e4>
 80101fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101fe:	69db      	ldr	r3, [r3, #28]
 8010200:	005b      	lsls	r3, r3, #1
 8010202:	e00a      	b.n	801021a <find_volume+0x3fa>
 8010204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010206:	69da      	ldr	r2, [r3, #28]
 8010208:	4613      	mov	r3, r2
 801020a:	005b      	lsls	r3, r3, #1
 801020c:	4413      	add	r3, r2
 801020e:	085a      	lsrs	r2, r3, #1
 8010210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010212:	69db      	ldr	r3, [r3, #28]
 8010214:	f003 0301 	and.w	r3, r3, #1
 8010218:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801021a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801021c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801021e:	6a1a      	ldr	r2, [r3, #32]
 8010220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010222:	899b      	ldrh	r3, [r3, #12]
 8010224:	4619      	mov	r1, r3
 8010226:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010228:	440b      	add	r3, r1
 801022a:	3b01      	subs	r3, #1
 801022c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801022e:	8989      	ldrh	r1, [r1, #12]
 8010230:	fbb3 f3f1 	udiv	r3, r3, r1
 8010234:	429a      	cmp	r2, r3
 8010236:	d201      	bcs.n	801023c <find_volume+0x41c>
 8010238:	230d      	movs	r3, #13
 801023a:	e06d      	b.n	8010318 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801023c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801023e:	f04f 32ff 	mov.w	r2, #4294967295
 8010242:	615a      	str	r2, [r3, #20]
 8010244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010246:	695a      	ldr	r2, [r3, #20]
 8010248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801024a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 801024c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801024e:	2280      	movs	r2, #128	; 0x80
 8010250:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010252:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010256:	2b03      	cmp	r3, #3
 8010258:	d149      	bne.n	80102ee <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801025a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801025c:	3338      	adds	r3, #56	; 0x38
 801025e:	3330      	adds	r3, #48	; 0x30
 8010260:	4618      	mov	r0, r3
 8010262:	f7fe fa73 	bl	800e74c <ld_word>
 8010266:	4603      	mov	r3, r0
 8010268:	2b01      	cmp	r3, #1
 801026a:	d140      	bne.n	80102ee <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 801026c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801026e:	3301      	adds	r3, #1
 8010270:	4619      	mov	r1, r3
 8010272:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010274:	f7fe fd1a 	bl	800ecac <move_window>
 8010278:	4603      	mov	r3, r0
 801027a:	2b00      	cmp	r3, #0
 801027c:	d137      	bne.n	80102ee <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 801027e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010280:	2200      	movs	r2, #0
 8010282:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010286:	3338      	adds	r3, #56	; 0x38
 8010288:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801028c:	4618      	mov	r0, r3
 801028e:	f7fe fa5d 	bl	800e74c <ld_word>
 8010292:	4603      	mov	r3, r0
 8010294:	461a      	mov	r2, r3
 8010296:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801029a:	429a      	cmp	r2, r3
 801029c:	d127      	bne.n	80102ee <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801029e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102a0:	3338      	adds	r3, #56	; 0x38
 80102a2:	4618      	mov	r0, r3
 80102a4:	f7fe fa6a 	bl	800e77c <ld_dword>
 80102a8:	4602      	mov	r2, r0
 80102aa:	4b1d      	ldr	r3, [pc, #116]	; (8010320 <find_volume+0x500>)
 80102ac:	429a      	cmp	r2, r3
 80102ae:	d11e      	bne.n	80102ee <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80102b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102b2:	3338      	adds	r3, #56	; 0x38
 80102b4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80102b8:	4618      	mov	r0, r3
 80102ba:	f7fe fa5f 	bl	800e77c <ld_dword>
 80102be:	4602      	mov	r2, r0
 80102c0:	4b18      	ldr	r3, [pc, #96]	; (8010324 <find_volume+0x504>)
 80102c2:	429a      	cmp	r2, r3
 80102c4:	d113      	bne.n	80102ee <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80102c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102c8:	3338      	adds	r3, #56	; 0x38
 80102ca:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80102ce:	4618      	mov	r0, r3
 80102d0:	f7fe fa54 	bl	800e77c <ld_dword>
 80102d4:	4602      	mov	r2, r0
 80102d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102d8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80102da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102dc:	3338      	adds	r3, #56	; 0x38
 80102de:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80102e2:	4618      	mov	r0, r3
 80102e4:	f7fe fa4a 	bl	800e77c <ld_dword>
 80102e8:	4602      	mov	r2, r0
 80102ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102ec:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80102ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102f0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80102f4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80102f6:	4b0c      	ldr	r3, [pc, #48]	; (8010328 <find_volume+0x508>)
 80102f8:	881b      	ldrh	r3, [r3, #0]
 80102fa:	3301      	adds	r3, #1
 80102fc:	b29a      	uxth	r2, r3
 80102fe:	4b0a      	ldr	r3, [pc, #40]	; (8010328 <find_volume+0x508>)
 8010300:	801a      	strh	r2, [r3, #0]
 8010302:	4b09      	ldr	r3, [pc, #36]	; (8010328 <find_volume+0x508>)
 8010304:	881a      	ldrh	r2, [r3, #0]
 8010306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010308:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 801030a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801030c:	2200      	movs	r2, #0
 801030e:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010310:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010312:	f7fe fc63 	bl	800ebdc <clear_lock>
#endif
	return FR_OK;
 8010316:	2300      	movs	r3, #0
}
 8010318:	4618      	mov	r0, r3
 801031a:	3758      	adds	r7, #88	; 0x58
 801031c:	46bd      	mov	sp, r7
 801031e:	bd80      	pop	{r7, pc}
 8010320:	41615252 	.word	0x41615252
 8010324:	61417272 	.word	0x61417272
 8010328:	20036a5c 	.word	0x20036a5c

0801032c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801032c:	b580      	push	{r7, lr}
 801032e:	b084      	sub	sp, #16
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010336:	2309      	movs	r3, #9
 8010338:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d01c      	beq.n	801037a <validate+0x4e>
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	2b00      	cmp	r3, #0
 8010346:	d018      	beq.n	801037a <validate+0x4e>
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	781b      	ldrb	r3, [r3, #0]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d013      	beq.n	801037a <validate+0x4e>
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	889a      	ldrh	r2, [r3, #4]
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	88db      	ldrh	r3, [r3, #6]
 801035c:	429a      	cmp	r2, r3
 801035e:	d10c      	bne.n	801037a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	785b      	ldrb	r3, [r3, #1]
 8010366:	4618      	mov	r0, r3
 8010368:	f7fe f952 	bl	800e610 <disk_status>
 801036c:	4603      	mov	r3, r0
 801036e:	f003 0301 	and.w	r3, r3, #1
 8010372:	2b00      	cmp	r3, #0
 8010374:	d101      	bne.n	801037a <validate+0x4e>
			res = FR_OK;
 8010376:	2300      	movs	r3, #0
 8010378:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801037a:	7bfb      	ldrb	r3, [r7, #15]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d102      	bne.n	8010386 <validate+0x5a>
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	e000      	b.n	8010388 <validate+0x5c>
 8010386:	2300      	movs	r3, #0
 8010388:	683a      	ldr	r2, [r7, #0]
 801038a:	6013      	str	r3, [r2, #0]
	return res;
 801038c:	7bfb      	ldrb	r3, [r7, #15]
}
 801038e:	4618      	mov	r0, r3
 8010390:	3710      	adds	r7, #16
 8010392:	46bd      	mov	sp, r7
 8010394:	bd80      	pop	{r7, pc}
	...

08010398 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010398:	b580      	push	{r7, lr}
 801039a:	b088      	sub	sp, #32
 801039c:	af00      	add	r7, sp, #0
 801039e:	60f8      	str	r0, [r7, #12]
 80103a0:	60b9      	str	r1, [r7, #8]
 80103a2:	4613      	mov	r3, r2
 80103a4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80103a6:	68bb      	ldr	r3, [r7, #8]
 80103a8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80103aa:	f107 0310 	add.w	r3, r7, #16
 80103ae:	4618      	mov	r0, r3
 80103b0:	f7ff fc9b 	bl	800fcea <get_ldnumber>
 80103b4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80103b6:	69fb      	ldr	r3, [r7, #28]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	da01      	bge.n	80103c0 <f_mount+0x28>
 80103bc:	230b      	movs	r3, #11
 80103be:	e02b      	b.n	8010418 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80103c0:	4a17      	ldr	r2, [pc, #92]	; (8010420 <f_mount+0x88>)
 80103c2:	69fb      	ldr	r3, [r7, #28]
 80103c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103c8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80103ca:	69bb      	ldr	r3, [r7, #24]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d005      	beq.n	80103dc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80103d0:	69b8      	ldr	r0, [r7, #24]
 80103d2:	f7fe fc03 	bl	800ebdc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80103d6:	69bb      	ldr	r3, [r7, #24]
 80103d8:	2200      	movs	r2, #0
 80103da:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d002      	beq.n	80103e8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	2200      	movs	r2, #0
 80103e6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80103e8:	68fa      	ldr	r2, [r7, #12]
 80103ea:	490d      	ldr	r1, [pc, #52]	; (8010420 <f_mount+0x88>)
 80103ec:	69fb      	ldr	r3, [r7, #28]
 80103ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d002      	beq.n	80103fe <f_mount+0x66>
 80103f8:	79fb      	ldrb	r3, [r7, #7]
 80103fa:	2b01      	cmp	r3, #1
 80103fc:	d001      	beq.n	8010402 <f_mount+0x6a>
 80103fe:	2300      	movs	r3, #0
 8010400:	e00a      	b.n	8010418 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010402:	f107 010c 	add.w	r1, r7, #12
 8010406:	f107 0308 	add.w	r3, r7, #8
 801040a:	2200      	movs	r2, #0
 801040c:	4618      	mov	r0, r3
 801040e:	f7ff fd07 	bl	800fe20 <find_volume>
 8010412:	4603      	mov	r3, r0
 8010414:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010416:	7dfb      	ldrb	r3, [r7, #23]
}
 8010418:	4618      	mov	r0, r3
 801041a:	3720      	adds	r7, #32
 801041c:	46bd      	mov	sp, r7
 801041e:	bd80      	pop	{r7, pc}
 8010420:	20036a58 	.word	0x20036a58

08010424 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010424:	b580      	push	{r7, lr}
 8010426:	b098      	sub	sp, #96	; 0x60
 8010428:	af00      	add	r7, sp, #0
 801042a:	60f8      	str	r0, [r7, #12]
 801042c:	60b9      	str	r1, [r7, #8]
 801042e:	4613      	mov	r3, r2
 8010430:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	2b00      	cmp	r3, #0
 8010436:	d101      	bne.n	801043c <f_open+0x18>
 8010438:	2309      	movs	r3, #9
 801043a:	e1bb      	b.n	80107b4 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801043c:	79fb      	ldrb	r3, [r7, #7]
 801043e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010442:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010444:	79fa      	ldrb	r2, [r7, #7]
 8010446:	f107 0110 	add.w	r1, r7, #16
 801044a:	f107 0308 	add.w	r3, r7, #8
 801044e:	4618      	mov	r0, r3
 8010450:	f7ff fce6 	bl	800fe20 <find_volume>
 8010454:	4603      	mov	r3, r0
 8010456:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 801045a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801045e:	2b00      	cmp	r3, #0
 8010460:	f040 819f 	bne.w	80107a2 <f_open+0x37e>
		dj.obj.fs = fs;
 8010464:	693b      	ldr	r3, [r7, #16]
 8010466:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010468:	68ba      	ldr	r2, [r7, #8]
 801046a:	f107 0314 	add.w	r3, r7, #20
 801046e:	4611      	mov	r1, r2
 8010470:	4618      	mov	r0, r3
 8010472:	f7ff fba5 	bl	800fbc0 <follow_path>
 8010476:	4603      	mov	r3, r0
 8010478:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801047c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010480:	2b00      	cmp	r3, #0
 8010482:	d11a      	bne.n	80104ba <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010484:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010488:	b25b      	sxtb	r3, r3
 801048a:	2b00      	cmp	r3, #0
 801048c:	da03      	bge.n	8010496 <f_open+0x72>
				res = FR_INVALID_NAME;
 801048e:	2306      	movs	r3, #6
 8010490:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010494:	e011      	b.n	80104ba <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010496:	79fb      	ldrb	r3, [r7, #7]
 8010498:	f023 0301 	bic.w	r3, r3, #1
 801049c:	2b00      	cmp	r3, #0
 801049e:	bf14      	ite	ne
 80104a0:	2301      	movne	r3, #1
 80104a2:	2300      	moveq	r3, #0
 80104a4:	b2db      	uxtb	r3, r3
 80104a6:	461a      	mov	r2, r3
 80104a8:	f107 0314 	add.w	r3, r7, #20
 80104ac:	4611      	mov	r1, r2
 80104ae:	4618      	mov	r0, r3
 80104b0:	f7fe fa4c 	bl	800e94c <chk_lock>
 80104b4:	4603      	mov	r3, r0
 80104b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80104ba:	79fb      	ldrb	r3, [r7, #7]
 80104bc:	f003 031c 	and.w	r3, r3, #28
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d07f      	beq.n	80105c4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80104c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d017      	beq.n	80104fc <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80104cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80104d0:	2b04      	cmp	r3, #4
 80104d2:	d10e      	bne.n	80104f2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80104d4:	f7fe fa96 	bl	800ea04 <enq_lock>
 80104d8:	4603      	mov	r3, r0
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d006      	beq.n	80104ec <f_open+0xc8>
 80104de:	f107 0314 	add.w	r3, r7, #20
 80104e2:	4618      	mov	r0, r3
 80104e4:	f7ff fa52 	bl	800f98c <dir_register>
 80104e8:	4603      	mov	r3, r0
 80104ea:	e000      	b.n	80104ee <f_open+0xca>
 80104ec:	2312      	movs	r3, #18
 80104ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80104f2:	79fb      	ldrb	r3, [r7, #7]
 80104f4:	f043 0308 	orr.w	r3, r3, #8
 80104f8:	71fb      	strb	r3, [r7, #7]
 80104fa:	e010      	b.n	801051e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80104fc:	7ebb      	ldrb	r3, [r7, #26]
 80104fe:	f003 0311 	and.w	r3, r3, #17
 8010502:	2b00      	cmp	r3, #0
 8010504:	d003      	beq.n	801050e <f_open+0xea>
					res = FR_DENIED;
 8010506:	2307      	movs	r3, #7
 8010508:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801050c:	e007      	b.n	801051e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801050e:	79fb      	ldrb	r3, [r7, #7]
 8010510:	f003 0304 	and.w	r3, r3, #4
 8010514:	2b00      	cmp	r3, #0
 8010516:	d002      	beq.n	801051e <f_open+0xfa>
 8010518:	2308      	movs	r3, #8
 801051a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801051e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010522:	2b00      	cmp	r3, #0
 8010524:	d168      	bne.n	80105f8 <f_open+0x1d4>
 8010526:	79fb      	ldrb	r3, [r7, #7]
 8010528:	f003 0308 	and.w	r3, r3, #8
 801052c:	2b00      	cmp	r3, #0
 801052e:	d063      	beq.n	80105f8 <f_open+0x1d4>
				dw = GET_FATTIME();
 8010530:	f7fd fe1e 	bl	800e170 <get_fattime>
 8010534:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010538:	330e      	adds	r3, #14
 801053a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801053c:	4618      	mov	r0, r3
 801053e:	f7fe f95b 	bl	800e7f8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010544:	3316      	adds	r3, #22
 8010546:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010548:	4618      	mov	r0, r3
 801054a:	f7fe f955 	bl	800e7f8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801054e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010550:	330b      	adds	r3, #11
 8010552:	2220      	movs	r2, #32
 8010554:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010556:	693b      	ldr	r3, [r7, #16]
 8010558:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801055a:	4611      	mov	r1, r2
 801055c:	4618      	mov	r0, r3
 801055e:	f7ff f924 	bl	800f7aa <ld_clust>
 8010562:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8010564:	693b      	ldr	r3, [r7, #16]
 8010566:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010568:	2200      	movs	r2, #0
 801056a:	4618      	mov	r0, r3
 801056c:	f7ff f93c 	bl	800f7e8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010570:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010572:	331c      	adds	r3, #28
 8010574:	2100      	movs	r1, #0
 8010576:	4618      	mov	r0, r3
 8010578:	f7fe f93e 	bl	800e7f8 <st_dword>
					fs->wflag = 1;
 801057c:	693b      	ldr	r3, [r7, #16]
 801057e:	2201      	movs	r2, #1
 8010580:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8010582:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010584:	2b00      	cmp	r3, #0
 8010586:	d037      	beq.n	80105f8 <f_open+0x1d4>
						dw = fs->winsect;
 8010588:	693b      	ldr	r3, [r7, #16]
 801058a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801058c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 801058e:	f107 0314 	add.w	r3, r7, #20
 8010592:	2200      	movs	r2, #0
 8010594:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8010596:	4618      	mov	r0, r3
 8010598:	f7fe fe2c 	bl	800f1f4 <remove_chain>
 801059c:	4603      	mov	r3, r0
 801059e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80105a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d126      	bne.n	80105f8 <f_open+0x1d4>
							res = move_window(fs, dw);
 80105aa:	693b      	ldr	r3, [r7, #16]
 80105ac:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80105ae:	4618      	mov	r0, r3
 80105b0:	f7fe fb7c 	bl	800ecac <move_window>
 80105b4:	4603      	mov	r3, r0
 80105b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80105ba:	693b      	ldr	r3, [r7, #16]
 80105bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80105be:	3a01      	subs	r2, #1
 80105c0:	611a      	str	r2, [r3, #16]
 80105c2:	e019      	b.n	80105f8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80105c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d115      	bne.n	80105f8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80105cc:	7ebb      	ldrb	r3, [r7, #26]
 80105ce:	f003 0310 	and.w	r3, r3, #16
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d003      	beq.n	80105de <f_open+0x1ba>
					res = FR_NO_FILE;
 80105d6:	2304      	movs	r3, #4
 80105d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80105dc:	e00c      	b.n	80105f8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80105de:	79fb      	ldrb	r3, [r7, #7]
 80105e0:	f003 0302 	and.w	r3, r3, #2
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d007      	beq.n	80105f8 <f_open+0x1d4>
 80105e8:	7ebb      	ldrb	r3, [r7, #26]
 80105ea:	f003 0301 	and.w	r3, r3, #1
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d002      	beq.n	80105f8 <f_open+0x1d4>
						res = FR_DENIED;
 80105f2:	2307      	movs	r3, #7
 80105f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80105f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d128      	bne.n	8010652 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010600:	79fb      	ldrb	r3, [r7, #7]
 8010602:	f003 0308 	and.w	r3, r3, #8
 8010606:	2b00      	cmp	r3, #0
 8010608:	d003      	beq.n	8010612 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 801060a:	79fb      	ldrb	r3, [r7, #7]
 801060c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010610:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010612:	693b      	ldr	r3, [r7, #16]
 8010614:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801061a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010620:	79fb      	ldrb	r3, [r7, #7]
 8010622:	f023 0301 	bic.w	r3, r3, #1
 8010626:	2b00      	cmp	r3, #0
 8010628:	bf14      	ite	ne
 801062a:	2301      	movne	r3, #1
 801062c:	2300      	moveq	r3, #0
 801062e:	b2db      	uxtb	r3, r3
 8010630:	461a      	mov	r2, r3
 8010632:	f107 0314 	add.w	r3, r7, #20
 8010636:	4611      	mov	r1, r2
 8010638:	4618      	mov	r0, r3
 801063a:	f7fe fa05 	bl	800ea48 <inc_lock>
 801063e:	4602      	mov	r2, r0
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	691b      	ldr	r3, [r3, #16]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d102      	bne.n	8010652 <f_open+0x22e>
 801064c:	2302      	movs	r3, #2
 801064e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010652:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010656:	2b00      	cmp	r3, #0
 8010658:	f040 80a3 	bne.w	80107a2 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801065c:	693b      	ldr	r3, [r7, #16]
 801065e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010660:	4611      	mov	r1, r2
 8010662:	4618      	mov	r0, r3
 8010664:	f7ff f8a1 	bl	800f7aa <ld_clust>
 8010668:	4602      	mov	r2, r0
 801066a:	68fb      	ldr	r3, [r7, #12]
 801066c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801066e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010670:	331c      	adds	r3, #28
 8010672:	4618      	mov	r0, r3
 8010674:	f7fe f882 	bl	800e77c <ld_dword>
 8010678:	4602      	mov	r2, r0
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	2200      	movs	r2, #0
 8010682:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8010684:	693a      	ldr	r2, [r7, #16]
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801068a:	693b      	ldr	r3, [r7, #16]
 801068c:	88da      	ldrh	r2, [r3, #6]
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	79fa      	ldrb	r2, [r7, #7]
 8010696:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	2200      	movs	r2, #0
 801069c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	2200      	movs	r2, #0
 80106a2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	2200      	movs	r2, #0
 80106a8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	3330      	adds	r3, #48	; 0x30
 80106ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80106b2:	2100      	movs	r1, #0
 80106b4:	4618      	mov	r0, r3
 80106b6:	f7fe f8ec 	bl	800e892 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80106ba:	79fb      	ldrb	r3, [r7, #7]
 80106bc:	f003 0320 	and.w	r3, r3, #32
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d06e      	beq.n	80107a2 <f_open+0x37e>
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	68db      	ldr	r3, [r3, #12]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d06a      	beq.n	80107a2 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	68da      	ldr	r2, [r3, #12]
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80106d4:	693b      	ldr	r3, [r7, #16]
 80106d6:	895b      	ldrh	r3, [r3, #10]
 80106d8:	461a      	mov	r2, r3
 80106da:	693b      	ldr	r3, [r7, #16]
 80106dc:	899b      	ldrh	r3, [r3, #12]
 80106de:	fb03 f302 	mul.w	r3, r3, r2
 80106e2:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	689b      	ldr	r3, [r3, #8]
 80106e8:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	68db      	ldr	r3, [r3, #12]
 80106ee:	657b      	str	r3, [r7, #84]	; 0x54
 80106f0:	e016      	b.n	8010720 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80106f6:	4618      	mov	r0, r3
 80106f8:	f7fe fb95 	bl	800ee26 <get_fat>
 80106fc:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80106fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010700:	2b01      	cmp	r3, #1
 8010702:	d802      	bhi.n	801070a <f_open+0x2e6>
 8010704:	2302      	movs	r3, #2
 8010706:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801070a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801070c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010710:	d102      	bne.n	8010718 <f_open+0x2f4>
 8010712:	2301      	movs	r3, #1
 8010714:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010718:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801071a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801071c:	1ad3      	subs	r3, r2, r3
 801071e:	657b      	str	r3, [r7, #84]	; 0x54
 8010720:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010724:	2b00      	cmp	r3, #0
 8010726:	d103      	bne.n	8010730 <f_open+0x30c>
 8010728:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801072a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801072c:	429a      	cmp	r2, r3
 801072e:	d8e0      	bhi.n	80106f2 <f_open+0x2ce>
				}
				fp->clust = clst;
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010734:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8010736:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801073a:	2b00      	cmp	r3, #0
 801073c:	d131      	bne.n	80107a2 <f_open+0x37e>
 801073e:	693b      	ldr	r3, [r7, #16]
 8010740:	899b      	ldrh	r3, [r3, #12]
 8010742:	461a      	mov	r2, r3
 8010744:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010746:	fbb3 f1f2 	udiv	r1, r3, r2
 801074a:	fb02 f201 	mul.w	r2, r2, r1
 801074e:	1a9b      	subs	r3, r3, r2
 8010750:	2b00      	cmp	r3, #0
 8010752:	d026      	beq.n	80107a2 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8010754:	693b      	ldr	r3, [r7, #16]
 8010756:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010758:	4618      	mov	r0, r3
 801075a:	f7fe fb45 	bl	800ede8 <clust2sect>
 801075e:	6478      	str	r0, [r7, #68]	; 0x44
 8010760:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010762:	2b00      	cmp	r3, #0
 8010764:	d103      	bne.n	801076e <f_open+0x34a>
						res = FR_INT_ERR;
 8010766:	2302      	movs	r3, #2
 8010768:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801076c:	e019      	b.n	80107a2 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801076e:	693b      	ldr	r3, [r7, #16]
 8010770:	899b      	ldrh	r3, [r3, #12]
 8010772:	461a      	mov	r2, r3
 8010774:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010776:	fbb3 f2f2 	udiv	r2, r3, r2
 801077a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801077c:	441a      	add	r2, r3
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8010782:	693b      	ldr	r3, [r7, #16]
 8010784:	7858      	ldrb	r0, [r3, #1]
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	6a1a      	ldr	r2, [r3, #32]
 8010790:	2301      	movs	r3, #1
 8010792:	f7fd ff7d 	bl	800e690 <disk_read>
 8010796:	4603      	mov	r3, r0
 8010798:	2b00      	cmp	r3, #0
 801079a:	d002      	beq.n	80107a2 <f_open+0x37e>
 801079c:	2301      	movs	r3, #1
 801079e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80107a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d002      	beq.n	80107b0 <f_open+0x38c>
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	2200      	movs	r2, #0
 80107ae:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80107b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80107b4:	4618      	mov	r0, r3
 80107b6:	3760      	adds	r7, #96	; 0x60
 80107b8:	46bd      	mov	sp, r7
 80107ba:	bd80      	pop	{r7, pc}

080107bc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80107bc:	b580      	push	{r7, lr}
 80107be:	b08e      	sub	sp, #56	; 0x38
 80107c0:	af00      	add	r7, sp, #0
 80107c2:	60f8      	str	r0, [r7, #12]
 80107c4:	60b9      	str	r1, [r7, #8]
 80107c6:	607a      	str	r2, [r7, #4]
 80107c8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80107ca:	68bb      	ldr	r3, [r7, #8]
 80107cc:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80107ce:	683b      	ldr	r3, [r7, #0]
 80107d0:	2200      	movs	r2, #0
 80107d2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	f107 0214 	add.w	r2, r7, #20
 80107da:	4611      	mov	r1, r2
 80107dc:	4618      	mov	r0, r3
 80107de:	f7ff fda5 	bl	801032c <validate>
 80107e2:	4603      	mov	r3, r0
 80107e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80107e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d107      	bne.n	8010800 <f_read+0x44>
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	7d5b      	ldrb	r3, [r3, #21]
 80107f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80107f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d002      	beq.n	8010806 <f_read+0x4a>
 8010800:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010804:	e135      	b.n	8010a72 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	7d1b      	ldrb	r3, [r3, #20]
 801080a:	f003 0301 	and.w	r3, r3, #1
 801080e:	2b00      	cmp	r3, #0
 8010810:	d101      	bne.n	8010816 <f_read+0x5a>
 8010812:	2307      	movs	r3, #7
 8010814:	e12d      	b.n	8010a72 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	68da      	ldr	r2, [r3, #12]
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	699b      	ldr	r3, [r3, #24]
 801081e:	1ad3      	subs	r3, r2, r3
 8010820:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8010822:	687a      	ldr	r2, [r7, #4]
 8010824:	6a3b      	ldr	r3, [r7, #32]
 8010826:	429a      	cmp	r2, r3
 8010828:	f240 811e 	bls.w	8010a68 <f_read+0x2ac>
 801082c:	6a3b      	ldr	r3, [r7, #32]
 801082e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8010830:	e11a      	b.n	8010a68 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	699b      	ldr	r3, [r3, #24]
 8010836:	697a      	ldr	r2, [r7, #20]
 8010838:	8992      	ldrh	r2, [r2, #12]
 801083a:	fbb3 f1f2 	udiv	r1, r3, r2
 801083e:	fb02 f201 	mul.w	r2, r2, r1
 8010842:	1a9b      	subs	r3, r3, r2
 8010844:	2b00      	cmp	r3, #0
 8010846:	f040 80d5 	bne.w	80109f4 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	699b      	ldr	r3, [r3, #24]
 801084e:	697a      	ldr	r2, [r7, #20]
 8010850:	8992      	ldrh	r2, [r2, #12]
 8010852:	fbb3 f3f2 	udiv	r3, r3, r2
 8010856:	697a      	ldr	r2, [r7, #20]
 8010858:	8952      	ldrh	r2, [r2, #10]
 801085a:	3a01      	subs	r2, #1
 801085c:	4013      	ands	r3, r2
 801085e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8010860:	69fb      	ldr	r3, [r7, #28]
 8010862:	2b00      	cmp	r3, #0
 8010864:	d12f      	bne.n	80108c6 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	699b      	ldr	r3, [r3, #24]
 801086a:	2b00      	cmp	r3, #0
 801086c:	d103      	bne.n	8010876 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	689b      	ldr	r3, [r3, #8]
 8010872:	633b      	str	r3, [r7, #48]	; 0x30
 8010874:	e013      	b.n	801089e <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801087a:	2b00      	cmp	r3, #0
 801087c:	d007      	beq.n	801088e <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	699b      	ldr	r3, [r3, #24]
 8010882:	4619      	mov	r1, r3
 8010884:	68f8      	ldr	r0, [r7, #12]
 8010886:	f7fe fdb2 	bl	800f3ee <clmt_clust>
 801088a:	6338      	str	r0, [r7, #48]	; 0x30
 801088c:	e007      	b.n	801089e <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801088e:	68fa      	ldr	r2, [r7, #12]
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	69db      	ldr	r3, [r3, #28]
 8010894:	4619      	mov	r1, r3
 8010896:	4610      	mov	r0, r2
 8010898:	f7fe fac5 	bl	800ee26 <get_fat>
 801089c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801089e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108a0:	2b01      	cmp	r3, #1
 80108a2:	d804      	bhi.n	80108ae <f_read+0xf2>
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	2202      	movs	r2, #2
 80108a8:	755a      	strb	r2, [r3, #21]
 80108aa:	2302      	movs	r3, #2
 80108ac:	e0e1      	b.n	8010a72 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80108ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108b4:	d104      	bne.n	80108c0 <f_read+0x104>
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	2201      	movs	r2, #1
 80108ba:	755a      	strb	r2, [r3, #21]
 80108bc:	2301      	movs	r3, #1
 80108be:	e0d8      	b.n	8010a72 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80108c4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80108c6:	697a      	ldr	r2, [r7, #20]
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	69db      	ldr	r3, [r3, #28]
 80108cc:	4619      	mov	r1, r3
 80108ce:	4610      	mov	r0, r2
 80108d0:	f7fe fa8a 	bl	800ede8 <clust2sect>
 80108d4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80108d6:	69bb      	ldr	r3, [r7, #24]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d104      	bne.n	80108e6 <f_read+0x12a>
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	2202      	movs	r2, #2
 80108e0:	755a      	strb	r2, [r3, #21]
 80108e2:	2302      	movs	r3, #2
 80108e4:	e0c5      	b.n	8010a72 <f_read+0x2b6>
			sect += csect;
 80108e6:	69ba      	ldr	r2, [r7, #24]
 80108e8:	69fb      	ldr	r3, [r7, #28]
 80108ea:	4413      	add	r3, r2
 80108ec:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80108ee:	697b      	ldr	r3, [r7, #20]
 80108f0:	899b      	ldrh	r3, [r3, #12]
 80108f2:	461a      	mov	r2, r3
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80108fa:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80108fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d041      	beq.n	8010986 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010902:	69fa      	ldr	r2, [r7, #28]
 8010904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010906:	4413      	add	r3, r2
 8010908:	697a      	ldr	r2, [r7, #20]
 801090a:	8952      	ldrh	r2, [r2, #10]
 801090c:	4293      	cmp	r3, r2
 801090e:	d905      	bls.n	801091c <f_read+0x160>
					cc = fs->csize - csect;
 8010910:	697b      	ldr	r3, [r7, #20]
 8010912:	895b      	ldrh	r3, [r3, #10]
 8010914:	461a      	mov	r2, r3
 8010916:	69fb      	ldr	r3, [r7, #28]
 8010918:	1ad3      	subs	r3, r2, r3
 801091a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801091c:	697b      	ldr	r3, [r7, #20]
 801091e:	7858      	ldrb	r0, [r3, #1]
 8010920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010922:	69ba      	ldr	r2, [r7, #24]
 8010924:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010926:	f7fd feb3 	bl	800e690 <disk_read>
 801092a:	4603      	mov	r3, r0
 801092c:	2b00      	cmp	r3, #0
 801092e:	d004      	beq.n	801093a <f_read+0x17e>
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	2201      	movs	r2, #1
 8010934:	755a      	strb	r2, [r3, #21]
 8010936:	2301      	movs	r3, #1
 8010938:	e09b      	b.n	8010a72 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	7d1b      	ldrb	r3, [r3, #20]
 801093e:	b25b      	sxtb	r3, r3
 8010940:	2b00      	cmp	r3, #0
 8010942:	da18      	bge.n	8010976 <f_read+0x1ba>
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	6a1a      	ldr	r2, [r3, #32]
 8010948:	69bb      	ldr	r3, [r7, #24]
 801094a:	1ad3      	subs	r3, r2, r3
 801094c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801094e:	429a      	cmp	r2, r3
 8010950:	d911      	bls.n	8010976 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	6a1a      	ldr	r2, [r3, #32]
 8010956:	69bb      	ldr	r3, [r7, #24]
 8010958:	1ad3      	subs	r3, r2, r3
 801095a:	697a      	ldr	r2, [r7, #20]
 801095c:	8992      	ldrh	r2, [r2, #12]
 801095e:	fb02 f303 	mul.w	r3, r2, r3
 8010962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010964:	18d0      	adds	r0, r2, r3
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801096c:	697b      	ldr	r3, [r7, #20]
 801096e:	899b      	ldrh	r3, [r3, #12]
 8010970:	461a      	mov	r2, r3
 8010972:	f7fd ff6d 	bl	800e850 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	899b      	ldrh	r3, [r3, #12]
 801097a:	461a      	mov	r2, r3
 801097c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801097e:	fb02 f303 	mul.w	r3, r2, r3
 8010982:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8010984:	e05c      	b.n	8010a40 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	6a1b      	ldr	r3, [r3, #32]
 801098a:	69ba      	ldr	r2, [r7, #24]
 801098c:	429a      	cmp	r2, r3
 801098e:	d02e      	beq.n	80109ee <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	7d1b      	ldrb	r3, [r3, #20]
 8010994:	b25b      	sxtb	r3, r3
 8010996:	2b00      	cmp	r3, #0
 8010998:	da18      	bge.n	80109cc <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801099a:	697b      	ldr	r3, [r7, #20]
 801099c:	7858      	ldrb	r0, [r3, #1]
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	6a1a      	ldr	r2, [r3, #32]
 80109a8:	2301      	movs	r3, #1
 80109aa:	f7fd fe91 	bl	800e6d0 <disk_write>
 80109ae:	4603      	mov	r3, r0
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d004      	beq.n	80109be <f_read+0x202>
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	2201      	movs	r2, #1
 80109b8:	755a      	strb	r2, [r3, #21]
 80109ba:	2301      	movs	r3, #1
 80109bc:	e059      	b.n	8010a72 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	7d1b      	ldrb	r3, [r3, #20]
 80109c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80109c6:	b2da      	uxtb	r2, r3
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80109cc:	697b      	ldr	r3, [r7, #20]
 80109ce:	7858      	ldrb	r0, [r3, #1]
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80109d6:	2301      	movs	r3, #1
 80109d8:	69ba      	ldr	r2, [r7, #24]
 80109da:	f7fd fe59 	bl	800e690 <disk_read>
 80109de:	4603      	mov	r3, r0
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d004      	beq.n	80109ee <f_read+0x232>
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	2201      	movs	r2, #1
 80109e8:	755a      	strb	r2, [r3, #21]
 80109ea:	2301      	movs	r3, #1
 80109ec:	e041      	b.n	8010a72 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	69ba      	ldr	r2, [r7, #24]
 80109f2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80109f4:	697b      	ldr	r3, [r7, #20]
 80109f6:	899b      	ldrh	r3, [r3, #12]
 80109f8:	4618      	mov	r0, r3
 80109fa:	68fb      	ldr	r3, [r7, #12]
 80109fc:	699b      	ldr	r3, [r3, #24]
 80109fe:	697a      	ldr	r2, [r7, #20]
 8010a00:	8992      	ldrh	r2, [r2, #12]
 8010a02:	fbb3 f1f2 	udiv	r1, r3, r2
 8010a06:	fb02 f201 	mul.w	r2, r2, r1
 8010a0a:	1a9b      	subs	r3, r3, r2
 8010a0c:	1ac3      	subs	r3, r0, r3
 8010a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8010a10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	429a      	cmp	r2, r3
 8010a16:	d901      	bls.n	8010a1c <f_read+0x260>
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	699b      	ldr	r3, [r3, #24]
 8010a26:	697a      	ldr	r2, [r7, #20]
 8010a28:	8992      	ldrh	r2, [r2, #12]
 8010a2a:	fbb3 f0f2 	udiv	r0, r3, r2
 8010a2e:	fb02 f200 	mul.w	r2, r2, r0
 8010a32:	1a9b      	subs	r3, r3, r2
 8010a34:	440b      	add	r3, r1
 8010a36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010a38:	4619      	mov	r1, r3
 8010a3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010a3c:	f7fd ff08 	bl	800e850 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8010a40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a44:	4413      	add	r3, r2
 8010a46:	627b      	str	r3, [r7, #36]	; 0x24
 8010a48:	68fb      	ldr	r3, [r7, #12]
 8010a4a:	699a      	ldr	r2, [r3, #24]
 8010a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a4e:	441a      	add	r2, r3
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	619a      	str	r2, [r3, #24]
 8010a54:	683b      	ldr	r3, [r7, #0]
 8010a56:	681a      	ldr	r2, [r3, #0]
 8010a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a5a:	441a      	add	r2, r3
 8010a5c:	683b      	ldr	r3, [r7, #0]
 8010a5e:	601a      	str	r2, [r3, #0]
 8010a60:	687a      	ldr	r2, [r7, #4]
 8010a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a64:	1ad3      	subs	r3, r2, r3
 8010a66:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	f47f aee1 	bne.w	8010832 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8010a70:	2300      	movs	r3, #0
}
 8010a72:	4618      	mov	r0, r3
 8010a74:	3738      	adds	r7, #56	; 0x38
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bd80      	pop	{r7, pc}

08010a7a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010a7a:	b580      	push	{r7, lr}
 8010a7c:	b08c      	sub	sp, #48	; 0x30
 8010a7e:	af00      	add	r7, sp, #0
 8010a80:	60f8      	str	r0, [r7, #12]
 8010a82:	60b9      	str	r1, [r7, #8]
 8010a84:	607a      	str	r2, [r7, #4]
 8010a86:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010a88:	68bb      	ldr	r3, [r7, #8]
 8010a8a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010a8c:	683b      	ldr	r3, [r7, #0]
 8010a8e:	2200      	movs	r2, #0
 8010a90:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	f107 0210 	add.w	r2, r7, #16
 8010a98:	4611      	mov	r1, r2
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	f7ff fc46 	bl	801032c <validate>
 8010aa0:	4603      	mov	r3, r0
 8010aa2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010aa6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d107      	bne.n	8010abe <f_write+0x44>
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	7d5b      	ldrb	r3, [r3, #21]
 8010ab2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010ab6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d002      	beq.n	8010ac4 <f_write+0x4a>
 8010abe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010ac2:	e16a      	b.n	8010d9a <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010ac4:	68fb      	ldr	r3, [r7, #12]
 8010ac6:	7d1b      	ldrb	r3, [r3, #20]
 8010ac8:	f003 0302 	and.w	r3, r3, #2
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d101      	bne.n	8010ad4 <f_write+0x5a>
 8010ad0:	2307      	movs	r3, #7
 8010ad2:	e162      	b.n	8010d9a <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	699a      	ldr	r2, [r3, #24]
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	441a      	add	r2, r3
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	699b      	ldr	r3, [r3, #24]
 8010ae0:	429a      	cmp	r2, r3
 8010ae2:	f080 814c 	bcs.w	8010d7e <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	699b      	ldr	r3, [r3, #24]
 8010aea:	43db      	mvns	r3, r3
 8010aec:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8010aee:	e146      	b.n	8010d7e <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010af0:	68fb      	ldr	r3, [r7, #12]
 8010af2:	699b      	ldr	r3, [r3, #24]
 8010af4:	693a      	ldr	r2, [r7, #16]
 8010af6:	8992      	ldrh	r2, [r2, #12]
 8010af8:	fbb3 f1f2 	udiv	r1, r3, r2
 8010afc:	fb02 f201 	mul.w	r2, r2, r1
 8010b00:	1a9b      	subs	r3, r3, r2
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	f040 80f1 	bne.w	8010cea <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	699b      	ldr	r3, [r3, #24]
 8010b0c:	693a      	ldr	r2, [r7, #16]
 8010b0e:	8992      	ldrh	r2, [r2, #12]
 8010b10:	fbb3 f3f2 	udiv	r3, r3, r2
 8010b14:	693a      	ldr	r2, [r7, #16]
 8010b16:	8952      	ldrh	r2, [r2, #10]
 8010b18:	3a01      	subs	r2, #1
 8010b1a:	4013      	ands	r3, r2
 8010b1c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8010b1e:	69bb      	ldr	r3, [r7, #24]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d143      	bne.n	8010bac <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	699b      	ldr	r3, [r3, #24]
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d10c      	bne.n	8010b46 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	689b      	ldr	r3, [r3, #8]
 8010b30:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8010b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d11a      	bne.n	8010b6e <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	2100      	movs	r1, #0
 8010b3c:	4618      	mov	r0, r3
 8010b3e:	f7fe fbbe 	bl	800f2be <create_chain>
 8010b42:	62b8      	str	r0, [r7, #40]	; 0x28
 8010b44:	e013      	b.n	8010b6e <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d007      	beq.n	8010b5e <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	699b      	ldr	r3, [r3, #24]
 8010b52:	4619      	mov	r1, r3
 8010b54:	68f8      	ldr	r0, [r7, #12]
 8010b56:	f7fe fc4a 	bl	800f3ee <clmt_clust>
 8010b5a:	62b8      	str	r0, [r7, #40]	; 0x28
 8010b5c:	e007      	b.n	8010b6e <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010b5e:	68fa      	ldr	r2, [r7, #12]
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	69db      	ldr	r3, [r3, #28]
 8010b64:	4619      	mov	r1, r3
 8010b66:	4610      	mov	r0, r2
 8010b68:	f7fe fba9 	bl	800f2be <create_chain>
 8010b6c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	f000 8109 	beq.w	8010d88 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b78:	2b01      	cmp	r3, #1
 8010b7a:	d104      	bne.n	8010b86 <f_write+0x10c>
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	2202      	movs	r2, #2
 8010b80:	755a      	strb	r2, [r3, #21]
 8010b82:	2302      	movs	r3, #2
 8010b84:	e109      	b.n	8010d9a <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b8c:	d104      	bne.n	8010b98 <f_write+0x11e>
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	2201      	movs	r2, #1
 8010b92:	755a      	strb	r2, [r3, #21]
 8010b94:	2301      	movs	r3, #1
 8010b96:	e100      	b.n	8010d9a <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010b9c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	689b      	ldr	r3, [r3, #8]
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d102      	bne.n	8010bac <f_write+0x132>
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010baa:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	7d1b      	ldrb	r3, [r3, #20]
 8010bb0:	b25b      	sxtb	r3, r3
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	da18      	bge.n	8010be8 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010bb6:	693b      	ldr	r3, [r7, #16]
 8010bb8:	7858      	ldrb	r0, [r3, #1]
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	6a1a      	ldr	r2, [r3, #32]
 8010bc4:	2301      	movs	r3, #1
 8010bc6:	f7fd fd83 	bl	800e6d0 <disk_write>
 8010bca:	4603      	mov	r3, r0
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d004      	beq.n	8010bda <f_write+0x160>
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	2201      	movs	r2, #1
 8010bd4:	755a      	strb	r2, [r3, #21]
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	e0df      	b.n	8010d9a <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	7d1b      	ldrb	r3, [r3, #20]
 8010bde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010be2:	b2da      	uxtb	r2, r3
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010be8:	693a      	ldr	r2, [r7, #16]
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	69db      	ldr	r3, [r3, #28]
 8010bee:	4619      	mov	r1, r3
 8010bf0:	4610      	mov	r0, r2
 8010bf2:	f7fe f8f9 	bl	800ede8 <clust2sect>
 8010bf6:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010bf8:	697b      	ldr	r3, [r7, #20]
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d104      	bne.n	8010c08 <f_write+0x18e>
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	2202      	movs	r2, #2
 8010c02:	755a      	strb	r2, [r3, #21]
 8010c04:	2302      	movs	r3, #2
 8010c06:	e0c8      	b.n	8010d9a <f_write+0x320>
			sect += csect;
 8010c08:	697a      	ldr	r2, [r7, #20]
 8010c0a:	69bb      	ldr	r3, [r7, #24]
 8010c0c:	4413      	add	r3, r2
 8010c0e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010c10:	693b      	ldr	r3, [r7, #16]
 8010c12:	899b      	ldrh	r3, [r3, #12]
 8010c14:	461a      	mov	r2, r3
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	fbb3 f3f2 	udiv	r3, r3, r2
 8010c1c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010c1e:	6a3b      	ldr	r3, [r7, #32]
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d043      	beq.n	8010cac <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010c24:	69ba      	ldr	r2, [r7, #24]
 8010c26:	6a3b      	ldr	r3, [r7, #32]
 8010c28:	4413      	add	r3, r2
 8010c2a:	693a      	ldr	r2, [r7, #16]
 8010c2c:	8952      	ldrh	r2, [r2, #10]
 8010c2e:	4293      	cmp	r3, r2
 8010c30:	d905      	bls.n	8010c3e <f_write+0x1c4>
					cc = fs->csize - csect;
 8010c32:	693b      	ldr	r3, [r7, #16]
 8010c34:	895b      	ldrh	r3, [r3, #10]
 8010c36:	461a      	mov	r2, r3
 8010c38:	69bb      	ldr	r3, [r7, #24]
 8010c3a:	1ad3      	subs	r3, r2, r3
 8010c3c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010c3e:	693b      	ldr	r3, [r7, #16]
 8010c40:	7858      	ldrb	r0, [r3, #1]
 8010c42:	6a3b      	ldr	r3, [r7, #32]
 8010c44:	697a      	ldr	r2, [r7, #20]
 8010c46:	69f9      	ldr	r1, [r7, #28]
 8010c48:	f7fd fd42 	bl	800e6d0 <disk_write>
 8010c4c:	4603      	mov	r3, r0
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d004      	beq.n	8010c5c <f_write+0x1e2>
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	2201      	movs	r2, #1
 8010c56:	755a      	strb	r2, [r3, #21]
 8010c58:	2301      	movs	r3, #1
 8010c5a:	e09e      	b.n	8010d9a <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	6a1a      	ldr	r2, [r3, #32]
 8010c60:	697b      	ldr	r3, [r7, #20]
 8010c62:	1ad3      	subs	r3, r2, r3
 8010c64:	6a3a      	ldr	r2, [r7, #32]
 8010c66:	429a      	cmp	r2, r3
 8010c68:	d918      	bls.n	8010c9c <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8010c70:	68fb      	ldr	r3, [r7, #12]
 8010c72:	6a1a      	ldr	r2, [r3, #32]
 8010c74:	697b      	ldr	r3, [r7, #20]
 8010c76:	1ad3      	subs	r3, r2, r3
 8010c78:	693a      	ldr	r2, [r7, #16]
 8010c7a:	8992      	ldrh	r2, [r2, #12]
 8010c7c:	fb02 f303 	mul.w	r3, r2, r3
 8010c80:	69fa      	ldr	r2, [r7, #28]
 8010c82:	18d1      	adds	r1, r2, r3
 8010c84:	693b      	ldr	r3, [r7, #16]
 8010c86:	899b      	ldrh	r3, [r3, #12]
 8010c88:	461a      	mov	r2, r3
 8010c8a:	f7fd fde1 	bl	800e850 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	7d1b      	ldrb	r3, [r3, #20]
 8010c92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010c96:	b2da      	uxtb	r2, r3
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010c9c:	693b      	ldr	r3, [r7, #16]
 8010c9e:	899b      	ldrh	r3, [r3, #12]
 8010ca0:	461a      	mov	r2, r3
 8010ca2:	6a3b      	ldr	r3, [r7, #32]
 8010ca4:	fb02 f303 	mul.w	r3, r2, r3
 8010ca8:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8010caa:	e04b      	b.n	8010d44 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	6a1b      	ldr	r3, [r3, #32]
 8010cb0:	697a      	ldr	r2, [r7, #20]
 8010cb2:	429a      	cmp	r2, r3
 8010cb4:	d016      	beq.n	8010ce4 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	699a      	ldr	r2, [r3, #24]
 8010cba:	68fb      	ldr	r3, [r7, #12]
 8010cbc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010cbe:	429a      	cmp	r2, r3
 8010cc0:	d210      	bcs.n	8010ce4 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010cc2:	693b      	ldr	r3, [r7, #16]
 8010cc4:	7858      	ldrb	r0, [r3, #1]
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010ccc:	2301      	movs	r3, #1
 8010cce:	697a      	ldr	r2, [r7, #20]
 8010cd0:	f7fd fcde 	bl	800e690 <disk_read>
 8010cd4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d004      	beq.n	8010ce4 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	2201      	movs	r2, #1
 8010cde:	755a      	strb	r2, [r3, #21]
 8010ce0:	2301      	movs	r3, #1
 8010ce2:	e05a      	b.n	8010d9a <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	697a      	ldr	r2, [r7, #20]
 8010ce8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010cea:	693b      	ldr	r3, [r7, #16]
 8010cec:	899b      	ldrh	r3, [r3, #12]
 8010cee:	4618      	mov	r0, r3
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	699b      	ldr	r3, [r3, #24]
 8010cf4:	693a      	ldr	r2, [r7, #16]
 8010cf6:	8992      	ldrh	r2, [r2, #12]
 8010cf8:	fbb3 f1f2 	udiv	r1, r3, r2
 8010cfc:	fb02 f201 	mul.w	r2, r2, r1
 8010d00:	1a9b      	subs	r3, r3, r2
 8010d02:	1ac3      	subs	r3, r0, r3
 8010d04:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010d06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	429a      	cmp	r2, r3
 8010d0c:	d901      	bls.n	8010d12 <f_write+0x298>
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	699b      	ldr	r3, [r3, #24]
 8010d1c:	693a      	ldr	r2, [r7, #16]
 8010d1e:	8992      	ldrh	r2, [r2, #12]
 8010d20:	fbb3 f0f2 	udiv	r0, r3, r2
 8010d24:	fb02 f200 	mul.w	r2, r2, r0
 8010d28:	1a9b      	subs	r3, r3, r2
 8010d2a:	440b      	add	r3, r1
 8010d2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010d2e:	69f9      	ldr	r1, [r7, #28]
 8010d30:	4618      	mov	r0, r3
 8010d32:	f7fd fd8d 	bl	800e850 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	7d1b      	ldrb	r3, [r3, #20]
 8010d3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010d3e:	b2da      	uxtb	r2, r3
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010d44:	69fa      	ldr	r2, [r7, #28]
 8010d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d48:	4413      	add	r3, r2
 8010d4a:	61fb      	str	r3, [r7, #28]
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	699a      	ldr	r2, [r3, #24]
 8010d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d52:	441a      	add	r2, r3
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	619a      	str	r2, [r3, #24]
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	68da      	ldr	r2, [r3, #12]
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	699b      	ldr	r3, [r3, #24]
 8010d60:	429a      	cmp	r2, r3
 8010d62:	bf38      	it	cc
 8010d64:	461a      	movcc	r2, r3
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	60da      	str	r2, [r3, #12]
 8010d6a:	683b      	ldr	r3, [r7, #0]
 8010d6c:	681a      	ldr	r2, [r3, #0]
 8010d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d70:	441a      	add	r2, r3
 8010d72:	683b      	ldr	r3, [r7, #0]
 8010d74:	601a      	str	r2, [r3, #0]
 8010d76:	687a      	ldr	r2, [r7, #4]
 8010d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d7a:	1ad3      	subs	r3, r2, r3
 8010d7c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	f47f aeb5 	bne.w	8010af0 <f_write+0x76>
 8010d86:	e000      	b.n	8010d8a <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010d88:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	7d1b      	ldrb	r3, [r3, #20]
 8010d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d92:	b2da      	uxtb	r2, r3
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010d98:	2300      	movs	r3, #0
}
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	3730      	adds	r7, #48	; 0x30
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	bd80      	pop	{r7, pc}

08010da2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010da2:	b580      	push	{r7, lr}
 8010da4:	b086      	sub	sp, #24
 8010da6:	af00      	add	r7, sp, #0
 8010da8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	f107 0208 	add.w	r2, r7, #8
 8010db0:	4611      	mov	r1, r2
 8010db2:	4618      	mov	r0, r3
 8010db4:	f7ff faba 	bl	801032c <validate>
 8010db8:	4603      	mov	r3, r0
 8010dba:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010dbc:	7dfb      	ldrb	r3, [r7, #23]
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d168      	bne.n	8010e94 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	7d1b      	ldrb	r3, [r3, #20]
 8010dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d062      	beq.n	8010e94 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	7d1b      	ldrb	r3, [r3, #20]
 8010dd2:	b25b      	sxtb	r3, r3
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	da15      	bge.n	8010e04 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010dd8:	68bb      	ldr	r3, [r7, #8]
 8010dda:	7858      	ldrb	r0, [r3, #1]
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	6a1a      	ldr	r2, [r3, #32]
 8010de6:	2301      	movs	r3, #1
 8010de8:	f7fd fc72 	bl	800e6d0 <disk_write>
 8010dec:	4603      	mov	r3, r0
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d001      	beq.n	8010df6 <f_sync+0x54>
 8010df2:	2301      	movs	r3, #1
 8010df4:	e04f      	b.n	8010e96 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	7d1b      	ldrb	r3, [r3, #20]
 8010dfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010dfe:	b2da      	uxtb	r2, r3
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010e04:	f7fd f9b4 	bl	800e170 <get_fattime>
 8010e08:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010e0a:	68ba      	ldr	r2, [r7, #8]
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e10:	4619      	mov	r1, r3
 8010e12:	4610      	mov	r0, r2
 8010e14:	f7fd ff4a 	bl	800ecac <move_window>
 8010e18:	4603      	mov	r3, r0
 8010e1a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010e1c:	7dfb      	ldrb	r3, [r7, #23]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d138      	bne.n	8010e94 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e26:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	330b      	adds	r3, #11
 8010e2c:	781a      	ldrb	r2, [r3, #0]
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	330b      	adds	r3, #11
 8010e32:	f042 0220 	orr.w	r2, r2, #32
 8010e36:	b2d2      	uxtb	r2, r2
 8010e38:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	6818      	ldr	r0, [r3, #0]
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	689b      	ldr	r3, [r3, #8]
 8010e42:	461a      	mov	r2, r3
 8010e44:	68f9      	ldr	r1, [r7, #12]
 8010e46:	f7fe fccf 	bl	800f7e8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	f103 021c 	add.w	r2, r3, #28
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	68db      	ldr	r3, [r3, #12]
 8010e54:	4619      	mov	r1, r3
 8010e56:	4610      	mov	r0, r2
 8010e58:	f7fd fcce 	bl	800e7f8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	3316      	adds	r3, #22
 8010e60:	6939      	ldr	r1, [r7, #16]
 8010e62:	4618      	mov	r0, r3
 8010e64:	f7fd fcc8 	bl	800e7f8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	3312      	adds	r3, #18
 8010e6c:	2100      	movs	r1, #0
 8010e6e:	4618      	mov	r0, r3
 8010e70:	f7fd fca7 	bl	800e7c2 <st_word>
					fs->wflag = 1;
 8010e74:	68bb      	ldr	r3, [r7, #8]
 8010e76:	2201      	movs	r2, #1
 8010e78:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010e7a:	68bb      	ldr	r3, [r7, #8]
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f7fd ff43 	bl	800ed08 <sync_fs>
 8010e82:	4603      	mov	r3, r0
 8010e84:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	7d1b      	ldrb	r3, [r3, #20]
 8010e8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010e8e:	b2da      	uxtb	r2, r3
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010e94:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e96:	4618      	mov	r0, r3
 8010e98:	3718      	adds	r7, #24
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}

08010e9e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010e9e:	b580      	push	{r7, lr}
 8010ea0:	b084      	sub	sp, #16
 8010ea2:	af00      	add	r7, sp, #0
 8010ea4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010ea6:	6878      	ldr	r0, [r7, #4]
 8010ea8:	f7ff ff7b 	bl	8010da2 <f_sync>
 8010eac:	4603      	mov	r3, r0
 8010eae:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010eb0:	7bfb      	ldrb	r3, [r7, #15]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d118      	bne.n	8010ee8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	f107 0208 	add.w	r2, r7, #8
 8010ebc:	4611      	mov	r1, r2
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	f7ff fa34 	bl	801032c <validate>
 8010ec4:	4603      	mov	r3, r0
 8010ec6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010ec8:	7bfb      	ldrb	r3, [r7, #15]
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d10c      	bne.n	8010ee8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	691b      	ldr	r3, [r3, #16]
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	f7fd fe46 	bl	800eb64 <dec_lock>
 8010ed8:	4603      	mov	r3, r0
 8010eda:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010edc:	7bfb      	ldrb	r3, [r7, #15]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d102      	bne.n	8010ee8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	2200      	movs	r2, #0
 8010ee6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8010ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010eea:	4618      	mov	r0, r3
 8010eec:	3710      	adds	r7, #16
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	bd80      	pop	{r7, pc}

08010ef2 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010ef2:	b590      	push	{r4, r7, lr}
 8010ef4:	b091      	sub	sp, #68	; 0x44
 8010ef6:	af00      	add	r7, sp, #0
 8010ef8:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8010efa:	f107 0108 	add.w	r1, r7, #8
 8010efe:	1d3b      	adds	r3, r7, #4
 8010f00:	2200      	movs	r2, #0
 8010f02:	4618      	mov	r0, r3
 8010f04:	f7fe ff8c 	bl	800fe20 <find_volume>
 8010f08:	4603      	mov	r3, r0
 8010f0a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8010f0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d131      	bne.n	8010f7a <f_chdir+0x88>
		dj.obj.fs = fs;
 8010f16:	68bb      	ldr	r3, [r7, #8]
 8010f18:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8010f1a:	687a      	ldr	r2, [r7, #4]
 8010f1c:	f107 030c 	add.w	r3, r7, #12
 8010f20:	4611      	mov	r1, r2
 8010f22:	4618      	mov	r0, r3
 8010f24:	f7fe fe4c 	bl	800fbc0 <follow_path>
 8010f28:	4603      	mov	r3, r0
 8010f2a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8010f2e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d11a      	bne.n	8010f6c <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8010f36:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8010f3a:	b25b      	sxtb	r3, r3
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	da03      	bge.n	8010f48 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8010f40:	68bb      	ldr	r3, [r7, #8]
 8010f42:	697a      	ldr	r2, [r7, #20]
 8010f44:	619a      	str	r2, [r3, #24]
 8010f46:	e011      	b.n	8010f6c <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8010f48:	7cbb      	ldrb	r3, [r7, #18]
 8010f4a:	f003 0310 	and.w	r3, r3, #16
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d009      	beq.n	8010f66 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8010f52:	68bb      	ldr	r3, [r7, #8]
 8010f54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010f56:	68bc      	ldr	r4, [r7, #8]
 8010f58:	4611      	mov	r1, r2
 8010f5a:	4618      	mov	r0, r3
 8010f5c:	f7fe fc25 	bl	800f7aa <ld_clust>
 8010f60:	4603      	mov	r3, r0
 8010f62:	61a3      	str	r3, [r4, #24]
 8010f64:	e002      	b.n	8010f6c <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8010f66:	2305      	movs	r3, #5
 8010f68:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010f6c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010f70:	2b04      	cmp	r3, #4
 8010f72:	d102      	bne.n	8010f7a <f_chdir+0x88>
 8010f74:	2305      	movs	r3, #5
 8010f76:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8010f7a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8010f7e:	4618      	mov	r0, r3
 8010f80:	3744      	adds	r7, #68	; 0x44
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bd90      	pop	{r4, r7, pc}

08010f86 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8010f86:	b580      	push	{r7, lr}
 8010f88:	b090      	sub	sp, #64	; 0x40
 8010f8a:	af00      	add	r7, sp, #0
 8010f8c:	6078      	str	r0, [r7, #4]
 8010f8e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	f107 0208 	add.w	r2, r7, #8
 8010f96:	4611      	mov	r1, r2
 8010f98:	4618      	mov	r0, r3
 8010f9a:	f7ff f9c7 	bl	801032c <validate>
 8010f9e:	4603      	mov	r3, r0
 8010fa0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010fa4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d103      	bne.n	8010fb4 <f_lseek+0x2e>
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	7d5b      	ldrb	r3, [r3, #21]
 8010fb0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8010fb4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d002      	beq.n	8010fc2 <f_lseek+0x3c>
 8010fbc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010fc0:	e201      	b.n	80113c6 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	f000 80d9 	beq.w	801117e <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8010fcc:	683b      	ldr	r3, [r7, #0]
 8010fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fd2:	d15a      	bne.n	801108a <f_lseek+0x104>
			tbl = fp->cltbl;
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fd8:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8010fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fdc:	1d1a      	adds	r2, r3, #4
 8010fde:	627a      	str	r2, [r7, #36]	; 0x24
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	617b      	str	r3, [r7, #20]
 8010fe4:	2302      	movs	r3, #2
 8010fe6:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	689b      	ldr	r3, [r3, #8]
 8010fec:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8010fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d03a      	beq.n	801106a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8010ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ff6:	613b      	str	r3, [r7, #16]
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ffe:	3302      	adds	r3, #2
 8011000:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8011002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011004:	60fb      	str	r3, [r7, #12]
 8011006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011008:	3301      	adds	r3, #1
 801100a:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011010:	4618      	mov	r0, r3
 8011012:	f7fd ff08 	bl	800ee26 <get_fat>
 8011016:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801101a:	2b01      	cmp	r3, #1
 801101c:	d804      	bhi.n	8011028 <f_lseek+0xa2>
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	2202      	movs	r2, #2
 8011022:	755a      	strb	r2, [r3, #21]
 8011024:	2302      	movs	r3, #2
 8011026:	e1ce      	b.n	80113c6 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801102a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801102e:	d104      	bne.n	801103a <f_lseek+0xb4>
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2201      	movs	r2, #1
 8011034:	755a      	strb	r2, [r3, #21]
 8011036:	2301      	movs	r3, #1
 8011038:	e1c5      	b.n	80113c6 <f_lseek+0x440>
					} while (cl == pcl + 1);
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	3301      	adds	r3, #1
 801103e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011040:	429a      	cmp	r2, r3
 8011042:	d0de      	beq.n	8011002 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011044:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011046:	697b      	ldr	r3, [r7, #20]
 8011048:	429a      	cmp	r2, r3
 801104a:	d809      	bhi.n	8011060 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801104c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801104e:	1d1a      	adds	r2, r3, #4
 8011050:	627a      	str	r2, [r7, #36]	; 0x24
 8011052:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011054:	601a      	str	r2, [r3, #0]
 8011056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011058:	1d1a      	adds	r2, r3, #4
 801105a:	627a      	str	r2, [r7, #36]	; 0x24
 801105c:	693a      	ldr	r2, [r7, #16]
 801105e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011060:	68bb      	ldr	r3, [r7, #8]
 8011062:	69db      	ldr	r3, [r3, #28]
 8011064:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011066:	429a      	cmp	r2, r3
 8011068:	d3c4      	bcc.n	8010ff4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801106e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011070:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011072:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011074:	697b      	ldr	r3, [r7, #20]
 8011076:	429a      	cmp	r2, r3
 8011078:	d803      	bhi.n	8011082 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801107a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801107c:	2200      	movs	r2, #0
 801107e:	601a      	str	r2, [r3, #0]
 8011080:	e19f      	b.n	80113c2 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011082:	2311      	movs	r3, #17
 8011084:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011088:	e19b      	b.n	80113c2 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	68db      	ldr	r3, [r3, #12]
 801108e:	683a      	ldr	r2, [r7, #0]
 8011090:	429a      	cmp	r2, r3
 8011092:	d902      	bls.n	801109a <f_lseek+0x114>
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	68db      	ldr	r3, [r3, #12]
 8011098:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	683a      	ldr	r2, [r7, #0]
 801109e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80110a0:	683b      	ldr	r3, [r7, #0]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	f000 818d 	beq.w	80113c2 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80110a8:	683b      	ldr	r3, [r7, #0]
 80110aa:	3b01      	subs	r3, #1
 80110ac:	4619      	mov	r1, r3
 80110ae:	6878      	ldr	r0, [r7, #4]
 80110b0:	f7fe f99d 	bl	800f3ee <clmt_clust>
 80110b4:	4602      	mov	r2, r0
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80110ba:	68ba      	ldr	r2, [r7, #8]
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	69db      	ldr	r3, [r3, #28]
 80110c0:	4619      	mov	r1, r3
 80110c2:	4610      	mov	r0, r2
 80110c4:	f7fd fe90 	bl	800ede8 <clust2sect>
 80110c8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80110ca:	69bb      	ldr	r3, [r7, #24]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d104      	bne.n	80110da <f_lseek+0x154>
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	2202      	movs	r2, #2
 80110d4:	755a      	strb	r2, [r3, #21]
 80110d6:	2302      	movs	r3, #2
 80110d8:	e175      	b.n	80113c6 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80110da:	683b      	ldr	r3, [r7, #0]
 80110dc:	3b01      	subs	r3, #1
 80110de:	68ba      	ldr	r2, [r7, #8]
 80110e0:	8992      	ldrh	r2, [r2, #12]
 80110e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80110e6:	68ba      	ldr	r2, [r7, #8]
 80110e8:	8952      	ldrh	r2, [r2, #10]
 80110ea:	3a01      	subs	r2, #1
 80110ec:	4013      	ands	r3, r2
 80110ee:	69ba      	ldr	r2, [r7, #24]
 80110f0:	4413      	add	r3, r2
 80110f2:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	699b      	ldr	r3, [r3, #24]
 80110f8:	68ba      	ldr	r2, [r7, #8]
 80110fa:	8992      	ldrh	r2, [r2, #12]
 80110fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8011100:	fb02 f201 	mul.w	r2, r2, r1
 8011104:	1a9b      	subs	r3, r3, r2
 8011106:	2b00      	cmp	r3, #0
 8011108:	f000 815b 	beq.w	80113c2 <f_lseek+0x43c>
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	6a1b      	ldr	r3, [r3, #32]
 8011110:	69ba      	ldr	r2, [r7, #24]
 8011112:	429a      	cmp	r2, r3
 8011114:	f000 8155 	beq.w	80113c2 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	7d1b      	ldrb	r3, [r3, #20]
 801111c:	b25b      	sxtb	r3, r3
 801111e:	2b00      	cmp	r3, #0
 8011120:	da18      	bge.n	8011154 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011122:	68bb      	ldr	r3, [r7, #8]
 8011124:	7858      	ldrb	r0, [r3, #1]
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	6a1a      	ldr	r2, [r3, #32]
 8011130:	2301      	movs	r3, #1
 8011132:	f7fd facd 	bl	800e6d0 <disk_write>
 8011136:	4603      	mov	r3, r0
 8011138:	2b00      	cmp	r3, #0
 801113a:	d004      	beq.n	8011146 <f_lseek+0x1c0>
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	2201      	movs	r2, #1
 8011140:	755a      	strb	r2, [r3, #21]
 8011142:	2301      	movs	r3, #1
 8011144:	e13f      	b.n	80113c6 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	7d1b      	ldrb	r3, [r3, #20]
 801114a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801114e:	b2da      	uxtb	r2, r3
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011154:	68bb      	ldr	r3, [r7, #8]
 8011156:	7858      	ldrb	r0, [r3, #1]
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801115e:	2301      	movs	r3, #1
 8011160:	69ba      	ldr	r2, [r7, #24]
 8011162:	f7fd fa95 	bl	800e690 <disk_read>
 8011166:	4603      	mov	r3, r0
 8011168:	2b00      	cmp	r3, #0
 801116a:	d004      	beq.n	8011176 <f_lseek+0x1f0>
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	2201      	movs	r2, #1
 8011170:	755a      	strb	r2, [r3, #21]
 8011172:	2301      	movs	r3, #1
 8011174:	e127      	b.n	80113c6 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	69ba      	ldr	r2, [r7, #24]
 801117a:	621a      	str	r2, [r3, #32]
 801117c:	e121      	b.n	80113c2 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	68db      	ldr	r3, [r3, #12]
 8011182:	683a      	ldr	r2, [r7, #0]
 8011184:	429a      	cmp	r2, r3
 8011186:	d908      	bls.n	801119a <f_lseek+0x214>
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	7d1b      	ldrb	r3, [r3, #20]
 801118c:	f003 0302 	and.w	r3, r3, #2
 8011190:	2b00      	cmp	r3, #0
 8011192:	d102      	bne.n	801119a <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	68db      	ldr	r3, [r3, #12]
 8011198:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	699b      	ldr	r3, [r3, #24]
 801119e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80111a0:	2300      	movs	r3, #0
 80111a2:	637b      	str	r3, [r7, #52]	; 0x34
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80111a8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80111aa:	683b      	ldr	r3, [r7, #0]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	f000 80b5 	beq.w	801131c <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80111b2:	68bb      	ldr	r3, [r7, #8]
 80111b4:	895b      	ldrh	r3, [r3, #10]
 80111b6:	461a      	mov	r2, r3
 80111b8:	68bb      	ldr	r3, [r7, #8]
 80111ba:	899b      	ldrh	r3, [r3, #12]
 80111bc:	fb03 f302 	mul.w	r3, r3, r2
 80111c0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80111c2:	6a3b      	ldr	r3, [r7, #32]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d01b      	beq.n	8011200 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80111c8:	683b      	ldr	r3, [r7, #0]
 80111ca:	1e5a      	subs	r2, r3, #1
 80111cc:	69fb      	ldr	r3, [r7, #28]
 80111ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80111d2:	6a3b      	ldr	r3, [r7, #32]
 80111d4:	1e59      	subs	r1, r3, #1
 80111d6:	69fb      	ldr	r3, [r7, #28]
 80111d8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80111dc:	429a      	cmp	r2, r3
 80111de:	d30f      	bcc.n	8011200 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80111e0:	6a3b      	ldr	r3, [r7, #32]
 80111e2:	1e5a      	subs	r2, r3, #1
 80111e4:	69fb      	ldr	r3, [r7, #28]
 80111e6:	425b      	negs	r3, r3
 80111e8:	401a      	ands	r2, r3
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	699b      	ldr	r3, [r3, #24]
 80111f2:	683a      	ldr	r2, [r7, #0]
 80111f4:	1ad3      	subs	r3, r2, r3
 80111f6:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	69db      	ldr	r3, [r3, #28]
 80111fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80111fe:	e022      	b.n	8011246 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	689b      	ldr	r3, [r3, #8]
 8011204:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011208:	2b00      	cmp	r3, #0
 801120a:	d119      	bne.n	8011240 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	2100      	movs	r1, #0
 8011210:	4618      	mov	r0, r3
 8011212:	f7fe f854 	bl	800f2be <create_chain>
 8011216:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801121a:	2b01      	cmp	r3, #1
 801121c:	d104      	bne.n	8011228 <f_lseek+0x2a2>
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	2202      	movs	r2, #2
 8011222:	755a      	strb	r2, [r3, #21]
 8011224:	2302      	movs	r3, #2
 8011226:	e0ce      	b.n	80113c6 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801122a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801122e:	d104      	bne.n	801123a <f_lseek+0x2b4>
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	2201      	movs	r2, #1
 8011234:	755a      	strb	r2, [r3, #21]
 8011236:	2301      	movs	r3, #1
 8011238:	e0c5      	b.n	80113c6 <f_lseek+0x440>
					fp->obj.sclust = clst;
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801123e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011244:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011248:	2b00      	cmp	r3, #0
 801124a:	d067      	beq.n	801131c <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 801124c:	e03a      	b.n	80112c4 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 801124e:	683a      	ldr	r2, [r7, #0]
 8011250:	69fb      	ldr	r3, [r7, #28]
 8011252:	1ad3      	subs	r3, r2, r3
 8011254:	603b      	str	r3, [r7, #0]
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	699a      	ldr	r2, [r3, #24]
 801125a:	69fb      	ldr	r3, [r7, #28]
 801125c:	441a      	add	r2, r3
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	7d1b      	ldrb	r3, [r3, #20]
 8011266:	f003 0302 	and.w	r3, r3, #2
 801126a:	2b00      	cmp	r3, #0
 801126c:	d00b      	beq.n	8011286 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011272:	4618      	mov	r0, r3
 8011274:	f7fe f823 	bl	800f2be <create_chain>
 8011278:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801127a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801127c:	2b00      	cmp	r3, #0
 801127e:	d108      	bne.n	8011292 <f_lseek+0x30c>
							ofs = 0; break;
 8011280:	2300      	movs	r3, #0
 8011282:	603b      	str	r3, [r7, #0]
 8011284:	e022      	b.n	80112cc <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801128a:	4618      	mov	r0, r3
 801128c:	f7fd fdcb 	bl	800ee26 <get_fat>
 8011290:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011298:	d104      	bne.n	80112a4 <f_lseek+0x31e>
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	2201      	movs	r2, #1
 801129e:	755a      	strb	r2, [r3, #21]
 80112a0:	2301      	movs	r3, #1
 80112a2:	e090      	b.n	80113c6 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80112a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112a6:	2b01      	cmp	r3, #1
 80112a8:	d904      	bls.n	80112b4 <f_lseek+0x32e>
 80112aa:	68bb      	ldr	r3, [r7, #8]
 80112ac:	69db      	ldr	r3, [r3, #28]
 80112ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112b0:	429a      	cmp	r2, r3
 80112b2:	d304      	bcc.n	80112be <f_lseek+0x338>
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	2202      	movs	r2, #2
 80112b8:	755a      	strb	r2, [r3, #21]
 80112ba:	2302      	movs	r3, #2
 80112bc:	e083      	b.n	80113c6 <f_lseek+0x440>
					fp->clust = clst;
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112c2:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80112c4:	683a      	ldr	r2, [r7, #0]
 80112c6:	69fb      	ldr	r3, [r7, #28]
 80112c8:	429a      	cmp	r2, r3
 80112ca:	d8c0      	bhi.n	801124e <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	699a      	ldr	r2, [r3, #24]
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	441a      	add	r2, r3
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80112d8:	68bb      	ldr	r3, [r7, #8]
 80112da:	899b      	ldrh	r3, [r3, #12]
 80112dc:	461a      	mov	r2, r3
 80112de:	683b      	ldr	r3, [r7, #0]
 80112e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80112e4:	fb02 f201 	mul.w	r2, r2, r1
 80112e8:	1a9b      	subs	r3, r3, r2
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d016      	beq.n	801131c <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80112ee:	68bb      	ldr	r3, [r7, #8]
 80112f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80112f2:	4618      	mov	r0, r3
 80112f4:	f7fd fd78 	bl	800ede8 <clust2sect>
 80112f8:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80112fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d104      	bne.n	801130a <f_lseek+0x384>
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	2202      	movs	r2, #2
 8011304:	755a      	strb	r2, [r3, #21]
 8011306:	2302      	movs	r3, #2
 8011308:	e05d      	b.n	80113c6 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 801130a:	68bb      	ldr	r3, [r7, #8]
 801130c:	899b      	ldrh	r3, [r3, #12]
 801130e:	461a      	mov	r2, r3
 8011310:	683b      	ldr	r3, [r7, #0]
 8011312:	fbb3 f3f2 	udiv	r3, r3, r2
 8011316:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011318:	4413      	add	r3, r2
 801131a:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	699a      	ldr	r2, [r3, #24]
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	68db      	ldr	r3, [r3, #12]
 8011324:	429a      	cmp	r2, r3
 8011326:	d90a      	bls.n	801133e <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	699a      	ldr	r2, [r3, #24]
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	7d1b      	ldrb	r3, [r3, #20]
 8011334:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011338:	b2da      	uxtb	r2, r3
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	699b      	ldr	r3, [r3, #24]
 8011342:	68ba      	ldr	r2, [r7, #8]
 8011344:	8992      	ldrh	r2, [r2, #12]
 8011346:	fbb3 f1f2 	udiv	r1, r3, r2
 801134a:	fb02 f201 	mul.w	r2, r2, r1
 801134e:	1a9b      	subs	r3, r3, r2
 8011350:	2b00      	cmp	r3, #0
 8011352:	d036      	beq.n	80113c2 <f_lseek+0x43c>
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	6a1b      	ldr	r3, [r3, #32]
 8011358:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801135a:	429a      	cmp	r2, r3
 801135c:	d031      	beq.n	80113c2 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	7d1b      	ldrb	r3, [r3, #20]
 8011362:	b25b      	sxtb	r3, r3
 8011364:	2b00      	cmp	r3, #0
 8011366:	da18      	bge.n	801139a <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011368:	68bb      	ldr	r3, [r7, #8]
 801136a:	7858      	ldrb	r0, [r3, #1]
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	6a1a      	ldr	r2, [r3, #32]
 8011376:	2301      	movs	r3, #1
 8011378:	f7fd f9aa 	bl	800e6d0 <disk_write>
 801137c:	4603      	mov	r3, r0
 801137e:	2b00      	cmp	r3, #0
 8011380:	d004      	beq.n	801138c <f_lseek+0x406>
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	2201      	movs	r2, #1
 8011386:	755a      	strb	r2, [r3, #21]
 8011388:	2301      	movs	r3, #1
 801138a:	e01c      	b.n	80113c6 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	7d1b      	ldrb	r3, [r3, #20]
 8011390:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011394:	b2da      	uxtb	r2, r3
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801139a:	68bb      	ldr	r3, [r7, #8]
 801139c:	7858      	ldrb	r0, [r3, #1]
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80113a4:	2301      	movs	r3, #1
 80113a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80113a8:	f7fd f972 	bl	800e690 <disk_read>
 80113ac:	4603      	mov	r3, r0
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d004      	beq.n	80113bc <f_lseek+0x436>
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	2201      	movs	r2, #1
 80113b6:	755a      	strb	r2, [r3, #21]
 80113b8:	2301      	movs	r3, #1
 80113ba:	e004      	b.n	80113c6 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80113c0:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80113c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80113c6:	4618      	mov	r0, r3
 80113c8:	3740      	adds	r7, #64	; 0x40
 80113ca:	46bd      	mov	sp, r7
 80113cc:	bd80      	pop	{r7, pc}

080113ce <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 80113ce:	b580      	push	{r7, lr}
 80113d0:	b09e      	sub	sp, #120	; 0x78
 80113d2:	af00      	add	r7, sp, #0
 80113d4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 80113d6:	2300      	movs	r3, #0
 80113d8:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80113da:	f107 010c 	add.w	r1, r7, #12
 80113de:	1d3b      	adds	r3, r7, #4
 80113e0:	2202      	movs	r2, #2
 80113e2:	4618      	mov	r0, r3
 80113e4:	f7fe fd1c 	bl	800fe20 <find_volume>
 80113e8:	4603      	mov	r3, r0
 80113ea:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 80113f2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	f040 80a4 	bne.w	8011544 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 80113fc:	687a      	ldr	r2, [r7, #4]
 80113fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011402:	4611      	mov	r1, r2
 8011404:	4618      	mov	r0, r3
 8011406:	f7fe fbdb 	bl	800fbc0 <follow_path>
 801140a:	4603      	mov	r3, r0
 801140c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 8011410:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011414:	2b00      	cmp	r3, #0
 8011416:	d108      	bne.n	801142a <f_unlink+0x5c>
 8011418:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801141c:	f003 0320 	and.w	r3, r3, #32
 8011420:	2b00      	cmp	r3, #0
 8011422:	d002      	beq.n	801142a <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8011424:	2306      	movs	r3, #6
 8011426:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 801142a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801142e:	2b00      	cmp	r3, #0
 8011430:	d108      	bne.n	8011444 <f_unlink+0x76>
 8011432:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011436:	2102      	movs	r1, #2
 8011438:	4618      	mov	r0, r3
 801143a:	f7fd fa87 	bl	800e94c <chk_lock>
 801143e:	4603      	mov	r3, r0
 8011440:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8011444:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011448:	2b00      	cmp	r3, #0
 801144a:	d17b      	bne.n	8011544 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 801144c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011450:	b25b      	sxtb	r3, r3
 8011452:	2b00      	cmp	r3, #0
 8011454:	da03      	bge.n	801145e <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8011456:	2306      	movs	r3, #6
 8011458:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 801145c:	e008      	b.n	8011470 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 801145e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011462:	f003 0301 	and.w	r3, r3, #1
 8011466:	2b00      	cmp	r3, #0
 8011468:	d002      	beq.n	8011470 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 801146a:	2307      	movs	r3, #7
 801146c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8011470:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011474:	2b00      	cmp	r3, #0
 8011476:	d13d      	bne.n	80114f4 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801147c:	4611      	mov	r1, r2
 801147e:	4618      	mov	r0, r3
 8011480:	f7fe f993 	bl	800f7aa <ld_clust>
 8011484:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8011486:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801148a:	f003 0310 	and.w	r3, r3, #16
 801148e:	2b00      	cmp	r3, #0
 8011490:	d030      	beq.n	80114f4 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	699b      	ldr	r3, [r3, #24]
 8011496:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011498:	429a      	cmp	r2, r3
 801149a:	d103      	bne.n	80114a4 <f_unlink+0xd6>
						res = FR_DENIED;
 801149c:	2307      	movs	r3, #7
 801149e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80114a2:	e027      	b.n	80114f4 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 80114a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80114aa:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 80114ac:	f107 0310 	add.w	r3, r7, #16
 80114b0:	2100      	movs	r1, #0
 80114b2:	4618      	mov	r0, r3
 80114b4:	f7fd ffd3 	bl	800f45e <dir_sdi>
 80114b8:	4603      	mov	r3, r0
 80114ba:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 80114be:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d116      	bne.n	80114f4 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 80114c6:	f107 0310 	add.w	r3, r7, #16
 80114ca:	2100      	movs	r1, #0
 80114cc:	4618      	mov	r0, r3
 80114ce:	f7fe f9ab 	bl	800f828 <dir_read>
 80114d2:	4603      	mov	r3, r0
 80114d4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 80114d8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d102      	bne.n	80114e6 <f_unlink+0x118>
 80114e0:	2307      	movs	r3, #7
 80114e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 80114e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80114ea:	2b04      	cmp	r3, #4
 80114ec:	d102      	bne.n	80114f4 <f_unlink+0x126>
 80114ee:	2300      	movs	r3, #0
 80114f0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 80114f4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d123      	bne.n	8011544 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 80114fc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011500:	4618      	mov	r0, r3
 8011502:	f7fe fa75 	bl	800f9f0 <dir_remove>
 8011506:	4603      	mov	r3, r0
 8011508:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801150c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011510:	2b00      	cmp	r3, #0
 8011512:	d10c      	bne.n	801152e <f_unlink+0x160>
 8011514:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011516:	2b00      	cmp	r3, #0
 8011518:	d009      	beq.n	801152e <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 801151a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801151e:	2200      	movs	r2, #0
 8011520:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8011522:	4618      	mov	r0, r3
 8011524:	f7fd fe66 	bl	800f1f4 <remove_chain>
 8011528:	4603      	mov	r3, r0
 801152a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 801152e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011532:	2b00      	cmp	r3, #0
 8011534:	d106      	bne.n	8011544 <f_unlink+0x176>
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	4618      	mov	r0, r3
 801153a:	f7fd fbe5 	bl	800ed08 <sync_fs>
 801153e:	4603      	mov	r3, r0
 8011540:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011544:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8011548:	4618      	mov	r0, r3
 801154a:	3778      	adds	r7, #120	; 0x78
 801154c:	46bd      	mov	sp, r7
 801154e:	bd80      	pop	{r7, pc}

08011550 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011550:	b580      	push	{r7, lr}
 8011552:	b096      	sub	sp, #88	; 0x58
 8011554:	af00      	add	r7, sp, #0
 8011556:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011558:	f107 0108 	add.w	r1, r7, #8
 801155c:	1d3b      	adds	r3, r7, #4
 801155e:	2202      	movs	r2, #2
 8011560:	4618      	mov	r0, r3
 8011562:	f7fe fc5d 	bl	800fe20 <find_volume>
 8011566:	4603      	mov	r3, r0
 8011568:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 801156c:	68bb      	ldr	r3, [r7, #8]
 801156e:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8011570:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011574:	2b00      	cmp	r3, #0
 8011576:	f040 80ff 	bne.w	8011778 <f_mkdir+0x228>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801157a:	687a      	ldr	r2, [r7, #4]
 801157c:	f107 030c 	add.w	r3, r7, #12
 8011580:	4611      	mov	r1, r2
 8011582:	4618      	mov	r0, r3
 8011584:	f7fe fb1c 	bl	800fbc0 <follow_path>
 8011588:	4603      	mov	r3, r0
 801158a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 801158e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011592:	2b00      	cmp	r3, #0
 8011594:	d102      	bne.n	801159c <f_mkdir+0x4c>
 8011596:	2308      	movs	r3, #8
 8011598:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 801159c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80115a0:	2b04      	cmp	r3, #4
 80115a2:	d108      	bne.n	80115b6 <f_mkdir+0x66>
 80115a4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80115a8:	f003 0320 	and.w	r3, r3, #32
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d002      	beq.n	80115b6 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 80115b0:	2306      	movs	r3, #6
 80115b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80115b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80115ba:	2b04      	cmp	r3, #4
 80115bc:	f040 80dc 	bne.w	8011778 <f_mkdir+0x228>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80115c0:	f107 030c 	add.w	r3, r7, #12
 80115c4:	2100      	movs	r1, #0
 80115c6:	4618      	mov	r0, r3
 80115c8:	f7fd fe79 	bl	800f2be <create_chain>
 80115cc:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80115ce:	68bb      	ldr	r3, [r7, #8]
 80115d0:	895b      	ldrh	r3, [r3, #10]
 80115d2:	461a      	mov	r2, r3
 80115d4:	68bb      	ldr	r3, [r7, #8]
 80115d6:	899b      	ldrh	r3, [r3, #12]
 80115d8:	fb03 f302 	mul.w	r3, r3, r2
 80115dc:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 80115de:	2300      	movs	r3, #0
 80115e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80115e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d102      	bne.n	80115f0 <f_mkdir+0xa0>
 80115ea:	2307      	movs	r3, #7
 80115ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 80115f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80115f2:	2b01      	cmp	r3, #1
 80115f4:	d102      	bne.n	80115fc <f_mkdir+0xac>
 80115f6:	2302      	movs	r3, #2
 80115f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80115fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80115fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011602:	d102      	bne.n	801160a <f_mkdir+0xba>
 8011604:	2301      	movs	r3, #1
 8011606:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801160a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801160e:	2b00      	cmp	r3, #0
 8011610:	d106      	bne.n	8011620 <f_mkdir+0xd0>
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	4618      	mov	r0, r3
 8011616:	f7fd fb05 	bl	800ec24 <sync_window>
 801161a:	4603      	mov	r3, r0
 801161c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8011620:	f7fc fda6 	bl	800e170 <get_fattime>
 8011624:	6438      	str	r0, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8011626:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801162a:	2b00      	cmp	r3, #0
 801162c:	d16c      	bne.n	8011708 <f_mkdir+0x1b8>
				dsc = clust2sect(fs, dcl);
 801162e:	68bb      	ldr	r3, [r7, #8]
 8011630:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011632:	4618      	mov	r0, r3
 8011634:	f7fd fbd8 	bl	800ede8 <clust2sect>
 8011638:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 801163a:	68bb      	ldr	r3, [r7, #8]
 801163c:	3338      	adds	r3, #56	; 0x38
 801163e:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8011640:	68bb      	ldr	r3, [r7, #8]
 8011642:	899b      	ldrh	r3, [r3, #12]
 8011644:	461a      	mov	r2, r3
 8011646:	2100      	movs	r1, #0
 8011648:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801164a:	f7fd f922 	bl	800e892 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 801164e:	220b      	movs	r2, #11
 8011650:	2120      	movs	r1, #32
 8011652:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011654:	f7fd f91d 	bl	800e892 <mem_set>
					dir[DIR_Name] = '.';
 8011658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801165a:	222e      	movs	r2, #46	; 0x2e
 801165c:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 801165e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011660:	330b      	adds	r3, #11
 8011662:	2210      	movs	r2, #16
 8011664:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8011666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011668:	3316      	adds	r3, #22
 801166a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801166c:	4618      	mov	r0, r3
 801166e:	f7fd f8c3 	bl	800e7f8 <st_dword>
					st_clust(fs, dir, dcl);
 8011672:	68bb      	ldr	r3, [r7, #8]
 8011674:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011676:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011678:	4618      	mov	r0, r3
 801167a:	f7fe f8b5 	bl	800f7e8 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 801167e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011680:	3320      	adds	r3, #32
 8011682:	2220      	movs	r2, #32
 8011684:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011686:	4618      	mov	r0, r3
 8011688:	f7fd f8e2 	bl	800e850 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801168c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801168e:	3321      	adds	r3, #33	; 0x21
 8011690:	222e      	movs	r2, #46	; 0x2e
 8011692:	701a      	strb	r2, [r3, #0]
 8011694:	697b      	ldr	r3, [r7, #20]
 8011696:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8011698:	68bb      	ldr	r3, [r7, #8]
 801169a:	781b      	ldrb	r3, [r3, #0]
 801169c:	2b03      	cmp	r3, #3
 801169e:	d106      	bne.n	80116ae <f_mkdir+0x15e>
 80116a0:	68bb      	ldr	r3, [r7, #8]
 80116a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80116a6:	429a      	cmp	r2, r3
 80116a8:	d101      	bne.n	80116ae <f_mkdir+0x15e>
 80116aa:	2300      	movs	r3, #0
 80116ac:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80116ae:	68b8      	ldr	r0, [r7, #8]
 80116b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80116b2:	3320      	adds	r3, #32
 80116b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80116b6:	4619      	mov	r1, r3
 80116b8:	f7fe f896 	bl	800f7e8 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80116bc:	68bb      	ldr	r3, [r7, #8]
 80116be:	895b      	ldrh	r3, [r3, #10]
 80116c0:	653b      	str	r3, [r7, #80]	; 0x50
 80116c2:	e01c      	b.n	80116fe <f_mkdir+0x1ae>
					fs->winsect = dsc++;
 80116c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80116c6:	1c5a      	adds	r2, r3, #1
 80116c8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80116ca:	68ba      	ldr	r2, [r7, #8]
 80116cc:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 80116ce:	68bb      	ldr	r3, [r7, #8]
 80116d0:	2201      	movs	r2, #1
 80116d2:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80116d4:	68bb      	ldr	r3, [r7, #8]
 80116d6:	4618      	mov	r0, r3
 80116d8:	f7fd faa4 	bl	800ec24 <sync_window>
 80116dc:	4603      	mov	r3, r0
 80116de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 80116e2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d10d      	bne.n	8011706 <f_mkdir+0x1b6>
					mem_set(dir, 0, SS(fs));
 80116ea:	68bb      	ldr	r3, [r7, #8]
 80116ec:	899b      	ldrh	r3, [r3, #12]
 80116ee:	461a      	mov	r2, r3
 80116f0:	2100      	movs	r1, #0
 80116f2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80116f4:	f7fd f8cd 	bl	800e892 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80116f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80116fa:	3b01      	subs	r3, #1
 80116fc:	653b      	str	r3, [r7, #80]	; 0x50
 80116fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011700:	2b00      	cmp	r3, #0
 8011702:	d1df      	bne.n	80116c4 <f_mkdir+0x174>
 8011704:	e000      	b.n	8011708 <f_mkdir+0x1b8>
					if (res != FR_OK) break;
 8011706:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8011708:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801170c:	2b00      	cmp	r3, #0
 801170e:	d107      	bne.n	8011720 <f_mkdir+0x1d0>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8011710:	f107 030c 	add.w	r3, r7, #12
 8011714:	4618      	mov	r0, r3
 8011716:	f7fe f939 	bl	800f98c <dir_register>
 801171a:	4603      	mov	r3, r0
 801171c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8011720:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011724:	2b00      	cmp	r3, #0
 8011726:	d120      	bne.n	801176a <f_mkdir+0x21a>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8011728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801172a:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801172c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801172e:	3316      	adds	r3, #22
 8011730:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011732:	4618      	mov	r0, r3
 8011734:	f7fd f860 	bl	800e7f8 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8011738:	68bb      	ldr	r3, [r7, #8]
 801173a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801173c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801173e:	4618      	mov	r0, r3
 8011740:	f7fe f852 	bl	800f7e8 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8011744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011746:	330b      	adds	r3, #11
 8011748:	2210      	movs	r2, #16
 801174a:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801174c:	68bb      	ldr	r3, [r7, #8]
 801174e:	2201      	movs	r2, #1
 8011750:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8011752:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011756:	2b00      	cmp	r3, #0
 8011758:	d10e      	bne.n	8011778 <f_mkdir+0x228>
					res = sync_fs(fs);
 801175a:	68bb      	ldr	r3, [r7, #8]
 801175c:	4618      	mov	r0, r3
 801175e:	f7fd fad3 	bl	800ed08 <sync_fs>
 8011762:	4603      	mov	r3, r0
 8011764:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8011768:	e006      	b.n	8011778 <f_mkdir+0x228>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 801176a:	f107 030c 	add.w	r3, r7, #12
 801176e:	2200      	movs	r2, #0
 8011770:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011772:	4618      	mov	r0, r3
 8011774:	f7fd fd3e 	bl	800f1f4 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011778:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801177c:	4618      	mov	r0, r3
 801177e:	3758      	adds	r7, #88	; 0x58
 8011780:	46bd      	mov	sp, r7
 8011782:	bd80      	pop	{r7, pc}

08011784 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8011784:	b580      	push	{r7, lr}
 8011786:	b088      	sub	sp, #32
 8011788:	af00      	add	r7, sp, #0
 801178a:	60f8      	str	r0, [r7, #12]
 801178c:	60b9      	str	r1, [r7, #8]
 801178e:	607a      	str	r2, [r7, #4]
	int n = 0;
 8011790:	2300      	movs	r3, #0
 8011792:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8011798:	e01b      	b.n	80117d2 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 801179a:	f107 0310 	add.w	r3, r7, #16
 801179e:	f107 0114 	add.w	r1, r7, #20
 80117a2:	2201      	movs	r2, #1
 80117a4:	6878      	ldr	r0, [r7, #4]
 80117a6:	f7ff f809 	bl	80107bc <f_read>
		if (rc != 1) break;
 80117aa:	693b      	ldr	r3, [r7, #16]
 80117ac:	2b01      	cmp	r3, #1
 80117ae:	d116      	bne.n	80117de <f_gets+0x5a>
		c = s[0];
 80117b0:	7d3b      	ldrb	r3, [r7, #20]
 80117b2:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 80117b4:	7dfb      	ldrb	r3, [r7, #23]
 80117b6:	2b0d      	cmp	r3, #13
 80117b8:	d100      	bne.n	80117bc <f_gets+0x38>
 80117ba:	e00a      	b.n	80117d2 <f_gets+0x4e>
		*p++ = c;
 80117bc:	69bb      	ldr	r3, [r7, #24]
 80117be:	1c5a      	adds	r2, r3, #1
 80117c0:	61ba      	str	r2, [r7, #24]
 80117c2:	7dfa      	ldrb	r2, [r7, #23]
 80117c4:	701a      	strb	r2, [r3, #0]
		n++;
 80117c6:	69fb      	ldr	r3, [r7, #28]
 80117c8:	3301      	adds	r3, #1
 80117ca:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80117cc:	7dfb      	ldrb	r3, [r7, #23]
 80117ce:	2b0a      	cmp	r3, #10
 80117d0:	d007      	beq.n	80117e2 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80117d2:	68bb      	ldr	r3, [r7, #8]
 80117d4:	3b01      	subs	r3, #1
 80117d6:	69fa      	ldr	r2, [r7, #28]
 80117d8:	429a      	cmp	r2, r3
 80117da:	dbde      	blt.n	801179a <f_gets+0x16>
 80117dc:	e002      	b.n	80117e4 <f_gets+0x60>
		if (rc != 1) break;
 80117de:	bf00      	nop
 80117e0:	e000      	b.n	80117e4 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 80117e2:	bf00      	nop
	}
	*p = 0;
 80117e4:	69bb      	ldr	r3, [r7, #24]
 80117e6:	2200      	movs	r2, #0
 80117e8:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80117ea:	69fb      	ldr	r3, [r7, #28]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d001      	beq.n	80117f4 <f_gets+0x70>
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	e000      	b.n	80117f6 <f_gets+0x72>
 80117f4:	2300      	movs	r3, #0
}
 80117f6:	4618      	mov	r0, r3
 80117f8:	3720      	adds	r7, #32
 80117fa:	46bd      	mov	sp, r7
 80117fc:	bd80      	pop	{r7, pc}
	...

08011800 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011800:	b480      	push	{r7}
 8011802:	b087      	sub	sp, #28
 8011804:	af00      	add	r7, sp, #0
 8011806:	60f8      	str	r0, [r7, #12]
 8011808:	60b9      	str	r1, [r7, #8]
 801180a:	4613      	mov	r3, r2
 801180c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801180e:	2301      	movs	r3, #1
 8011810:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011812:	2300      	movs	r3, #0
 8011814:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011816:	4b1f      	ldr	r3, [pc, #124]	; (8011894 <FATFS_LinkDriverEx+0x94>)
 8011818:	7a5b      	ldrb	r3, [r3, #9]
 801181a:	b2db      	uxtb	r3, r3
 801181c:	2b00      	cmp	r3, #0
 801181e:	d131      	bne.n	8011884 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011820:	4b1c      	ldr	r3, [pc, #112]	; (8011894 <FATFS_LinkDriverEx+0x94>)
 8011822:	7a5b      	ldrb	r3, [r3, #9]
 8011824:	b2db      	uxtb	r3, r3
 8011826:	461a      	mov	r2, r3
 8011828:	4b1a      	ldr	r3, [pc, #104]	; (8011894 <FATFS_LinkDriverEx+0x94>)
 801182a:	2100      	movs	r1, #0
 801182c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801182e:	4b19      	ldr	r3, [pc, #100]	; (8011894 <FATFS_LinkDriverEx+0x94>)
 8011830:	7a5b      	ldrb	r3, [r3, #9]
 8011832:	b2db      	uxtb	r3, r3
 8011834:	4a17      	ldr	r2, [pc, #92]	; (8011894 <FATFS_LinkDriverEx+0x94>)
 8011836:	009b      	lsls	r3, r3, #2
 8011838:	4413      	add	r3, r2
 801183a:	68fa      	ldr	r2, [r7, #12]
 801183c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801183e:	4b15      	ldr	r3, [pc, #84]	; (8011894 <FATFS_LinkDriverEx+0x94>)
 8011840:	7a5b      	ldrb	r3, [r3, #9]
 8011842:	b2db      	uxtb	r3, r3
 8011844:	461a      	mov	r2, r3
 8011846:	4b13      	ldr	r3, [pc, #76]	; (8011894 <FATFS_LinkDriverEx+0x94>)
 8011848:	4413      	add	r3, r2
 801184a:	79fa      	ldrb	r2, [r7, #7]
 801184c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801184e:	4b11      	ldr	r3, [pc, #68]	; (8011894 <FATFS_LinkDriverEx+0x94>)
 8011850:	7a5b      	ldrb	r3, [r3, #9]
 8011852:	b2db      	uxtb	r3, r3
 8011854:	1c5a      	adds	r2, r3, #1
 8011856:	b2d1      	uxtb	r1, r2
 8011858:	4a0e      	ldr	r2, [pc, #56]	; (8011894 <FATFS_LinkDriverEx+0x94>)
 801185a:	7251      	strb	r1, [r2, #9]
 801185c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801185e:	7dbb      	ldrb	r3, [r7, #22]
 8011860:	3330      	adds	r3, #48	; 0x30
 8011862:	b2da      	uxtb	r2, r3
 8011864:	68bb      	ldr	r3, [r7, #8]
 8011866:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011868:	68bb      	ldr	r3, [r7, #8]
 801186a:	3301      	adds	r3, #1
 801186c:	223a      	movs	r2, #58	; 0x3a
 801186e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011870:	68bb      	ldr	r3, [r7, #8]
 8011872:	3302      	adds	r3, #2
 8011874:	222f      	movs	r2, #47	; 0x2f
 8011876:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011878:	68bb      	ldr	r3, [r7, #8]
 801187a:	3303      	adds	r3, #3
 801187c:	2200      	movs	r2, #0
 801187e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011880:	2300      	movs	r3, #0
 8011882:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011884:	7dfb      	ldrb	r3, [r7, #23]
}
 8011886:	4618      	mov	r0, r3
 8011888:	371c      	adds	r7, #28
 801188a:	46bd      	mov	sp, r7
 801188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011890:	4770      	bx	lr
 8011892:	bf00      	nop
 8011894:	20036a80 	.word	0x20036a80

08011898 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011898:	b580      	push	{r7, lr}
 801189a:	b082      	sub	sp, #8
 801189c:	af00      	add	r7, sp, #0
 801189e:	6078      	str	r0, [r7, #4]
 80118a0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80118a2:	2200      	movs	r2, #0
 80118a4:	6839      	ldr	r1, [r7, #0]
 80118a6:	6878      	ldr	r0, [r7, #4]
 80118a8:	f7ff ffaa 	bl	8011800 <FATFS_LinkDriverEx>
 80118ac:	4603      	mov	r3, r0
}
 80118ae:	4618      	mov	r0, r3
 80118b0:	3708      	adds	r7, #8
 80118b2:	46bd      	mov	sp, r7
 80118b4:	bd80      	pop	{r7, pc}

080118b6 <__cxa_guard_acquire>:
 80118b6:	6803      	ldr	r3, [r0, #0]
 80118b8:	07db      	lsls	r3, r3, #31
 80118ba:	d406      	bmi.n	80118ca <__cxa_guard_acquire+0x14>
 80118bc:	7843      	ldrb	r3, [r0, #1]
 80118be:	b103      	cbz	r3, 80118c2 <__cxa_guard_acquire+0xc>
 80118c0:	deff      	udf	#255	; 0xff
 80118c2:	2301      	movs	r3, #1
 80118c4:	7043      	strb	r3, [r0, #1]
 80118c6:	4618      	mov	r0, r3
 80118c8:	4770      	bx	lr
 80118ca:	2000      	movs	r0, #0
 80118cc:	4770      	bx	lr

080118ce <__cxa_guard_release>:
 80118ce:	2301      	movs	r3, #1
 80118d0:	6003      	str	r3, [r0, #0]
 80118d2:	4770      	bx	lr
 80118d4:	0000      	movs	r0, r0
	...

080118d8 <cos>:
 80118d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118da:	ec51 0b10 	vmov	r0, r1, d0
 80118de:	4a1e      	ldr	r2, [pc, #120]	; (8011958 <cos+0x80>)
 80118e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80118e4:	4293      	cmp	r3, r2
 80118e6:	dc06      	bgt.n	80118f6 <cos+0x1e>
 80118e8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8011950 <cos+0x78>
 80118ec:	f000 fb80 	bl	8011ff0 <__kernel_cos>
 80118f0:	ec51 0b10 	vmov	r0, r1, d0
 80118f4:	e007      	b.n	8011906 <cos+0x2e>
 80118f6:	4a19      	ldr	r2, [pc, #100]	; (801195c <cos+0x84>)
 80118f8:	4293      	cmp	r3, r2
 80118fa:	dd09      	ble.n	8011910 <cos+0x38>
 80118fc:	ee10 2a10 	vmov	r2, s0
 8011900:	460b      	mov	r3, r1
 8011902:	f7ee fcd9 	bl	80002b8 <__aeabi_dsub>
 8011906:	ec41 0b10 	vmov	d0, r0, r1
 801190a:	b005      	add	sp, #20
 801190c:	f85d fb04 	ldr.w	pc, [sp], #4
 8011910:	4668      	mov	r0, sp
 8011912:	f000 f8c9 	bl	8011aa8 <__ieee754_rem_pio2>
 8011916:	f000 0003 	and.w	r0, r0, #3
 801191a:	2801      	cmp	r0, #1
 801191c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011920:	ed9d 0b00 	vldr	d0, [sp]
 8011924:	d007      	beq.n	8011936 <cos+0x5e>
 8011926:	2802      	cmp	r0, #2
 8011928:	d00e      	beq.n	8011948 <cos+0x70>
 801192a:	2800      	cmp	r0, #0
 801192c:	d0de      	beq.n	80118ec <cos+0x14>
 801192e:	2001      	movs	r0, #1
 8011930:	f000 ff66 	bl	8012800 <__kernel_sin>
 8011934:	e7dc      	b.n	80118f0 <cos+0x18>
 8011936:	f000 ff63 	bl	8012800 <__kernel_sin>
 801193a:	ec53 2b10 	vmov	r2, r3, d0
 801193e:	ee10 0a10 	vmov	r0, s0
 8011942:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011946:	e7de      	b.n	8011906 <cos+0x2e>
 8011948:	f000 fb52 	bl	8011ff0 <__kernel_cos>
 801194c:	e7f5      	b.n	801193a <cos+0x62>
 801194e:	bf00      	nop
	...
 8011958:	3fe921fb 	.word	0x3fe921fb
 801195c:	7fefffff 	.word	0x7fefffff

08011960 <sin>:
 8011960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011962:	ec51 0b10 	vmov	r0, r1, d0
 8011966:	4a20      	ldr	r2, [pc, #128]	; (80119e8 <sin+0x88>)
 8011968:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801196c:	4293      	cmp	r3, r2
 801196e:	dc07      	bgt.n	8011980 <sin+0x20>
 8011970:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80119e0 <sin+0x80>
 8011974:	2000      	movs	r0, #0
 8011976:	f000 ff43 	bl	8012800 <__kernel_sin>
 801197a:	ec51 0b10 	vmov	r0, r1, d0
 801197e:	e007      	b.n	8011990 <sin+0x30>
 8011980:	4a1a      	ldr	r2, [pc, #104]	; (80119ec <sin+0x8c>)
 8011982:	4293      	cmp	r3, r2
 8011984:	dd09      	ble.n	801199a <sin+0x3a>
 8011986:	ee10 2a10 	vmov	r2, s0
 801198a:	460b      	mov	r3, r1
 801198c:	f7ee fc94 	bl	80002b8 <__aeabi_dsub>
 8011990:	ec41 0b10 	vmov	d0, r0, r1
 8011994:	b005      	add	sp, #20
 8011996:	f85d fb04 	ldr.w	pc, [sp], #4
 801199a:	4668      	mov	r0, sp
 801199c:	f000 f884 	bl	8011aa8 <__ieee754_rem_pio2>
 80119a0:	f000 0003 	and.w	r0, r0, #3
 80119a4:	2801      	cmp	r0, #1
 80119a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80119aa:	ed9d 0b00 	vldr	d0, [sp]
 80119ae:	d004      	beq.n	80119ba <sin+0x5a>
 80119b0:	2802      	cmp	r0, #2
 80119b2:	d005      	beq.n	80119c0 <sin+0x60>
 80119b4:	b970      	cbnz	r0, 80119d4 <sin+0x74>
 80119b6:	2001      	movs	r0, #1
 80119b8:	e7dd      	b.n	8011976 <sin+0x16>
 80119ba:	f000 fb19 	bl	8011ff0 <__kernel_cos>
 80119be:	e7dc      	b.n	801197a <sin+0x1a>
 80119c0:	2001      	movs	r0, #1
 80119c2:	f000 ff1d 	bl	8012800 <__kernel_sin>
 80119c6:	ec53 2b10 	vmov	r2, r3, d0
 80119ca:	ee10 0a10 	vmov	r0, s0
 80119ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80119d2:	e7dd      	b.n	8011990 <sin+0x30>
 80119d4:	f000 fb0c 	bl	8011ff0 <__kernel_cos>
 80119d8:	e7f5      	b.n	80119c6 <sin+0x66>
 80119da:	bf00      	nop
 80119dc:	f3af 8000 	nop.w
	...
 80119e8:	3fe921fb 	.word	0x3fe921fb
 80119ec:	7fefffff 	.word	0x7fefffff

080119f0 <sqrt>:
 80119f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80119f4:	ed2d 8b02 	vpush	{d8}
 80119f8:	b08b      	sub	sp, #44	; 0x2c
 80119fa:	ec55 4b10 	vmov	r4, r5, d0
 80119fe:	f000 fa45 	bl	8011e8c <__ieee754_sqrt>
 8011a02:	4b26      	ldr	r3, [pc, #152]	; (8011a9c <sqrt+0xac>)
 8011a04:	eeb0 8a40 	vmov.f32	s16, s0
 8011a08:	eef0 8a60 	vmov.f32	s17, s1
 8011a0c:	f993 6000 	ldrsb.w	r6, [r3]
 8011a10:	1c73      	adds	r3, r6, #1
 8011a12:	d02a      	beq.n	8011a6a <sqrt+0x7a>
 8011a14:	4622      	mov	r2, r4
 8011a16:	462b      	mov	r3, r5
 8011a18:	4620      	mov	r0, r4
 8011a1a:	4629      	mov	r1, r5
 8011a1c:	f7ef f89e 	bl	8000b5c <__aeabi_dcmpun>
 8011a20:	4607      	mov	r7, r0
 8011a22:	bb10      	cbnz	r0, 8011a6a <sqrt+0x7a>
 8011a24:	f04f 0800 	mov.w	r8, #0
 8011a28:	f04f 0900 	mov.w	r9, #0
 8011a2c:	4642      	mov	r2, r8
 8011a2e:	464b      	mov	r3, r9
 8011a30:	4620      	mov	r0, r4
 8011a32:	4629      	mov	r1, r5
 8011a34:	f7ef f86a 	bl	8000b0c <__aeabi_dcmplt>
 8011a38:	b1b8      	cbz	r0, 8011a6a <sqrt+0x7a>
 8011a3a:	2301      	movs	r3, #1
 8011a3c:	9300      	str	r3, [sp, #0]
 8011a3e:	4b18      	ldr	r3, [pc, #96]	; (8011aa0 <sqrt+0xb0>)
 8011a40:	9301      	str	r3, [sp, #4]
 8011a42:	9708      	str	r7, [sp, #32]
 8011a44:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011a48:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011a4c:	b9b6      	cbnz	r6, 8011a7c <sqrt+0x8c>
 8011a4e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8011a52:	4668      	mov	r0, sp
 8011a54:	f001 f81c 	bl	8012a90 <matherr>
 8011a58:	b1d0      	cbz	r0, 8011a90 <sqrt+0xa0>
 8011a5a:	9b08      	ldr	r3, [sp, #32]
 8011a5c:	b11b      	cbz	r3, 8011a66 <sqrt+0x76>
 8011a5e:	f001 f8a1 	bl	8012ba4 <__errno>
 8011a62:	9b08      	ldr	r3, [sp, #32]
 8011a64:	6003      	str	r3, [r0, #0]
 8011a66:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011a6a:	eeb0 0a48 	vmov.f32	s0, s16
 8011a6e:	eef0 0a68 	vmov.f32	s1, s17
 8011a72:	b00b      	add	sp, #44	; 0x2c
 8011a74:	ecbd 8b02 	vpop	{d8}
 8011a78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a7c:	4642      	mov	r2, r8
 8011a7e:	464b      	mov	r3, r9
 8011a80:	4640      	mov	r0, r8
 8011a82:	4649      	mov	r1, r9
 8011a84:	f7ee fefa 	bl	800087c <__aeabi_ddiv>
 8011a88:	2e02      	cmp	r6, #2
 8011a8a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011a8e:	d1e0      	bne.n	8011a52 <sqrt+0x62>
 8011a90:	f001 f888 	bl	8012ba4 <__errno>
 8011a94:	2321      	movs	r3, #33	; 0x21
 8011a96:	6003      	str	r3, [r0, #0]
 8011a98:	e7df      	b.n	8011a5a <sqrt+0x6a>
 8011a9a:	bf00      	nop
 8011a9c:	2000000a 	.word	0x2000000a
 8011aa0:	08017d54 	.word	0x08017d54
 8011aa4:	00000000 	.word	0x00000000

08011aa8 <__ieee754_rem_pio2>:
 8011aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011aac:	ec57 6b10 	vmov	r6, r7, d0
 8011ab0:	4bc3      	ldr	r3, [pc, #780]	; (8011dc0 <__ieee754_rem_pio2+0x318>)
 8011ab2:	b08d      	sub	sp, #52	; 0x34
 8011ab4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8011ab8:	4598      	cmp	r8, r3
 8011aba:	4604      	mov	r4, r0
 8011abc:	9704      	str	r7, [sp, #16]
 8011abe:	dc07      	bgt.n	8011ad0 <__ieee754_rem_pio2+0x28>
 8011ac0:	2200      	movs	r2, #0
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	ed84 0b00 	vstr	d0, [r4]
 8011ac8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011acc:	2500      	movs	r5, #0
 8011ace:	e027      	b.n	8011b20 <__ieee754_rem_pio2+0x78>
 8011ad0:	4bbc      	ldr	r3, [pc, #752]	; (8011dc4 <__ieee754_rem_pio2+0x31c>)
 8011ad2:	4598      	cmp	r8, r3
 8011ad4:	dc75      	bgt.n	8011bc2 <__ieee754_rem_pio2+0x11a>
 8011ad6:	9b04      	ldr	r3, [sp, #16]
 8011ad8:	4dbb      	ldr	r5, [pc, #748]	; (8011dc8 <__ieee754_rem_pio2+0x320>)
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	ee10 0a10 	vmov	r0, s0
 8011ae0:	a3a9      	add	r3, pc, #676	; (adr r3, 8011d88 <__ieee754_rem_pio2+0x2e0>)
 8011ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ae6:	4639      	mov	r1, r7
 8011ae8:	dd36      	ble.n	8011b58 <__ieee754_rem_pio2+0xb0>
 8011aea:	f7ee fbe5 	bl	80002b8 <__aeabi_dsub>
 8011aee:	45a8      	cmp	r8, r5
 8011af0:	4606      	mov	r6, r0
 8011af2:	460f      	mov	r7, r1
 8011af4:	d018      	beq.n	8011b28 <__ieee754_rem_pio2+0x80>
 8011af6:	a3a6      	add	r3, pc, #664	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e8>)
 8011af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011afc:	f7ee fbdc 	bl	80002b8 <__aeabi_dsub>
 8011b00:	4602      	mov	r2, r0
 8011b02:	460b      	mov	r3, r1
 8011b04:	e9c4 2300 	strd	r2, r3, [r4]
 8011b08:	4630      	mov	r0, r6
 8011b0a:	4639      	mov	r1, r7
 8011b0c:	f7ee fbd4 	bl	80002b8 <__aeabi_dsub>
 8011b10:	a39f      	add	r3, pc, #636	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e8>)
 8011b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b16:	f7ee fbcf 	bl	80002b8 <__aeabi_dsub>
 8011b1a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011b1e:	2501      	movs	r5, #1
 8011b20:	4628      	mov	r0, r5
 8011b22:	b00d      	add	sp, #52	; 0x34
 8011b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b28:	a39b      	add	r3, pc, #620	; (adr r3, 8011d98 <__ieee754_rem_pio2+0x2f0>)
 8011b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b2e:	f7ee fbc3 	bl	80002b8 <__aeabi_dsub>
 8011b32:	a39b      	add	r3, pc, #620	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f8>)
 8011b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b38:	4606      	mov	r6, r0
 8011b3a:	460f      	mov	r7, r1
 8011b3c:	f7ee fbbc 	bl	80002b8 <__aeabi_dsub>
 8011b40:	4602      	mov	r2, r0
 8011b42:	460b      	mov	r3, r1
 8011b44:	e9c4 2300 	strd	r2, r3, [r4]
 8011b48:	4630      	mov	r0, r6
 8011b4a:	4639      	mov	r1, r7
 8011b4c:	f7ee fbb4 	bl	80002b8 <__aeabi_dsub>
 8011b50:	a393      	add	r3, pc, #588	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f8>)
 8011b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b56:	e7de      	b.n	8011b16 <__ieee754_rem_pio2+0x6e>
 8011b58:	f7ee fbb0 	bl	80002bc <__adddf3>
 8011b5c:	45a8      	cmp	r8, r5
 8011b5e:	4606      	mov	r6, r0
 8011b60:	460f      	mov	r7, r1
 8011b62:	d016      	beq.n	8011b92 <__ieee754_rem_pio2+0xea>
 8011b64:	a38a      	add	r3, pc, #552	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e8>)
 8011b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b6a:	f7ee fba7 	bl	80002bc <__adddf3>
 8011b6e:	4602      	mov	r2, r0
 8011b70:	460b      	mov	r3, r1
 8011b72:	e9c4 2300 	strd	r2, r3, [r4]
 8011b76:	4630      	mov	r0, r6
 8011b78:	4639      	mov	r1, r7
 8011b7a:	f7ee fb9d 	bl	80002b8 <__aeabi_dsub>
 8011b7e:	a384      	add	r3, pc, #528	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e8>)
 8011b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b84:	f7ee fb9a 	bl	80002bc <__adddf3>
 8011b88:	f04f 35ff 	mov.w	r5, #4294967295
 8011b8c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011b90:	e7c6      	b.n	8011b20 <__ieee754_rem_pio2+0x78>
 8011b92:	a381      	add	r3, pc, #516	; (adr r3, 8011d98 <__ieee754_rem_pio2+0x2f0>)
 8011b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b98:	f7ee fb90 	bl	80002bc <__adddf3>
 8011b9c:	a380      	add	r3, pc, #512	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f8>)
 8011b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ba2:	4606      	mov	r6, r0
 8011ba4:	460f      	mov	r7, r1
 8011ba6:	f7ee fb89 	bl	80002bc <__adddf3>
 8011baa:	4602      	mov	r2, r0
 8011bac:	460b      	mov	r3, r1
 8011bae:	e9c4 2300 	strd	r2, r3, [r4]
 8011bb2:	4630      	mov	r0, r6
 8011bb4:	4639      	mov	r1, r7
 8011bb6:	f7ee fb7f 	bl	80002b8 <__aeabi_dsub>
 8011bba:	a379      	add	r3, pc, #484	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f8>)
 8011bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bc0:	e7e0      	b.n	8011b84 <__ieee754_rem_pio2+0xdc>
 8011bc2:	4b82      	ldr	r3, [pc, #520]	; (8011dcc <__ieee754_rem_pio2+0x324>)
 8011bc4:	4598      	cmp	r8, r3
 8011bc6:	f300 80d0 	bgt.w	8011d6a <__ieee754_rem_pio2+0x2c2>
 8011bca:	f000 fed3 	bl	8012974 <fabs>
 8011bce:	ec57 6b10 	vmov	r6, r7, d0
 8011bd2:	ee10 0a10 	vmov	r0, s0
 8011bd6:	a374      	add	r3, pc, #464	; (adr r3, 8011da8 <__ieee754_rem_pio2+0x300>)
 8011bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bdc:	4639      	mov	r1, r7
 8011bde:	f7ee fd23 	bl	8000628 <__aeabi_dmul>
 8011be2:	2200      	movs	r2, #0
 8011be4:	4b7a      	ldr	r3, [pc, #488]	; (8011dd0 <__ieee754_rem_pio2+0x328>)
 8011be6:	f7ee fb69 	bl	80002bc <__adddf3>
 8011bea:	f7ee ffcd 	bl	8000b88 <__aeabi_d2iz>
 8011bee:	4605      	mov	r5, r0
 8011bf0:	f7ee fcb0 	bl	8000554 <__aeabi_i2d>
 8011bf4:	a364      	add	r3, pc, #400	; (adr r3, 8011d88 <__ieee754_rem_pio2+0x2e0>)
 8011bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011bfe:	f7ee fd13 	bl	8000628 <__aeabi_dmul>
 8011c02:	4602      	mov	r2, r0
 8011c04:	460b      	mov	r3, r1
 8011c06:	4630      	mov	r0, r6
 8011c08:	4639      	mov	r1, r7
 8011c0a:	f7ee fb55 	bl	80002b8 <__aeabi_dsub>
 8011c0e:	a360      	add	r3, pc, #384	; (adr r3, 8011d90 <__ieee754_rem_pio2+0x2e8>)
 8011c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c14:	4682      	mov	sl, r0
 8011c16:	468b      	mov	fp, r1
 8011c18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c1c:	f7ee fd04 	bl	8000628 <__aeabi_dmul>
 8011c20:	2d1f      	cmp	r5, #31
 8011c22:	4606      	mov	r6, r0
 8011c24:	460f      	mov	r7, r1
 8011c26:	dc0c      	bgt.n	8011c42 <__ieee754_rem_pio2+0x19a>
 8011c28:	1e6a      	subs	r2, r5, #1
 8011c2a:	4b6a      	ldr	r3, [pc, #424]	; (8011dd4 <__ieee754_rem_pio2+0x32c>)
 8011c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c30:	4543      	cmp	r3, r8
 8011c32:	d006      	beq.n	8011c42 <__ieee754_rem_pio2+0x19a>
 8011c34:	4632      	mov	r2, r6
 8011c36:	463b      	mov	r3, r7
 8011c38:	4650      	mov	r0, sl
 8011c3a:	4659      	mov	r1, fp
 8011c3c:	f7ee fb3c 	bl	80002b8 <__aeabi_dsub>
 8011c40:	e00e      	b.n	8011c60 <__ieee754_rem_pio2+0x1b8>
 8011c42:	4632      	mov	r2, r6
 8011c44:	463b      	mov	r3, r7
 8011c46:	4650      	mov	r0, sl
 8011c48:	4659      	mov	r1, fp
 8011c4a:	f7ee fb35 	bl	80002b8 <__aeabi_dsub>
 8011c4e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011c52:	9305      	str	r3, [sp, #20]
 8011c54:	9a05      	ldr	r2, [sp, #20]
 8011c56:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011c5a:	1ad3      	subs	r3, r2, r3
 8011c5c:	2b10      	cmp	r3, #16
 8011c5e:	dc02      	bgt.n	8011c66 <__ieee754_rem_pio2+0x1be>
 8011c60:	e9c4 0100 	strd	r0, r1, [r4]
 8011c64:	e039      	b.n	8011cda <__ieee754_rem_pio2+0x232>
 8011c66:	a34c      	add	r3, pc, #304	; (adr r3, 8011d98 <__ieee754_rem_pio2+0x2f0>)
 8011c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c70:	f7ee fcda 	bl	8000628 <__aeabi_dmul>
 8011c74:	4606      	mov	r6, r0
 8011c76:	460f      	mov	r7, r1
 8011c78:	4602      	mov	r2, r0
 8011c7a:	460b      	mov	r3, r1
 8011c7c:	4650      	mov	r0, sl
 8011c7e:	4659      	mov	r1, fp
 8011c80:	f7ee fb1a 	bl	80002b8 <__aeabi_dsub>
 8011c84:	4602      	mov	r2, r0
 8011c86:	460b      	mov	r3, r1
 8011c88:	4680      	mov	r8, r0
 8011c8a:	4689      	mov	r9, r1
 8011c8c:	4650      	mov	r0, sl
 8011c8e:	4659      	mov	r1, fp
 8011c90:	f7ee fb12 	bl	80002b8 <__aeabi_dsub>
 8011c94:	4632      	mov	r2, r6
 8011c96:	463b      	mov	r3, r7
 8011c98:	f7ee fb0e 	bl	80002b8 <__aeabi_dsub>
 8011c9c:	a340      	add	r3, pc, #256	; (adr r3, 8011da0 <__ieee754_rem_pio2+0x2f8>)
 8011c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ca2:	4606      	mov	r6, r0
 8011ca4:	460f      	mov	r7, r1
 8011ca6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011caa:	f7ee fcbd 	bl	8000628 <__aeabi_dmul>
 8011cae:	4632      	mov	r2, r6
 8011cb0:	463b      	mov	r3, r7
 8011cb2:	f7ee fb01 	bl	80002b8 <__aeabi_dsub>
 8011cb6:	4602      	mov	r2, r0
 8011cb8:	460b      	mov	r3, r1
 8011cba:	4606      	mov	r6, r0
 8011cbc:	460f      	mov	r7, r1
 8011cbe:	4640      	mov	r0, r8
 8011cc0:	4649      	mov	r1, r9
 8011cc2:	f7ee faf9 	bl	80002b8 <__aeabi_dsub>
 8011cc6:	9a05      	ldr	r2, [sp, #20]
 8011cc8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011ccc:	1ad3      	subs	r3, r2, r3
 8011cce:	2b31      	cmp	r3, #49	; 0x31
 8011cd0:	dc20      	bgt.n	8011d14 <__ieee754_rem_pio2+0x26c>
 8011cd2:	e9c4 0100 	strd	r0, r1, [r4]
 8011cd6:	46c2      	mov	sl, r8
 8011cd8:	46cb      	mov	fp, r9
 8011cda:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011cde:	4650      	mov	r0, sl
 8011ce0:	4642      	mov	r2, r8
 8011ce2:	464b      	mov	r3, r9
 8011ce4:	4659      	mov	r1, fp
 8011ce6:	f7ee fae7 	bl	80002b8 <__aeabi_dsub>
 8011cea:	463b      	mov	r3, r7
 8011cec:	4632      	mov	r2, r6
 8011cee:	f7ee fae3 	bl	80002b8 <__aeabi_dsub>
 8011cf2:	9b04      	ldr	r3, [sp, #16]
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011cfa:	f6bf af11 	bge.w	8011b20 <__ieee754_rem_pio2+0x78>
 8011cfe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011d02:	6063      	str	r3, [r4, #4]
 8011d04:	f8c4 8000 	str.w	r8, [r4]
 8011d08:	60a0      	str	r0, [r4, #8]
 8011d0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011d0e:	60e3      	str	r3, [r4, #12]
 8011d10:	426d      	negs	r5, r5
 8011d12:	e705      	b.n	8011b20 <__ieee754_rem_pio2+0x78>
 8011d14:	a326      	add	r3, pc, #152	; (adr r3, 8011db0 <__ieee754_rem_pio2+0x308>)
 8011d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d1e:	f7ee fc83 	bl	8000628 <__aeabi_dmul>
 8011d22:	4606      	mov	r6, r0
 8011d24:	460f      	mov	r7, r1
 8011d26:	4602      	mov	r2, r0
 8011d28:	460b      	mov	r3, r1
 8011d2a:	4640      	mov	r0, r8
 8011d2c:	4649      	mov	r1, r9
 8011d2e:	f7ee fac3 	bl	80002b8 <__aeabi_dsub>
 8011d32:	4602      	mov	r2, r0
 8011d34:	460b      	mov	r3, r1
 8011d36:	4682      	mov	sl, r0
 8011d38:	468b      	mov	fp, r1
 8011d3a:	4640      	mov	r0, r8
 8011d3c:	4649      	mov	r1, r9
 8011d3e:	f7ee fabb 	bl	80002b8 <__aeabi_dsub>
 8011d42:	4632      	mov	r2, r6
 8011d44:	463b      	mov	r3, r7
 8011d46:	f7ee fab7 	bl	80002b8 <__aeabi_dsub>
 8011d4a:	a31b      	add	r3, pc, #108	; (adr r3, 8011db8 <__ieee754_rem_pio2+0x310>)
 8011d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d50:	4606      	mov	r6, r0
 8011d52:	460f      	mov	r7, r1
 8011d54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d58:	f7ee fc66 	bl	8000628 <__aeabi_dmul>
 8011d5c:	4632      	mov	r2, r6
 8011d5e:	463b      	mov	r3, r7
 8011d60:	f7ee faaa 	bl	80002b8 <__aeabi_dsub>
 8011d64:	4606      	mov	r6, r0
 8011d66:	460f      	mov	r7, r1
 8011d68:	e764      	b.n	8011c34 <__ieee754_rem_pio2+0x18c>
 8011d6a:	4b1b      	ldr	r3, [pc, #108]	; (8011dd8 <__ieee754_rem_pio2+0x330>)
 8011d6c:	4598      	cmp	r8, r3
 8011d6e:	dd35      	ble.n	8011ddc <__ieee754_rem_pio2+0x334>
 8011d70:	ee10 2a10 	vmov	r2, s0
 8011d74:	463b      	mov	r3, r7
 8011d76:	4630      	mov	r0, r6
 8011d78:	4639      	mov	r1, r7
 8011d7a:	f7ee fa9d 	bl	80002b8 <__aeabi_dsub>
 8011d7e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011d82:	e9c4 0100 	strd	r0, r1, [r4]
 8011d86:	e6a1      	b.n	8011acc <__ieee754_rem_pio2+0x24>
 8011d88:	54400000 	.word	0x54400000
 8011d8c:	3ff921fb 	.word	0x3ff921fb
 8011d90:	1a626331 	.word	0x1a626331
 8011d94:	3dd0b461 	.word	0x3dd0b461
 8011d98:	1a600000 	.word	0x1a600000
 8011d9c:	3dd0b461 	.word	0x3dd0b461
 8011da0:	2e037073 	.word	0x2e037073
 8011da4:	3ba3198a 	.word	0x3ba3198a
 8011da8:	6dc9c883 	.word	0x6dc9c883
 8011dac:	3fe45f30 	.word	0x3fe45f30
 8011db0:	2e000000 	.word	0x2e000000
 8011db4:	3ba3198a 	.word	0x3ba3198a
 8011db8:	252049c1 	.word	0x252049c1
 8011dbc:	397b839a 	.word	0x397b839a
 8011dc0:	3fe921fb 	.word	0x3fe921fb
 8011dc4:	4002d97b 	.word	0x4002d97b
 8011dc8:	3ff921fb 	.word	0x3ff921fb
 8011dcc:	413921fb 	.word	0x413921fb
 8011dd0:	3fe00000 	.word	0x3fe00000
 8011dd4:	08017d5c 	.word	0x08017d5c
 8011dd8:	7fefffff 	.word	0x7fefffff
 8011ddc:	ea4f 5528 	mov.w	r5, r8, asr #20
 8011de0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8011de4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8011de8:	4630      	mov	r0, r6
 8011dea:	460f      	mov	r7, r1
 8011dec:	f7ee fecc 	bl	8000b88 <__aeabi_d2iz>
 8011df0:	f7ee fbb0 	bl	8000554 <__aeabi_i2d>
 8011df4:	4602      	mov	r2, r0
 8011df6:	460b      	mov	r3, r1
 8011df8:	4630      	mov	r0, r6
 8011dfa:	4639      	mov	r1, r7
 8011dfc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011e00:	f7ee fa5a 	bl	80002b8 <__aeabi_dsub>
 8011e04:	2200      	movs	r2, #0
 8011e06:	4b1f      	ldr	r3, [pc, #124]	; (8011e84 <__ieee754_rem_pio2+0x3dc>)
 8011e08:	f7ee fc0e 	bl	8000628 <__aeabi_dmul>
 8011e0c:	460f      	mov	r7, r1
 8011e0e:	4606      	mov	r6, r0
 8011e10:	f7ee feba 	bl	8000b88 <__aeabi_d2iz>
 8011e14:	f7ee fb9e 	bl	8000554 <__aeabi_i2d>
 8011e18:	4602      	mov	r2, r0
 8011e1a:	460b      	mov	r3, r1
 8011e1c:	4630      	mov	r0, r6
 8011e1e:	4639      	mov	r1, r7
 8011e20:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011e24:	f7ee fa48 	bl	80002b8 <__aeabi_dsub>
 8011e28:	2200      	movs	r2, #0
 8011e2a:	4b16      	ldr	r3, [pc, #88]	; (8011e84 <__ieee754_rem_pio2+0x3dc>)
 8011e2c:	f7ee fbfc 	bl	8000628 <__aeabi_dmul>
 8011e30:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011e34:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8011e38:	f04f 0803 	mov.w	r8, #3
 8011e3c:	2600      	movs	r6, #0
 8011e3e:	2700      	movs	r7, #0
 8011e40:	4632      	mov	r2, r6
 8011e42:	463b      	mov	r3, r7
 8011e44:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8011e48:	f108 3aff 	add.w	sl, r8, #4294967295
 8011e4c:	f7ee fe54 	bl	8000af8 <__aeabi_dcmpeq>
 8011e50:	b9b0      	cbnz	r0, 8011e80 <__ieee754_rem_pio2+0x3d8>
 8011e52:	4b0d      	ldr	r3, [pc, #52]	; (8011e88 <__ieee754_rem_pio2+0x3e0>)
 8011e54:	9301      	str	r3, [sp, #4]
 8011e56:	2302      	movs	r3, #2
 8011e58:	9300      	str	r3, [sp, #0]
 8011e5a:	462a      	mov	r2, r5
 8011e5c:	4643      	mov	r3, r8
 8011e5e:	4621      	mov	r1, r4
 8011e60:	a806      	add	r0, sp, #24
 8011e62:	f000 f98d 	bl	8012180 <__kernel_rem_pio2>
 8011e66:	9b04      	ldr	r3, [sp, #16]
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	4605      	mov	r5, r0
 8011e6c:	f6bf ae58 	bge.w	8011b20 <__ieee754_rem_pio2+0x78>
 8011e70:	6863      	ldr	r3, [r4, #4]
 8011e72:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011e76:	6063      	str	r3, [r4, #4]
 8011e78:	68e3      	ldr	r3, [r4, #12]
 8011e7a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011e7e:	e746      	b.n	8011d0e <__ieee754_rem_pio2+0x266>
 8011e80:	46d0      	mov	r8, sl
 8011e82:	e7dd      	b.n	8011e40 <__ieee754_rem_pio2+0x398>
 8011e84:	41700000 	.word	0x41700000
 8011e88:	08017ddc 	.word	0x08017ddc

08011e8c <__ieee754_sqrt>:
 8011e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e90:	4955      	ldr	r1, [pc, #340]	; (8011fe8 <__ieee754_sqrt+0x15c>)
 8011e92:	ec55 4b10 	vmov	r4, r5, d0
 8011e96:	43a9      	bics	r1, r5
 8011e98:	462b      	mov	r3, r5
 8011e9a:	462a      	mov	r2, r5
 8011e9c:	d112      	bne.n	8011ec4 <__ieee754_sqrt+0x38>
 8011e9e:	ee10 2a10 	vmov	r2, s0
 8011ea2:	ee10 0a10 	vmov	r0, s0
 8011ea6:	4629      	mov	r1, r5
 8011ea8:	f7ee fbbe 	bl	8000628 <__aeabi_dmul>
 8011eac:	4602      	mov	r2, r0
 8011eae:	460b      	mov	r3, r1
 8011eb0:	4620      	mov	r0, r4
 8011eb2:	4629      	mov	r1, r5
 8011eb4:	f7ee fa02 	bl	80002bc <__adddf3>
 8011eb8:	4604      	mov	r4, r0
 8011eba:	460d      	mov	r5, r1
 8011ebc:	ec45 4b10 	vmov	d0, r4, r5
 8011ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ec4:	2d00      	cmp	r5, #0
 8011ec6:	ee10 0a10 	vmov	r0, s0
 8011eca:	4621      	mov	r1, r4
 8011ecc:	dc0f      	bgt.n	8011eee <__ieee754_sqrt+0x62>
 8011ece:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011ed2:	4330      	orrs	r0, r6
 8011ed4:	d0f2      	beq.n	8011ebc <__ieee754_sqrt+0x30>
 8011ed6:	b155      	cbz	r5, 8011eee <__ieee754_sqrt+0x62>
 8011ed8:	ee10 2a10 	vmov	r2, s0
 8011edc:	4620      	mov	r0, r4
 8011ede:	4629      	mov	r1, r5
 8011ee0:	f7ee f9ea 	bl	80002b8 <__aeabi_dsub>
 8011ee4:	4602      	mov	r2, r0
 8011ee6:	460b      	mov	r3, r1
 8011ee8:	f7ee fcc8 	bl	800087c <__aeabi_ddiv>
 8011eec:	e7e4      	b.n	8011eb8 <__ieee754_sqrt+0x2c>
 8011eee:	151b      	asrs	r3, r3, #20
 8011ef0:	d073      	beq.n	8011fda <__ieee754_sqrt+0x14e>
 8011ef2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011ef6:	07dd      	lsls	r5, r3, #31
 8011ef8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8011efc:	bf48      	it	mi
 8011efe:	0fc8      	lsrmi	r0, r1, #31
 8011f00:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8011f04:	bf44      	itt	mi
 8011f06:	0049      	lslmi	r1, r1, #1
 8011f08:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8011f0c:	2500      	movs	r5, #0
 8011f0e:	1058      	asrs	r0, r3, #1
 8011f10:	0fcb      	lsrs	r3, r1, #31
 8011f12:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8011f16:	0049      	lsls	r1, r1, #1
 8011f18:	2316      	movs	r3, #22
 8011f1a:	462c      	mov	r4, r5
 8011f1c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8011f20:	19a7      	adds	r7, r4, r6
 8011f22:	4297      	cmp	r7, r2
 8011f24:	bfde      	ittt	le
 8011f26:	19bc      	addle	r4, r7, r6
 8011f28:	1bd2      	suble	r2, r2, r7
 8011f2a:	19ad      	addle	r5, r5, r6
 8011f2c:	0fcf      	lsrs	r7, r1, #31
 8011f2e:	3b01      	subs	r3, #1
 8011f30:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8011f34:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011f38:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011f3c:	d1f0      	bne.n	8011f20 <__ieee754_sqrt+0x94>
 8011f3e:	f04f 0c20 	mov.w	ip, #32
 8011f42:	469e      	mov	lr, r3
 8011f44:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011f48:	42a2      	cmp	r2, r4
 8011f4a:	eb06 070e 	add.w	r7, r6, lr
 8011f4e:	dc02      	bgt.n	8011f56 <__ieee754_sqrt+0xca>
 8011f50:	d112      	bne.n	8011f78 <__ieee754_sqrt+0xec>
 8011f52:	428f      	cmp	r7, r1
 8011f54:	d810      	bhi.n	8011f78 <__ieee754_sqrt+0xec>
 8011f56:	2f00      	cmp	r7, #0
 8011f58:	eb07 0e06 	add.w	lr, r7, r6
 8011f5c:	da42      	bge.n	8011fe4 <__ieee754_sqrt+0x158>
 8011f5e:	f1be 0f00 	cmp.w	lr, #0
 8011f62:	db3f      	blt.n	8011fe4 <__ieee754_sqrt+0x158>
 8011f64:	f104 0801 	add.w	r8, r4, #1
 8011f68:	1b12      	subs	r2, r2, r4
 8011f6a:	428f      	cmp	r7, r1
 8011f6c:	bf88      	it	hi
 8011f6e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8011f72:	1bc9      	subs	r1, r1, r7
 8011f74:	4433      	add	r3, r6
 8011f76:	4644      	mov	r4, r8
 8011f78:	0052      	lsls	r2, r2, #1
 8011f7a:	f1bc 0c01 	subs.w	ip, ip, #1
 8011f7e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8011f82:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011f86:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011f8a:	d1dd      	bne.n	8011f48 <__ieee754_sqrt+0xbc>
 8011f8c:	430a      	orrs	r2, r1
 8011f8e:	d006      	beq.n	8011f9e <__ieee754_sqrt+0x112>
 8011f90:	1c5c      	adds	r4, r3, #1
 8011f92:	bf13      	iteet	ne
 8011f94:	3301      	addne	r3, #1
 8011f96:	3501      	addeq	r5, #1
 8011f98:	4663      	moveq	r3, ip
 8011f9a:	f023 0301 	bicne.w	r3, r3, #1
 8011f9e:	106a      	asrs	r2, r5, #1
 8011fa0:	085b      	lsrs	r3, r3, #1
 8011fa2:	07e9      	lsls	r1, r5, #31
 8011fa4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8011fa8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8011fac:	bf48      	it	mi
 8011fae:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8011fb2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8011fb6:	461c      	mov	r4, r3
 8011fb8:	e780      	b.n	8011ebc <__ieee754_sqrt+0x30>
 8011fba:	0aca      	lsrs	r2, r1, #11
 8011fbc:	3815      	subs	r0, #21
 8011fbe:	0549      	lsls	r1, r1, #21
 8011fc0:	2a00      	cmp	r2, #0
 8011fc2:	d0fa      	beq.n	8011fba <__ieee754_sqrt+0x12e>
 8011fc4:	02d6      	lsls	r6, r2, #11
 8011fc6:	d50a      	bpl.n	8011fde <__ieee754_sqrt+0x152>
 8011fc8:	f1c3 0420 	rsb	r4, r3, #32
 8011fcc:	fa21 f404 	lsr.w	r4, r1, r4
 8011fd0:	1e5d      	subs	r5, r3, #1
 8011fd2:	4099      	lsls	r1, r3
 8011fd4:	4322      	orrs	r2, r4
 8011fd6:	1b43      	subs	r3, r0, r5
 8011fd8:	e78b      	b.n	8011ef2 <__ieee754_sqrt+0x66>
 8011fda:	4618      	mov	r0, r3
 8011fdc:	e7f0      	b.n	8011fc0 <__ieee754_sqrt+0x134>
 8011fde:	0052      	lsls	r2, r2, #1
 8011fe0:	3301      	adds	r3, #1
 8011fe2:	e7ef      	b.n	8011fc4 <__ieee754_sqrt+0x138>
 8011fe4:	46a0      	mov	r8, r4
 8011fe6:	e7bf      	b.n	8011f68 <__ieee754_sqrt+0xdc>
 8011fe8:	7ff00000 	.word	0x7ff00000
 8011fec:	00000000 	.word	0x00000000

08011ff0 <__kernel_cos>:
 8011ff0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ff4:	ec59 8b10 	vmov	r8, r9, d0
 8011ff8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8011ffc:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012000:	ed2d 8b02 	vpush	{d8}
 8012004:	eeb0 8a41 	vmov.f32	s16, s2
 8012008:	eef0 8a61 	vmov.f32	s17, s3
 801200c:	da07      	bge.n	801201e <__kernel_cos+0x2e>
 801200e:	ee10 0a10 	vmov	r0, s0
 8012012:	4649      	mov	r1, r9
 8012014:	f7ee fdb8 	bl	8000b88 <__aeabi_d2iz>
 8012018:	2800      	cmp	r0, #0
 801201a:	f000 8089 	beq.w	8012130 <__kernel_cos+0x140>
 801201e:	4642      	mov	r2, r8
 8012020:	464b      	mov	r3, r9
 8012022:	4640      	mov	r0, r8
 8012024:	4649      	mov	r1, r9
 8012026:	f7ee faff 	bl	8000628 <__aeabi_dmul>
 801202a:	2200      	movs	r2, #0
 801202c:	4b4e      	ldr	r3, [pc, #312]	; (8012168 <__kernel_cos+0x178>)
 801202e:	4604      	mov	r4, r0
 8012030:	460d      	mov	r5, r1
 8012032:	f7ee faf9 	bl	8000628 <__aeabi_dmul>
 8012036:	a340      	add	r3, pc, #256	; (adr r3, 8012138 <__kernel_cos+0x148>)
 8012038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801203c:	4682      	mov	sl, r0
 801203e:	468b      	mov	fp, r1
 8012040:	4620      	mov	r0, r4
 8012042:	4629      	mov	r1, r5
 8012044:	f7ee faf0 	bl	8000628 <__aeabi_dmul>
 8012048:	a33d      	add	r3, pc, #244	; (adr r3, 8012140 <__kernel_cos+0x150>)
 801204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801204e:	f7ee f935 	bl	80002bc <__adddf3>
 8012052:	4622      	mov	r2, r4
 8012054:	462b      	mov	r3, r5
 8012056:	f7ee fae7 	bl	8000628 <__aeabi_dmul>
 801205a:	a33b      	add	r3, pc, #236	; (adr r3, 8012148 <__kernel_cos+0x158>)
 801205c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012060:	f7ee f92a 	bl	80002b8 <__aeabi_dsub>
 8012064:	4622      	mov	r2, r4
 8012066:	462b      	mov	r3, r5
 8012068:	f7ee fade 	bl	8000628 <__aeabi_dmul>
 801206c:	a338      	add	r3, pc, #224	; (adr r3, 8012150 <__kernel_cos+0x160>)
 801206e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012072:	f7ee f923 	bl	80002bc <__adddf3>
 8012076:	4622      	mov	r2, r4
 8012078:	462b      	mov	r3, r5
 801207a:	f7ee fad5 	bl	8000628 <__aeabi_dmul>
 801207e:	a336      	add	r3, pc, #216	; (adr r3, 8012158 <__kernel_cos+0x168>)
 8012080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012084:	f7ee f918 	bl	80002b8 <__aeabi_dsub>
 8012088:	4622      	mov	r2, r4
 801208a:	462b      	mov	r3, r5
 801208c:	f7ee facc 	bl	8000628 <__aeabi_dmul>
 8012090:	a333      	add	r3, pc, #204	; (adr r3, 8012160 <__kernel_cos+0x170>)
 8012092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012096:	f7ee f911 	bl	80002bc <__adddf3>
 801209a:	4622      	mov	r2, r4
 801209c:	462b      	mov	r3, r5
 801209e:	f7ee fac3 	bl	8000628 <__aeabi_dmul>
 80120a2:	4622      	mov	r2, r4
 80120a4:	462b      	mov	r3, r5
 80120a6:	f7ee fabf 	bl	8000628 <__aeabi_dmul>
 80120aa:	ec53 2b18 	vmov	r2, r3, d8
 80120ae:	4604      	mov	r4, r0
 80120b0:	460d      	mov	r5, r1
 80120b2:	4640      	mov	r0, r8
 80120b4:	4649      	mov	r1, r9
 80120b6:	f7ee fab7 	bl	8000628 <__aeabi_dmul>
 80120ba:	460b      	mov	r3, r1
 80120bc:	4602      	mov	r2, r0
 80120be:	4629      	mov	r1, r5
 80120c0:	4620      	mov	r0, r4
 80120c2:	f7ee f8f9 	bl	80002b8 <__aeabi_dsub>
 80120c6:	4b29      	ldr	r3, [pc, #164]	; (801216c <__kernel_cos+0x17c>)
 80120c8:	429e      	cmp	r6, r3
 80120ca:	4680      	mov	r8, r0
 80120cc:	4689      	mov	r9, r1
 80120ce:	dc11      	bgt.n	80120f4 <__kernel_cos+0x104>
 80120d0:	4602      	mov	r2, r0
 80120d2:	460b      	mov	r3, r1
 80120d4:	4650      	mov	r0, sl
 80120d6:	4659      	mov	r1, fp
 80120d8:	f7ee f8ee 	bl	80002b8 <__aeabi_dsub>
 80120dc:	460b      	mov	r3, r1
 80120de:	4924      	ldr	r1, [pc, #144]	; (8012170 <__kernel_cos+0x180>)
 80120e0:	4602      	mov	r2, r0
 80120e2:	2000      	movs	r0, #0
 80120e4:	f7ee f8e8 	bl	80002b8 <__aeabi_dsub>
 80120e8:	ecbd 8b02 	vpop	{d8}
 80120ec:	ec41 0b10 	vmov	d0, r0, r1
 80120f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120f4:	4b1f      	ldr	r3, [pc, #124]	; (8012174 <__kernel_cos+0x184>)
 80120f6:	491e      	ldr	r1, [pc, #120]	; (8012170 <__kernel_cos+0x180>)
 80120f8:	429e      	cmp	r6, r3
 80120fa:	bfcc      	ite	gt
 80120fc:	4d1e      	ldrgt	r5, [pc, #120]	; (8012178 <__kernel_cos+0x188>)
 80120fe:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8012102:	2400      	movs	r4, #0
 8012104:	4622      	mov	r2, r4
 8012106:	462b      	mov	r3, r5
 8012108:	2000      	movs	r0, #0
 801210a:	f7ee f8d5 	bl	80002b8 <__aeabi_dsub>
 801210e:	4622      	mov	r2, r4
 8012110:	4606      	mov	r6, r0
 8012112:	460f      	mov	r7, r1
 8012114:	462b      	mov	r3, r5
 8012116:	4650      	mov	r0, sl
 8012118:	4659      	mov	r1, fp
 801211a:	f7ee f8cd 	bl	80002b8 <__aeabi_dsub>
 801211e:	4642      	mov	r2, r8
 8012120:	464b      	mov	r3, r9
 8012122:	f7ee f8c9 	bl	80002b8 <__aeabi_dsub>
 8012126:	4602      	mov	r2, r0
 8012128:	460b      	mov	r3, r1
 801212a:	4630      	mov	r0, r6
 801212c:	4639      	mov	r1, r7
 801212e:	e7d9      	b.n	80120e4 <__kernel_cos+0xf4>
 8012130:	2000      	movs	r0, #0
 8012132:	490f      	ldr	r1, [pc, #60]	; (8012170 <__kernel_cos+0x180>)
 8012134:	e7d8      	b.n	80120e8 <__kernel_cos+0xf8>
 8012136:	bf00      	nop
 8012138:	be8838d4 	.word	0xbe8838d4
 801213c:	bda8fae9 	.word	0xbda8fae9
 8012140:	bdb4b1c4 	.word	0xbdb4b1c4
 8012144:	3e21ee9e 	.word	0x3e21ee9e
 8012148:	809c52ad 	.word	0x809c52ad
 801214c:	3e927e4f 	.word	0x3e927e4f
 8012150:	19cb1590 	.word	0x19cb1590
 8012154:	3efa01a0 	.word	0x3efa01a0
 8012158:	16c15177 	.word	0x16c15177
 801215c:	3f56c16c 	.word	0x3f56c16c
 8012160:	5555554c 	.word	0x5555554c
 8012164:	3fa55555 	.word	0x3fa55555
 8012168:	3fe00000 	.word	0x3fe00000
 801216c:	3fd33332 	.word	0x3fd33332
 8012170:	3ff00000 	.word	0x3ff00000
 8012174:	3fe90000 	.word	0x3fe90000
 8012178:	3fd20000 	.word	0x3fd20000
 801217c:	00000000 	.word	0x00000000

08012180 <__kernel_rem_pio2>:
 8012180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012184:	ed2d 8b02 	vpush	{d8}
 8012188:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801218c:	1ed4      	subs	r4, r2, #3
 801218e:	9308      	str	r3, [sp, #32]
 8012190:	9101      	str	r1, [sp, #4]
 8012192:	4bc5      	ldr	r3, [pc, #788]	; (80124a8 <__kernel_rem_pio2+0x328>)
 8012194:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8012196:	9009      	str	r0, [sp, #36]	; 0x24
 8012198:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801219c:	9304      	str	r3, [sp, #16]
 801219e:	9b08      	ldr	r3, [sp, #32]
 80121a0:	3b01      	subs	r3, #1
 80121a2:	9307      	str	r3, [sp, #28]
 80121a4:	2318      	movs	r3, #24
 80121a6:	fb94 f4f3 	sdiv	r4, r4, r3
 80121aa:	f06f 0317 	mvn.w	r3, #23
 80121ae:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80121b2:	fb04 3303 	mla	r3, r4, r3, r3
 80121b6:	eb03 0a02 	add.w	sl, r3, r2
 80121ba:	9b04      	ldr	r3, [sp, #16]
 80121bc:	9a07      	ldr	r2, [sp, #28]
 80121be:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012498 <__kernel_rem_pio2+0x318>
 80121c2:	eb03 0802 	add.w	r8, r3, r2
 80121c6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80121c8:	1aa7      	subs	r7, r4, r2
 80121ca:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80121ce:	ae22      	add	r6, sp, #136	; 0x88
 80121d0:	2500      	movs	r5, #0
 80121d2:	4545      	cmp	r5, r8
 80121d4:	dd13      	ble.n	80121fe <__kernel_rem_pio2+0x7e>
 80121d6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012498 <__kernel_rem_pio2+0x318>
 80121da:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80121de:	2600      	movs	r6, #0
 80121e0:	9b04      	ldr	r3, [sp, #16]
 80121e2:	429e      	cmp	r6, r3
 80121e4:	dc32      	bgt.n	801224c <__kernel_rem_pio2+0xcc>
 80121e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80121e8:	9302      	str	r3, [sp, #8]
 80121ea:	9b08      	ldr	r3, [sp, #32]
 80121ec:	199d      	adds	r5, r3, r6
 80121ee:	ab22      	add	r3, sp, #136	; 0x88
 80121f0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80121f4:	9306      	str	r3, [sp, #24]
 80121f6:	ec59 8b18 	vmov	r8, r9, d8
 80121fa:	2700      	movs	r7, #0
 80121fc:	e01f      	b.n	801223e <__kernel_rem_pio2+0xbe>
 80121fe:	42ef      	cmn	r7, r5
 8012200:	d407      	bmi.n	8012212 <__kernel_rem_pio2+0x92>
 8012202:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012206:	f7ee f9a5 	bl	8000554 <__aeabi_i2d>
 801220a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801220e:	3501      	adds	r5, #1
 8012210:	e7df      	b.n	80121d2 <__kernel_rem_pio2+0x52>
 8012212:	ec51 0b18 	vmov	r0, r1, d8
 8012216:	e7f8      	b.n	801220a <__kernel_rem_pio2+0x8a>
 8012218:	9906      	ldr	r1, [sp, #24]
 801221a:	9d02      	ldr	r5, [sp, #8]
 801221c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012220:	9106      	str	r1, [sp, #24]
 8012222:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8012226:	9502      	str	r5, [sp, #8]
 8012228:	f7ee f9fe 	bl	8000628 <__aeabi_dmul>
 801222c:	4602      	mov	r2, r0
 801222e:	460b      	mov	r3, r1
 8012230:	4640      	mov	r0, r8
 8012232:	4649      	mov	r1, r9
 8012234:	f7ee f842 	bl	80002bc <__adddf3>
 8012238:	3701      	adds	r7, #1
 801223a:	4680      	mov	r8, r0
 801223c:	4689      	mov	r9, r1
 801223e:	9b07      	ldr	r3, [sp, #28]
 8012240:	429f      	cmp	r7, r3
 8012242:	dde9      	ble.n	8012218 <__kernel_rem_pio2+0x98>
 8012244:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012248:	3601      	adds	r6, #1
 801224a:	e7c9      	b.n	80121e0 <__kernel_rem_pio2+0x60>
 801224c:	9b04      	ldr	r3, [sp, #16]
 801224e:	aa0e      	add	r2, sp, #56	; 0x38
 8012250:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012254:	930c      	str	r3, [sp, #48]	; 0x30
 8012256:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012258:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801225c:	9c04      	ldr	r4, [sp, #16]
 801225e:	930b      	str	r3, [sp, #44]	; 0x2c
 8012260:	ab9a      	add	r3, sp, #616	; 0x268
 8012262:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8012266:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801226a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801226e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8012272:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8012276:	ab9a      	add	r3, sp, #616	; 0x268
 8012278:	445b      	add	r3, fp
 801227a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 801227e:	2500      	movs	r5, #0
 8012280:	1b63      	subs	r3, r4, r5
 8012282:	2b00      	cmp	r3, #0
 8012284:	dc78      	bgt.n	8012378 <__kernel_rem_pio2+0x1f8>
 8012286:	4650      	mov	r0, sl
 8012288:	ec49 8b10 	vmov	d0, r8, r9
 801228c:	f000 fc04 	bl	8012a98 <scalbn>
 8012290:	ec57 6b10 	vmov	r6, r7, d0
 8012294:	2200      	movs	r2, #0
 8012296:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801229a:	ee10 0a10 	vmov	r0, s0
 801229e:	4639      	mov	r1, r7
 80122a0:	f7ee f9c2 	bl	8000628 <__aeabi_dmul>
 80122a4:	ec41 0b10 	vmov	d0, r0, r1
 80122a8:	f000 fb6e 	bl	8012988 <floor>
 80122ac:	2200      	movs	r2, #0
 80122ae:	ec51 0b10 	vmov	r0, r1, d0
 80122b2:	4b7e      	ldr	r3, [pc, #504]	; (80124ac <__kernel_rem_pio2+0x32c>)
 80122b4:	f7ee f9b8 	bl	8000628 <__aeabi_dmul>
 80122b8:	4602      	mov	r2, r0
 80122ba:	460b      	mov	r3, r1
 80122bc:	4630      	mov	r0, r6
 80122be:	4639      	mov	r1, r7
 80122c0:	f7ed fffa 	bl	80002b8 <__aeabi_dsub>
 80122c4:	460f      	mov	r7, r1
 80122c6:	4606      	mov	r6, r0
 80122c8:	f7ee fc5e 	bl	8000b88 <__aeabi_d2iz>
 80122cc:	9006      	str	r0, [sp, #24]
 80122ce:	f7ee f941 	bl	8000554 <__aeabi_i2d>
 80122d2:	4602      	mov	r2, r0
 80122d4:	460b      	mov	r3, r1
 80122d6:	4630      	mov	r0, r6
 80122d8:	4639      	mov	r1, r7
 80122da:	f7ed ffed 	bl	80002b8 <__aeabi_dsub>
 80122de:	f1ba 0f00 	cmp.w	sl, #0
 80122e2:	4606      	mov	r6, r0
 80122e4:	460f      	mov	r7, r1
 80122e6:	dd6c      	ble.n	80123c2 <__kernel_rem_pio2+0x242>
 80122e8:	1e62      	subs	r2, r4, #1
 80122ea:	ab0e      	add	r3, sp, #56	; 0x38
 80122ec:	f1ca 0118 	rsb	r1, sl, #24
 80122f0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80122f4:	9d06      	ldr	r5, [sp, #24]
 80122f6:	fa40 f301 	asr.w	r3, r0, r1
 80122fa:	441d      	add	r5, r3
 80122fc:	408b      	lsls	r3, r1
 80122fe:	1ac0      	subs	r0, r0, r3
 8012300:	ab0e      	add	r3, sp, #56	; 0x38
 8012302:	9506      	str	r5, [sp, #24]
 8012304:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012308:	f1ca 0317 	rsb	r3, sl, #23
 801230c:	fa40 f303 	asr.w	r3, r0, r3
 8012310:	9302      	str	r3, [sp, #8]
 8012312:	9b02      	ldr	r3, [sp, #8]
 8012314:	2b00      	cmp	r3, #0
 8012316:	dd62      	ble.n	80123de <__kernel_rem_pio2+0x25e>
 8012318:	9b06      	ldr	r3, [sp, #24]
 801231a:	2200      	movs	r2, #0
 801231c:	3301      	adds	r3, #1
 801231e:	9306      	str	r3, [sp, #24]
 8012320:	4615      	mov	r5, r2
 8012322:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012326:	4294      	cmp	r4, r2
 8012328:	f300 8095 	bgt.w	8012456 <__kernel_rem_pio2+0x2d6>
 801232c:	f1ba 0f00 	cmp.w	sl, #0
 8012330:	dd07      	ble.n	8012342 <__kernel_rem_pio2+0x1c2>
 8012332:	f1ba 0f01 	cmp.w	sl, #1
 8012336:	f000 80a2 	beq.w	801247e <__kernel_rem_pio2+0x2fe>
 801233a:	f1ba 0f02 	cmp.w	sl, #2
 801233e:	f000 80c1 	beq.w	80124c4 <__kernel_rem_pio2+0x344>
 8012342:	9b02      	ldr	r3, [sp, #8]
 8012344:	2b02      	cmp	r3, #2
 8012346:	d14a      	bne.n	80123de <__kernel_rem_pio2+0x25e>
 8012348:	4632      	mov	r2, r6
 801234a:	463b      	mov	r3, r7
 801234c:	2000      	movs	r0, #0
 801234e:	4958      	ldr	r1, [pc, #352]	; (80124b0 <__kernel_rem_pio2+0x330>)
 8012350:	f7ed ffb2 	bl	80002b8 <__aeabi_dsub>
 8012354:	4606      	mov	r6, r0
 8012356:	460f      	mov	r7, r1
 8012358:	2d00      	cmp	r5, #0
 801235a:	d040      	beq.n	80123de <__kernel_rem_pio2+0x25e>
 801235c:	4650      	mov	r0, sl
 801235e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80124a0 <__kernel_rem_pio2+0x320>
 8012362:	f000 fb99 	bl	8012a98 <scalbn>
 8012366:	4630      	mov	r0, r6
 8012368:	4639      	mov	r1, r7
 801236a:	ec53 2b10 	vmov	r2, r3, d0
 801236e:	f7ed ffa3 	bl	80002b8 <__aeabi_dsub>
 8012372:	4606      	mov	r6, r0
 8012374:	460f      	mov	r7, r1
 8012376:	e032      	b.n	80123de <__kernel_rem_pio2+0x25e>
 8012378:	2200      	movs	r2, #0
 801237a:	4b4e      	ldr	r3, [pc, #312]	; (80124b4 <__kernel_rem_pio2+0x334>)
 801237c:	4640      	mov	r0, r8
 801237e:	4649      	mov	r1, r9
 8012380:	f7ee f952 	bl	8000628 <__aeabi_dmul>
 8012384:	f7ee fc00 	bl	8000b88 <__aeabi_d2iz>
 8012388:	f7ee f8e4 	bl	8000554 <__aeabi_i2d>
 801238c:	2200      	movs	r2, #0
 801238e:	4b4a      	ldr	r3, [pc, #296]	; (80124b8 <__kernel_rem_pio2+0x338>)
 8012390:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012394:	f7ee f948 	bl	8000628 <__aeabi_dmul>
 8012398:	4602      	mov	r2, r0
 801239a:	460b      	mov	r3, r1
 801239c:	4640      	mov	r0, r8
 801239e:	4649      	mov	r1, r9
 80123a0:	f7ed ff8a 	bl	80002b8 <__aeabi_dsub>
 80123a4:	f7ee fbf0 	bl	8000b88 <__aeabi_d2iz>
 80123a8:	ab0e      	add	r3, sp, #56	; 0x38
 80123aa:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80123ae:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80123b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80123b6:	f7ed ff81 	bl	80002bc <__adddf3>
 80123ba:	3501      	adds	r5, #1
 80123bc:	4680      	mov	r8, r0
 80123be:	4689      	mov	r9, r1
 80123c0:	e75e      	b.n	8012280 <__kernel_rem_pio2+0x100>
 80123c2:	d105      	bne.n	80123d0 <__kernel_rem_pio2+0x250>
 80123c4:	1e63      	subs	r3, r4, #1
 80123c6:	aa0e      	add	r2, sp, #56	; 0x38
 80123c8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80123cc:	15c3      	asrs	r3, r0, #23
 80123ce:	e79f      	b.n	8012310 <__kernel_rem_pio2+0x190>
 80123d0:	2200      	movs	r2, #0
 80123d2:	4b3a      	ldr	r3, [pc, #232]	; (80124bc <__kernel_rem_pio2+0x33c>)
 80123d4:	f7ee fbae 	bl	8000b34 <__aeabi_dcmpge>
 80123d8:	2800      	cmp	r0, #0
 80123da:	d139      	bne.n	8012450 <__kernel_rem_pio2+0x2d0>
 80123dc:	9002      	str	r0, [sp, #8]
 80123de:	2200      	movs	r2, #0
 80123e0:	2300      	movs	r3, #0
 80123e2:	4630      	mov	r0, r6
 80123e4:	4639      	mov	r1, r7
 80123e6:	f7ee fb87 	bl	8000af8 <__aeabi_dcmpeq>
 80123ea:	2800      	cmp	r0, #0
 80123ec:	f000 80c7 	beq.w	801257e <__kernel_rem_pio2+0x3fe>
 80123f0:	1e65      	subs	r5, r4, #1
 80123f2:	462b      	mov	r3, r5
 80123f4:	2200      	movs	r2, #0
 80123f6:	9904      	ldr	r1, [sp, #16]
 80123f8:	428b      	cmp	r3, r1
 80123fa:	da6a      	bge.n	80124d2 <__kernel_rem_pio2+0x352>
 80123fc:	2a00      	cmp	r2, #0
 80123fe:	f000 8088 	beq.w	8012512 <__kernel_rem_pio2+0x392>
 8012402:	ab0e      	add	r3, sp, #56	; 0x38
 8012404:	f1aa 0a18 	sub.w	sl, sl, #24
 8012408:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801240c:	2b00      	cmp	r3, #0
 801240e:	f000 80b4 	beq.w	801257a <__kernel_rem_pio2+0x3fa>
 8012412:	4650      	mov	r0, sl
 8012414:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80124a0 <__kernel_rem_pio2+0x320>
 8012418:	f000 fb3e 	bl	8012a98 <scalbn>
 801241c:	00ec      	lsls	r4, r5, #3
 801241e:	ab72      	add	r3, sp, #456	; 0x1c8
 8012420:	191e      	adds	r6, r3, r4
 8012422:	ec59 8b10 	vmov	r8, r9, d0
 8012426:	f106 0a08 	add.w	sl, r6, #8
 801242a:	462f      	mov	r7, r5
 801242c:	2f00      	cmp	r7, #0
 801242e:	f280 80df 	bge.w	80125f0 <__kernel_rem_pio2+0x470>
 8012432:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012498 <__kernel_rem_pio2+0x318>
 8012436:	f04f 0a00 	mov.w	sl, #0
 801243a:	eba5 030a 	sub.w	r3, r5, sl
 801243e:	2b00      	cmp	r3, #0
 8012440:	f2c0 810a 	blt.w	8012658 <__kernel_rem_pio2+0x4d8>
 8012444:	f8df b078 	ldr.w	fp, [pc, #120]	; 80124c0 <__kernel_rem_pio2+0x340>
 8012448:	ec59 8b18 	vmov	r8, r9, d8
 801244c:	2700      	movs	r7, #0
 801244e:	e0f5      	b.n	801263c <__kernel_rem_pio2+0x4bc>
 8012450:	2302      	movs	r3, #2
 8012452:	9302      	str	r3, [sp, #8]
 8012454:	e760      	b.n	8012318 <__kernel_rem_pio2+0x198>
 8012456:	ab0e      	add	r3, sp, #56	; 0x38
 8012458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801245c:	b94d      	cbnz	r5, 8012472 <__kernel_rem_pio2+0x2f2>
 801245e:	b12b      	cbz	r3, 801246c <__kernel_rem_pio2+0x2ec>
 8012460:	a80e      	add	r0, sp, #56	; 0x38
 8012462:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012466:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801246a:	2301      	movs	r3, #1
 801246c:	3201      	adds	r2, #1
 801246e:	461d      	mov	r5, r3
 8012470:	e759      	b.n	8012326 <__kernel_rem_pio2+0x1a6>
 8012472:	a80e      	add	r0, sp, #56	; 0x38
 8012474:	1acb      	subs	r3, r1, r3
 8012476:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801247a:	462b      	mov	r3, r5
 801247c:	e7f6      	b.n	801246c <__kernel_rem_pio2+0x2ec>
 801247e:	1e62      	subs	r2, r4, #1
 8012480:	ab0e      	add	r3, sp, #56	; 0x38
 8012482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012486:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801248a:	a90e      	add	r1, sp, #56	; 0x38
 801248c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012490:	e757      	b.n	8012342 <__kernel_rem_pio2+0x1c2>
 8012492:	bf00      	nop
 8012494:	f3af 8000 	nop.w
	...
 80124a4:	3ff00000 	.word	0x3ff00000
 80124a8:	08017f28 	.word	0x08017f28
 80124ac:	40200000 	.word	0x40200000
 80124b0:	3ff00000 	.word	0x3ff00000
 80124b4:	3e700000 	.word	0x3e700000
 80124b8:	41700000 	.word	0x41700000
 80124bc:	3fe00000 	.word	0x3fe00000
 80124c0:	08017ee8 	.word	0x08017ee8
 80124c4:	1e62      	subs	r2, r4, #1
 80124c6:	ab0e      	add	r3, sp, #56	; 0x38
 80124c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124cc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80124d0:	e7db      	b.n	801248a <__kernel_rem_pio2+0x30a>
 80124d2:	a90e      	add	r1, sp, #56	; 0x38
 80124d4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80124d8:	3b01      	subs	r3, #1
 80124da:	430a      	orrs	r2, r1
 80124dc:	e78b      	b.n	80123f6 <__kernel_rem_pio2+0x276>
 80124de:	3301      	adds	r3, #1
 80124e0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80124e4:	2900      	cmp	r1, #0
 80124e6:	d0fa      	beq.n	80124de <__kernel_rem_pio2+0x35e>
 80124e8:	9a08      	ldr	r2, [sp, #32]
 80124ea:	4422      	add	r2, r4
 80124ec:	00d2      	lsls	r2, r2, #3
 80124ee:	a922      	add	r1, sp, #136	; 0x88
 80124f0:	18e3      	adds	r3, r4, r3
 80124f2:	9206      	str	r2, [sp, #24]
 80124f4:	440a      	add	r2, r1
 80124f6:	9302      	str	r3, [sp, #8]
 80124f8:	f10b 0108 	add.w	r1, fp, #8
 80124fc:	f102 0308 	add.w	r3, r2, #8
 8012500:	1c66      	adds	r6, r4, #1
 8012502:	910a      	str	r1, [sp, #40]	; 0x28
 8012504:	2500      	movs	r5, #0
 8012506:	930d      	str	r3, [sp, #52]	; 0x34
 8012508:	9b02      	ldr	r3, [sp, #8]
 801250a:	42b3      	cmp	r3, r6
 801250c:	da04      	bge.n	8012518 <__kernel_rem_pio2+0x398>
 801250e:	461c      	mov	r4, r3
 8012510:	e6a6      	b.n	8012260 <__kernel_rem_pio2+0xe0>
 8012512:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012514:	2301      	movs	r3, #1
 8012516:	e7e3      	b.n	80124e0 <__kernel_rem_pio2+0x360>
 8012518:	9b06      	ldr	r3, [sp, #24]
 801251a:	18ef      	adds	r7, r5, r3
 801251c:	ab22      	add	r3, sp, #136	; 0x88
 801251e:	441f      	add	r7, r3
 8012520:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012522:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012526:	f7ee f815 	bl	8000554 <__aeabi_i2d>
 801252a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801252c:	461c      	mov	r4, r3
 801252e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012530:	e9c7 0100 	strd	r0, r1, [r7]
 8012534:	eb03 0b05 	add.w	fp, r3, r5
 8012538:	2700      	movs	r7, #0
 801253a:	f04f 0800 	mov.w	r8, #0
 801253e:	f04f 0900 	mov.w	r9, #0
 8012542:	9b07      	ldr	r3, [sp, #28]
 8012544:	429f      	cmp	r7, r3
 8012546:	dd08      	ble.n	801255a <__kernel_rem_pio2+0x3da>
 8012548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801254a:	aa72      	add	r2, sp, #456	; 0x1c8
 801254c:	18eb      	adds	r3, r5, r3
 801254e:	4413      	add	r3, r2
 8012550:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8012554:	3601      	adds	r6, #1
 8012556:	3508      	adds	r5, #8
 8012558:	e7d6      	b.n	8012508 <__kernel_rem_pio2+0x388>
 801255a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801255e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012562:	f7ee f861 	bl	8000628 <__aeabi_dmul>
 8012566:	4602      	mov	r2, r0
 8012568:	460b      	mov	r3, r1
 801256a:	4640      	mov	r0, r8
 801256c:	4649      	mov	r1, r9
 801256e:	f7ed fea5 	bl	80002bc <__adddf3>
 8012572:	3701      	adds	r7, #1
 8012574:	4680      	mov	r8, r0
 8012576:	4689      	mov	r9, r1
 8012578:	e7e3      	b.n	8012542 <__kernel_rem_pio2+0x3c2>
 801257a:	3d01      	subs	r5, #1
 801257c:	e741      	b.n	8012402 <__kernel_rem_pio2+0x282>
 801257e:	f1ca 0000 	rsb	r0, sl, #0
 8012582:	ec47 6b10 	vmov	d0, r6, r7
 8012586:	f000 fa87 	bl	8012a98 <scalbn>
 801258a:	ec57 6b10 	vmov	r6, r7, d0
 801258e:	2200      	movs	r2, #0
 8012590:	4b99      	ldr	r3, [pc, #612]	; (80127f8 <__kernel_rem_pio2+0x678>)
 8012592:	ee10 0a10 	vmov	r0, s0
 8012596:	4639      	mov	r1, r7
 8012598:	f7ee facc 	bl	8000b34 <__aeabi_dcmpge>
 801259c:	b1f8      	cbz	r0, 80125de <__kernel_rem_pio2+0x45e>
 801259e:	2200      	movs	r2, #0
 80125a0:	4b96      	ldr	r3, [pc, #600]	; (80127fc <__kernel_rem_pio2+0x67c>)
 80125a2:	4630      	mov	r0, r6
 80125a4:	4639      	mov	r1, r7
 80125a6:	f7ee f83f 	bl	8000628 <__aeabi_dmul>
 80125aa:	f7ee faed 	bl	8000b88 <__aeabi_d2iz>
 80125ae:	4680      	mov	r8, r0
 80125b0:	f7ed ffd0 	bl	8000554 <__aeabi_i2d>
 80125b4:	2200      	movs	r2, #0
 80125b6:	4b90      	ldr	r3, [pc, #576]	; (80127f8 <__kernel_rem_pio2+0x678>)
 80125b8:	f7ee f836 	bl	8000628 <__aeabi_dmul>
 80125bc:	460b      	mov	r3, r1
 80125be:	4602      	mov	r2, r0
 80125c0:	4639      	mov	r1, r7
 80125c2:	4630      	mov	r0, r6
 80125c4:	f7ed fe78 	bl	80002b8 <__aeabi_dsub>
 80125c8:	f7ee fade 	bl	8000b88 <__aeabi_d2iz>
 80125cc:	1c65      	adds	r5, r4, #1
 80125ce:	ab0e      	add	r3, sp, #56	; 0x38
 80125d0:	f10a 0a18 	add.w	sl, sl, #24
 80125d4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80125d8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80125dc:	e719      	b.n	8012412 <__kernel_rem_pio2+0x292>
 80125de:	4630      	mov	r0, r6
 80125e0:	4639      	mov	r1, r7
 80125e2:	f7ee fad1 	bl	8000b88 <__aeabi_d2iz>
 80125e6:	ab0e      	add	r3, sp, #56	; 0x38
 80125e8:	4625      	mov	r5, r4
 80125ea:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80125ee:	e710      	b.n	8012412 <__kernel_rem_pio2+0x292>
 80125f0:	ab0e      	add	r3, sp, #56	; 0x38
 80125f2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80125f6:	f7ed ffad 	bl	8000554 <__aeabi_i2d>
 80125fa:	4642      	mov	r2, r8
 80125fc:	464b      	mov	r3, r9
 80125fe:	f7ee f813 	bl	8000628 <__aeabi_dmul>
 8012602:	2200      	movs	r2, #0
 8012604:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012608:	4b7c      	ldr	r3, [pc, #496]	; (80127fc <__kernel_rem_pio2+0x67c>)
 801260a:	4640      	mov	r0, r8
 801260c:	4649      	mov	r1, r9
 801260e:	f7ee f80b 	bl	8000628 <__aeabi_dmul>
 8012612:	3f01      	subs	r7, #1
 8012614:	4680      	mov	r8, r0
 8012616:	4689      	mov	r9, r1
 8012618:	e708      	b.n	801242c <__kernel_rem_pio2+0x2ac>
 801261a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 801261e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012622:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8012626:	f7ed ffff 	bl	8000628 <__aeabi_dmul>
 801262a:	4602      	mov	r2, r0
 801262c:	460b      	mov	r3, r1
 801262e:	4640      	mov	r0, r8
 8012630:	4649      	mov	r1, r9
 8012632:	f7ed fe43 	bl	80002bc <__adddf3>
 8012636:	3701      	adds	r7, #1
 8012638:	4680      	mov	r8, r0
 801263a:	4689      	mov	r9, r1
 801263c:	9b04      	ldr	r3, [sp, #16]
 801263e:	429f      	cmp	r7, r3
 8012640:	dc01      	bgt.n	8012646 <__kernel_rem_pio2+0x4c6>
 8012642:	45ba      	cmp	sl, r7
 8012644:	dae9      	bge.n	801261a <__kernel_rem_pio2+0x49a>
 8012646:	ab4a      	add	r3, sp, #296	; 0x128
 8012648:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801264c:	e9c3 8900 	strd	r8, r9, [r3]
 8012650:	f10a 0a01 	add.w	sl, sl, #1
 8012654:	3e08      	subs	r6, #8
 8012656:	e6f0      	b.n	801243a <__kernel_rem_pio2+0x2ba>
 8012658:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801265a:	2b03      	cmp	r3, #3
 801265c:	d85b      	bhi.n	8012716 <__kernel_rem_pio2+0x596>
 801265e:	e8df f003 	tbb	[pc, r3]
 8012662:	264a      	.short	0x264a
 8012664:	0226      	.short	0x0226
 8012666:	ab9a      	add	r3, sp, #616	; 0x268
 8012668:	441c      	add	r4, r3
 801266a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801266e:	46a2      	mov	sl, r4
 8012670:	46ab      	mov	fp, r5
 8012672:	f1bb 0f00 	cmp.w	fp, #0
 8012676:	dc6c      	bgt.n	8012752 <__kernel_rem_pio2+0x5d2>
 8012678:	46a2      	mov	sl, r4
 801267a:	46ab      	mov	fp, r5
 801267c:	f1bb 0f01 	cmp.w	fp, #1
 8012680:	f300 8086 	bgt.w	8012790 <__kernel_rem_pio2+0x610>
 8012684:	2000      	movs	r0, #0
 8012686:	2100      	movs	r1, #0
 8012688:	2d01      	cmp	r5, #1
 801268a:	f300 80a0 	bgt.w	80127ce <__kernel_rem_pio2+0x64e>
 801268e:	9b02      	ldr	r3, [sp, #8]
 8012690:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012694:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012698:	2b00      	cmp	r3, #0
 801269a:	f040 809e 	bne.w	80127da <__kernel_rem_pio2+0x65a>
 801269e:	9b01      	ldr	r3, [sp, #4]
 80126a0:	e9c3 7800 	strd	r7, r8, [r3]
 80126a4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80126a8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80126ac:	e033      	b.n	8012716 <__kernel_rem_pio2+0x596>
 80126ae:	3408      	adds	r4, #8
 80126b0:	ab4a      	add	r3, sp, #296	; 0x128
 80126b2:	441c      	add	r4, r3
 80126b4:	462e      	mov	r6, r5
 80126b6:	2000      	movs	r0, #0
 80126b8:	2100      	movs	r1, #0
 80126ba:	2e00      	cmp	r6, #0
 80126bc:	da3a      	bge.n	8012734 <__kernel_rem_pio2+0x5b4>
 80126be:	9b02      	ldr	r3, [sp, #8]
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d03d      	beq.n	8012740 <__kernel_rem_pio2+0x5c0>
 80126c4:	4602      	mov	r2, r0
 80126c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80126ca:	9c01      	ldr	r4, [sp, #4]
 80126cc:	e9c4 2300 	strd	r2, r3, [r4]
 80126d0:	4602      	mov	r2, r0
 80126d2:	460b      	mov	r3, r1
 80126d4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80126d8:	f7ed fdee 	bl	80002b8 <__aeabi_dsub>
 80126dc:	ae4c      	add	r6, sp, #304	; 0x130
 80126de:	2401      	movs	r4, #1
 80126e0:	42a5      	cmp	r5, r4
 80126e2:	da30      	bge.n	8012746 <__kernel_rem_pio2+0x5c6>
 80126e4:	9b02      	ldr	r3, [sp, #8]
 80126e6:	b113      	cbz	r3, 80126ee <__kernel_rem_pio2+0x56e>
 80126e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80126ec:	4619      	mov	r1, r3
 80126ee:	9b01      	ldr	r3, [sp, #4]
 80126f0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80126f4:	e00f      	b.n	8012716 <__kernel_rem_pio2+0x596>
 80126f6:	ab9a      	add	r3, sp, #616	; 0x268
 80126f8:	441c      	add	r4, r3
 80126fa:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80126fe:	2000      	movs	r0, #0
 8012700:	2100      	movs	r1, #0
 8012702:	2d00      	cmp	r5, #0
 8012704:	da10      	bge.n	8012728 <__kernel_rem_pio2+0x5a8>
 8012706:	9b02      	ldr	r3, [sp, #8]
 8012708:	b113      	cbz	r3, 8012710 <__kernel_rem_pio2+0x590>
 801270a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801270e:	4619      	mov	r1, r3
 8012710:	9b01      	ldr	r3, [sp, #4]
 8012712:	e9c3 0100 	strd	r0, r1, [r3]
 8012716:	9b06      	ldr	r3, [sp, #24]
 8012718:	f003 0007 	and.w	r0, r3, #7
 801271c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012720:	ecbd 8b02 	vpop	{d8}
 8012724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012728:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801272c:	f7ed fdc6 	bl	80002bc <__adddf3>
 8012730:	3d01      	subs	r5, #1
 8012732:	e7e6      	b.n	8012702 <__kernel_rem_pio2+0x582>
 8012734:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012738:	f7ed fdc0 	bl	80002bc <__adddf3>
 801273c:	3e01      	subs	r6, #1
 801273e:	e7bc      	b.n	80126ba <__kernel_rem_pio2+0x53a>
 8012740:	4602      	mov	r2, r0
 8012742:	460b      	mov	r3, r1
 8012744:	e7c1      	b.n	80126ca <__kernel_rem_pio2+0x54a>
 8012746:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801274a:	f7ed fdb7 	bl	80002bc <__adddf3>
 801274e:	3401      	adds	r4, #1
 8012750:	e7c6      	b.n	80126e0 <__kernel_rem_pio2+0x560>
 8012752:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8012756:	ed3a 7b02 	vldmdb	sl!, {d7}
 801275a:	4640      	mov	r0, r8
 801275c:	ec53 2b17 	vmov	r2, r3, d7
 8012760:	4649      	mov	r1, r9
 8012762:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012766:	f7ed fda9 	bl	80002bc <__adddf3>
 801276a:	4602      	mov	r2, r0
 801276c:	460b      	mov	r3, r1
 801276e:	4606      	mov	r6, r0
 8012770:	460f      	mov	r7, r1
 8012772:	4640      	mov	r0, r8
 8012774:	4649      	mov	r1, r9
 8012776:	f7ed fd9f 	bl	80002b8 <__aeabi_dsub>
 801277a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801277e:	f7ed fd9d 	bl	80002bc <__adddf3>
 8012782:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012786:	e9ca 0100 	strd	r0, r1, [sl]
 801278a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 801278e:	e770      	b.n	8012672 <__kernel_rem_pio2+0x4f2>
 8012790:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8012794:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012798:	4630      	mov	r0, r6
 801279a:	ec53 2b17 	vmov	r2, r3, d7
 801279e:	4639      	mov	r1, r7
 80127a0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80127a4:	f7ed fd8a 	bl	80002bc <__adddf3>
 80127a8:	4602      	mov	r2, r0
 80127aa:	460b      	mov	r3, r1
 80127ac:	4680      	mov	r8, r0
 80127ae:	4689      	mov	r9, r1
 80127b0:	4630      	mov	r0, r6
 80127b2:	4639      	mov	r1, r7
 80127b4:	f7ed fd80 	bl	80002b8 <__aeabi_dsub>
 80127b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127bc:	f7ed fd7e 	bl	80002bc <__adddf3>
 80127c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80127c4:	e9ca 0100 	strd	r0, r1, [sl]
 80127c8:	e94a 8902 	strd	r8, r9, [sl, #-8]
 80127cc:	e756      	b.n	801267c <__kernel_rem_pio2+0x4fc>
 80127ce:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80127d2:	f7ed fd73 	bl	80002bc <__adddf3>
 80127d6:	3d01      	subs	r5, #1
 80127d8:	e756      	b.n	8012688 <__kernel_rem_pio2+0x508>
 80127da:	9b01      	ldr	r3, [sp, #4]
 80127dc:	9a01      	ldr	r2, [sp, #4]
 80127de:	601f      	str	r7, [r3, #0]
 80127e0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80127e4:	605c      	str	r4, [r3, #4]
 80127e6:	609d      	str	r5, [r3, #8]
 80127e8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80127ec:	60d3      	str	r3, [r2, #12]
 80127ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80127f2:	6110      	str	r0, [r2, #16]
 80127f4:	6153      	str	r3, [r2, #20]
 80127f6:	e78e      	b.n	8012716 <__kernel_rem_pio2+0x596>
 80127f8:	41700000 	.word	0x41700000
 80127fc:	3e700000 	.word	0x3e700000

08012800 <__kernel_sin>:
 8012800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012804:	ec55 4b10 	vmov	r4, r5, d0
 8012808:	b085      	sub	sp, #20
 801280a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801280e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8012812:	ed8d 1b00 	vstr	d1, [sp]
 8012816:	9002      	str	r0, [sp, #8]
 8012818:	da06      	bge.n	8012828 <__kernel_sin+0x28>
 801281a:	ee10 0a10 	vmov	r0, s0
 801281e:	4629      	mov	r1, r5
 8012820:	f7ee f9b2 	bl	8000b88 <__aeabi_d2iz>
 8012824:	2800      	cmp	r0, #0
 8012826:	d051      	beq.n	80128cc <__kernel_sin+0xcc>
 8012828:	4622      	mov	r2, r4
 801282a:	462b      	mov	r3, r5
 801282c:	4620      	mov	r0, r4
 801282e:	4629      	mov	r1, r5
 8012830:	f7ed fefa 	bl	8000628 <__aeabi_dmul>
 8012834:	4682      	mov	sl, r0
 8012836:	468b      	mov	fp, r1
 8012838:	4602      	mov	r2, r0
 801283a:	460b      	mov	r3, r1
 801283c:	4620      	mov	r0, r4
 801283e:	4629      	mov	r1, r5
 8012840:	f7ed fef2 	bl	8000628 <__aeabi_dmul>
 8012844:	a341      	add	r3, pc, #260	; (adr r3, 801294c <__kernel_sin+0x14c>)
 8012846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801284a:	4680      	mov	r8, r0
 801284c:	4689      	mov	r9, r1
 801284e:	4650      	mov	r0, sl
 8012850:	4659      	mov	r1, fp
 8012852:	f7ed fee9 	bl	8000628 <__aeabi_dmul>
 8012856:	a33f      	add	r3, pc, #252	; (adr r3, 8012954 <__kernel_sin+0x154>)
 8012858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801285c:	f7ed fd2c 	bl	80002b8 <__aeabi_dsub>
 8012860:	4652      	mov	r2, sl
 8012862:	465b      	mov	r3, fp
 8012864:	f7ed fee0 	bl	8000628 <__aeabi_dmul>
 8012868:	a33c      	add	r3, pc, #240	; (adr r3, 801295c <__kernel_sin+0x15c>)
 801286a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801286e:	f7ed fd25 	bl	80002bc <__adddf3>
 8012872:	4652      	mov	r2, sl
 8012874:	465b      	mov	r3, fp
 8012876:	f7ed fed7 	bl	8000628 <__aeabi_dmul>
 801287a:	a33a      	add	r3, pc, #232	; (adr r3, 8012964 <__kernel_sin+0x164>)
 801287c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012880:	f7ed fd1a 	bl	80002b8 <__aeabi_dsub>
 8012884:	4652      	mov	r2, sl
 8012886:	465b      	mov	r3, fp
 8012888:	f7ed fece 	bl	8000628 <__aeabi_dmul>
 801288c:	a337      	add	r3, pc, #220	; (adr r3, 801296c <__kernel_sin+0x16c>)
 801288e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012892:	f7ed fd13 	bl	80002bc <__adddf3>
 8012896:	9b02      	ldr	r3, [sp, #8]
 8012898:	4606      	mov	r6, r0
 801289a:	460f      	mov	r7, r1
 801289c:	b9db      	cbnz	r3, 80128d6 <__kernel_sin+0xd6>
 801289e:	4602      	mov	r2, r0
 80128a0:	460b      	mov	r3, r1
 80128a2:	4650      	mov	r0, sl
 80128a4:	4659      	mov	r1, fp
 80128a6:	f7ed febf 	bl	8000628 <__aeabi_dmul>
 80128aa:	a325      	add	r3, pc, #148	; (adr r3, 8012940 <__kernel_sin+0x140>)
 80128ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128b0:	f7ed fd02 	bl	80002b8 <__aeabi_dsub>
 80128b4:	4642      	mov	r2, r8
 80128b6:	464b      	mov	r3, r9
 80128b8:	f7ed feb6 	bl	8000628 <__aeabi_dmul>
 80128bc:	4602      	mov	r2, r0
 80128be:	460b      	mov	r3, r1
 80128c0:	4620      	mov	r0, r4
 80128c2:	4629      	mov	r1, r5
 80128c4:	f7ed fcfa 	bl	80002bc <__adddf3>
 80128c8:	4604      	mov	r4, r0
 80128ca:	460d      	mov	r5, r1
 80128cc:	ec45 4b10 	vmov	d0, r4, r5
 80128d0:	b005      	add	sp, #20
 80128d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128d6:	2200      	movs	r2, #0
 80128d8:	4b1b      	ldr	r3, [pc, #108]	; (8012948 <__kernel_sin+0x148>)
 80128da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80128de:	f7ed fea3 	bl	8000628 <__aeabi_dmul>
 80128e2:	4632      	mov	r2, r6
 80128e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80128e8:	463b      	mov	r3, r7
 80128ea:	4640      	mov	r0, r8
 80128ec:	4649      	mov	r1, r9
 80128ee:	f7ed fe9b 	bl	8000628 <__aeabi_dmul>
 80128f2:	4602      	mov	r2, r0
 80128f4:	460b      	mov	r3, r1
 80128f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80128fa:	f7ed fcdd 	bl	80002b8 <__aeabi_dsub>
 80128fe:	4652      	mov	r2, sl
 8012900:	465b      	mov	r3, fp
 8012902:	f7ed fe91 	bl	8000628 <__aeabi_dmul>
 8012906:	e9dd 2300 	ldrd	r2, r3, [sp]
 801290a:	f7ed fcd5 	bl	80002b8 <__aeabi_dsub>
 801290e:	a30c      	add	r3, pc, #48	; (adr r3, 8012940 <__kernel_sin+0x140>)
 8012910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012914:	4606      	mov	r6, r0
 8012916:	460f      	mov	r7, r1
 8012918:	4640      	mov	r0, r8
 801291a:	4649      	mov	r1, r9
 801291c:	f7ed fe84 	bl	8000628 <__aeabi_dmul>
 8012920:	4602      	mov	r2, r0
 8012922:	460b      	mov	r3, r1
 8012924:	4630      	mov	r0, r6
 8012926:	4639      	mov	r1, r7
 8012928:	f7ed fcc8 	bl	80002bc <__adddf3>
 801292c:	4602      	mov	r2, r0
 801292e:	460b      	mov	r3, r1
 8012930:	4620      	mov	r0, r4
 8012932:	4629      	mov	r1, r5
 8012934:	f7ed fcc0 	bl	80002b8 <__aeabi_dsub>
 8012938:	e7c6      	b.n	80128c8 <__kernel_sin+0xc8>
 801293a:	bf00      	nop
 801293c:	f3af 8000 	nop.w
 8012940:	55555549 	.word	0x55555549
 8012944:	3fc55555 	.word	0x3fc55555
 8012948:	3fe00000 	.word	0x3fe00000
 801294c:	5acfd57c 	.word	0x5acfd57c
 8012950:	3de5d93a 	.word	0x3de5d93a
 8012954:	8a2b9ceb 	.word	0x8a2b9ceb
 8012958:	3e5ae5e6 	.word	0x3e5ae5e6
 801295c:	57b1fe7d 	.word	0x57b1fe7d
 8012960:	3ec71de3 	.word	0x3ec71de3
 8012964:	19c161d5 	.word	0x19c161d5
 8012968:	3f2a01a0 	.word	0x3f2a01a0
 801296c:	1110f8a6 	.word	0x1110f8a6
 8012970:	3f811111 	.word	0x3f811111

08012974 <fabs>:
 8012974:	ec51 0b10 	vmov	r0, r1, d0
 8012978:	ee10 2a10 	vmov	r2, s0
 801297c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012980:	ec43 2b10 	vmov	d0, r2, r3
 8012984:	4770      	bx	lr
	...

08012988 <floor>:
 8012988:	ec51 0b10 	vmov	r0, r1, d0
 801298c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012990:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8012994:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8012998:	2e13      	cmp	r6, #19
 801299a:	460c      	mov	r4, r1
 801299c:	ee10 5a10 	vmov	r5, s0
 80129a0:	4680      	mov	r8, r0
 80129a2:	dc34      	bgt.n	8012a0e <floor+0x86>
 80129a4:	2e00      	cmp	r6, #0
 80129a6:	da16      	bge.n	80129d6 <floor+0x4e>
 80129a8:	a335      	add	r3, pc, #212	; (adr r3, 8012a80 <floor+0xf8>)
 80129aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129ae:	f7ed fc85 	bl	80002bc <__adddf3>
 80129b2:	2200      	movs	r2, #0
 80129b4:	2300      	movs	r3, #0
 80129b6:	f7ee f8c7 	bl	8000b48 <__aeabi_dcmpgt>
 80129ba:	b148      	cbz	r0, 80129d0 <floor+0x48>
 80129bc:	2c00      	cmp	r4, #0
 80129be:	da59      	bge.n	8012a74 <floor+0xec>
 80129c0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80129c4:	4a30      	ldr	r2, [pc, #192]	; (8012a88 <floor+0x100>)
 80129c6:	432b      	orrs	r3, r5
 80129c8:	2500      	movs	r5, #0
 80129ca:	42ab      	cmp	r3, r5
 80129cc:	bf18      	it	ne
 80129ce:	4614      	movne	r4, r2
 80129d0:	4621      	mov	r1, r4
 80129d2:	4628      	mov	r0, r5
 80129d4:	e025      	b.n	8012a22 <floor+0x9a>
 80129d6:	4f2d      	ldr	r7, [pc, #180]	; (8012a8c <floor+0x104>)
 80129d8:	4137      	asrs	r7, r6
 80129da:	ea01 0307 	and.w	r3, r1, r7
 80129de:	4303      	orrs	r3, r0
 80129e0:	d01f      	beq.n	8012a22 <floor+0x9a>
 80129e2:	a327      	add	r3, pc, #156	; (adr r3, 8012a80 <floor+0xf8>)
 80129e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129e8:	f7ed fc68 	bl	80002bc <__adddf3>
 80129ec:	2200      	movs	r2, #0
 80129ee:	2300      	movs	r3, #0
 80129f0:	f7ee f8aa 	bl	8000b48 <__aeabi_dcmpgt>
 80129f4:	2800      	cmp	r0, #0
 80129f6:	d0eb      	beq.n	80129d0 <floor+0x48>
 80129f8:	2c00      	cmp	r4, #0
 80129fa:	bfbe      	ittt	lt
 80129fc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8012a00:	fa43 f606 	asrlt.w	r6, r3, r6
 8012a04:	19a4      	addlt	r4, r4, r6
 8012a06:	ea24 0407 	bic.w	r4, r4, r7
 8012a0a:	2500      	movs	r5, #0
 8012a0c:	e7e0      	b.n	80129d0 <floor+0x48>
 8012a0e:	2e33      	cmp	r6, #51	; 0x33
 8012a10:	dd0b      	ble.n	8012a2a <floor+0xa2>
 8012a12:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012a16:	d104      	bne.n	8012a22 <floor+0x9a>
 8012a18:	ee10 2a10 	vmov	r2, s0
 8012a1c:	460b      	mov	r3, r1
 8012a1e:	f7ed fc4d 	bl	80002bc <__adddf3>
 8012a22:	ec41 0b10 	vmov	d0, r0, r1
 8012a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a2a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8012a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8012a32:	fa23 f707 	lsr.w	r7, r3, r7
 8012a36:	4207      	tst	r7, r0
 8012a38:	d0f3      	beq.n	8012a22 <floor+0x9a>
 8012a3a:	a311      	add	r3, pc, #68	; (adr r3, 8012a80 <floor+0xf8>)
 8012a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a40:	f7ed fc3c 	bl	80002bc <__adddf3>
 8012a44:	2200      	movs	r2, #0
 8012a46:	2300      	movs	r3, #0
 8012a48:	f7ee f87e 	bl	8000b48 <__aeabi_dcmpgt>
 8012a4c:	2800      	cmp	r0, #0
 8012a4e:	d0bf      	beq.n	80129d0 <floor+0x48>
 8012a50:	2c00      	cmp	r4, #0
 8012a52:	da02      	bge.n	8012a5a <floor+0xd2>
 8012a54:	2e14      	cmp	r6, #20
 8012a56:	d103      	bne.n	8012a60 <floor+0xd8>
 8012a58:	3401      	adds	r4, #1
 8012a5a:	ea25 0507 	bic.w	r5, r5, r7
 8012a5e:	e7b7      	b.n	80129d0 <floor+0x48>
 8012a60:	2301      	movs	r3, #1
 8012a62:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8012a66:	fa03 f606 	lsl.w	r6, r3, r6
 8012a6a:	4435      	add	r5, r6
 8012a6c:	4545      	cmp	r5, r8
 8012a6e:	bf38      	it	cc
 8012a70:	18e4      	addcc	r4, r4, r3
 8012a72:	e7f2      	b.n	8012a5a <floor+0xd2>
 8012a74:	2500      	movs	r5, #0
 8012a76:	462c      	mov	r4, r5
 8012a78:	e7aa      	b.n	80129d0 <floor+0x48>
 8012a7a:	bf00      	nop
 8012a7c:	f3af 8000 	nop.w
 8012a80:	8800759c 	.word	0x8800759c
 8012a84:	7e37e43c 	.word	0x7e37e43c
 8012a88:	bff00000 	.word	0xbff00000
 8012a8c:	000fffff 	.word	0x000fffff

08012a90 <matherr>:
 8012a90:	2000      	movs	r0, #0
 8012a92:	4770      	bx	lr
 8012a94:	0000      	movs	r0, r0
	...

08012a98 <scalbn>:
 8012a98:	b570      	push	{r4, r5, r6, lr}
 8012a9a:	ec55 4b10 	vmov	r4, r5, d0
 8012a9e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8012aa2:	4606      	mov	r6, r0
 8012aa4:	462b      	mov	r3, r5
 8012aa6:	b9aa      	cbnz	r2, 8012ad4 <scalbn+0x3c>
 8012aa8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012aac:	4323      	orrs	r3, r4
 8012aae:	d03b      	beq.n	8012b28 <scalbn+0x90>
 8012ab0:	4b31      	ldr	r3, [pc, #196]	; (8012b78 <scalbn+0xe0>)
 8012ab2:	4629      	mov	r1, r5
 8012ab4:	2200      	movs	r2, #0
 8012ab6:	ee10 0a10 	vmov	r0, s0
 8012aba:	f7ed fdb5 	bl	8000628 <__aeabi_dmul>
 8012abe:	4b2f      	ldr	r3, [pc, #188]	; (8012b7c <scalbn+0xe4>)
 8012ac0:	429e      	cmp	r6, r3
 8012ac2:	4604      	mov	r4, r0
 8012ac4:	460d      	mov	r5, r1
 8012ac6:	da12      	bge.n	8012aee <scalbn+0x56>
 8012ac8:	a327      	add	r3, pc, #156	; (adr r3, 8012b68 <scalbn+0xd0>)
 8012aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ace:	f7ed fdab 	bl	8000628 <__aeabi_dmul>
 8012ad2:	e009      	b.n	8012ae8 <scalbn+0x50>
 8012ad4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012ad8:	428a      	cmp	r2, r1
 8012ada:	d10c      	bne.n	8012af6 <scalbn+0x5e>
 8012adc:	ee10 2a10 	vmov	r2, s0
 8012ae0:	4620      	mov	r0, r4
 8012ae2:	4629      	mov	r1, r5
 8012ae4:	f7ed fbea 	bl	80002bc <__adddf3>
 8012ae8:	4604      	mov	r4, r0
 8012aea:	460d      	mov	r5, r1
 8012aec:	e01c      	b.n	8012b28 <scalbn+0x90>
 8012aee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012af2:	460b      	mov	r3, r1
 8012af4:	3a36      	subs	r2, #54	; 0x36
 8012af6:	4432      	add	r2, r6
 8012af8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012afc:	428a      	cmp	r2, r1
 8012afe:	dd0b      	ble.n	8012b18 <scalbn+0x80>
 8012b00:	ec45 4b11 	vmov	d1, r4, r5
 8012b04:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012b70 <scalbn+0xd8>
 8012b08:	f000 f83c 	bl	8012b84 <copysign>
 8012b0c:	a318      	add	r3, pc, #96	; (adr r3, 8012b70 <scalbn+0xd8>)
 8012b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b12:	ec51 0b10 	vmov	r0, r1, d0
 8012b16:	e7da      	b.n	8012ace <scalbn+0x36>
 8012b18:	2a00      	cmp	r2, #0
 8012b1a:	dd08      	ble.n	8012b2e <scalbn+0x96>
 8012b1c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012b20:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012b24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012b28:	ec45 4b10 	vmov	d0, r4, r5
 8012b2c:	bd70      	pop	{r4, r5, r6, pc}
 8012b2e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012b32:	da0d      	bge.n	8012b50 <scalbn+0xb8>
 8012b34:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012b38:	429e      	cmp	r6, r3
 8012b3a:	ec45 4b11 	vmov	d1, r4, r5
 8012b3e:	dce1      	bgt.n	8012b04 <scalbn+0x6c>
 8012b40:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012b68 <scalbn+0xd0>
 8012b44:	f000 f81e 	bl	8012b84 <copysign>
 8012b48:	a307      	add	r3, pc, #28	; (adr r3, 8012b68 <scalbn+0xd0>)
 8012b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b4e:	e7e0      	b.n	8012b12 <scalbn+0x7a>
 8012b50:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012b54:	3236      	adds	r2, #54	; 0x36
 8012b56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012b5a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012b5e:	4620      	mov	r0, r4
 8012b60:	4629      	mov	r1, r5
 8012b62:	2200      	movs	r2, #0
 8012b64:	4b06      	ldr	r3, [pc, #24]	; (8012b80 <scalbn+0xe8>)
 8012b66:	e7b2      	b.n	8012ace <scalbn+0x36>
 8012b68:	c2f8f359 	.word	0xc2f8f359
 8012b6c:	01a56e1f 	.word	0x01a56e1f
 8012b70:	8800759c 	.word	0x8800759c
 8012b74:	7e37e43c 	.word	0x7e37e43c
 8012b78:	43500000 	.word	0x43500000
 8012b7c:	ffff3cb0 	.word	0xffff3cb0
 8012b80:	3c900000 	.word	0x3c900000

08012b84 <copysign>:
 8012b84:	ec51 0b10 	vmov	r0, r1, d0
 8012b88:	ee11 0a90 	vmov	r0, s3
 8012b8c:	ee10 2a10 	vmov	r2, s0
 8012b90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012b94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8012b98:	ea41 0300 	orr.w	r3, r1, r0
 8012b9c:	ec43 2b10 	vmov	d0, r2, r3
 8012ba0:	4770      	bx	lr
	...

08012ba4 <__errno>:
 8012ba4:	4b01      	ldr	r3, [pc, #4]	; (8012bac <__errno+0x8>)
 8012ba6:	6818      	ldr	r0, [r3, #0]
 8012ba8:	4770      	bx	lr
 8012baa:	bf00      	nop
 8012bac:	2000000c 	.word	0x2000000c

08012bb0 <__libc_init_array>:
 8012bb0:	b570      	push	{r4, r5, r6, lr}
 8012bb2:	4e0d      	ldr	r6, [pc, #52]	; (8012be8 <__libc_init_array+0x38>)
 8012bb4:	4c0d      	ldr	r4, [pc, #52]	; (8012bec <__libc_init_array+0x3c>)
 8012bb6:	1ba4      	subs	r4, r4, r6
 8012bb8:	10a4      	asrs	r4, r4, #2
 8012bba:	2500      	movs	r5, #0
 8012bbc:	42a5      	cmp	r5, r4
 8012bbe:	d109      	bne.n	8012bd4 <__libc_init_array+0x24>
 8012bc0:	4e0b      	ldr	r6, [pc, #44]	; (8012bf0 <__libc_init_array+0x40>)
 8012bc2:	4c0c      	ldr	r4, [pc, #48]	; (8012bf4 <__libc_init_array+0x44>)
 8012bc4:	f004 ff36 	bl	8017a34 <_init>
 8012bc8:	1ba4      	subs	r4, r4, r6
 8012bca:	10a4      	asrs	r4, r4, #2
 8012bcc:	2500      	movs	r5, #0
 8012bce:	42a5      	cmp	r5, r4
 8012bd0:	d105      	bne.n	8012bde <__libc_init_array+0x2e>
 8012bd2:	bd70      	pop	{r4, r5, r6, pc}
 8012bd4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012bd8:	4798      	blx	r3
 8012bda:	3501      	adds	r5, #1
 8012bdc:	e7ee      	b.n	8012bbc <__libc_init_array+0xc>
 8012bde:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012be2:	4798      	blx	r3
 8012be4:	3501      	adds	r5, #1
 8012be6:	e7f2      	b.n	8012bce <__libc_init_array+0x1e>
 8012be8:	0801827c 	.word	0x0801827c
 8012bec:	0801827c 	.word	0x0801827c
 8012bf0:	0801827c 	.word	0x0801827c
 8012bf4:	08018284 	.word	0x08018284

08012bf8 <memset>:
 8012bf8:	4402      	add	r2, r0
 8012bfa:	4603      	mov	r3, r0
 8012bfc:	4293      	cmp	r3, r2
 8012bfe:	d100      	bne.n	8012c02 <memset+0xa>
 8012c00:	4770      	bx	lr
 8012c02:	f803 1b01 	strb.w	r1, [r3], #1
 8012c06:	e7f9      	b.n	8012bfc <memset+0x4>

08012c08 <__cvt>:
 8012c08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012c0c:	ec55 4b10 	vmov	r4, r5, d0
 8012c10:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8012c12:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012c16:	2d00      	cmp	r5, #0
 8012c18:	460e      	mov	r6, r1
 8012c1a:	4691      	mov	r9, r2
 8012c1c:	4619      	mov	r1, r3
 8012c1e:	bfb8      	it	lt
 8012c20:	4622      	movlt	r2, r4
 8012c22:	462b      	mov	r3, r5
 8012c24:	f027 0720 	bic.w	r7, r7, #32
 8012c28:	bfbb      	ittet	lt
 8012c2a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012c2e:	461d      	movlt	r5, r3
 8012c30:	2300      	movge	r3, #0
 8012c32:	232d      	movlt	r3, #45	; 0x2d
 8012c34:	bfb8      	it	lt
 8012c36:	4614      	movlt	r4, r2
 8012c38:	2f46      	cmp	r7, #70	; 0x46
 8012c3a:	700b      	strb	r3, [r1, #0]
 8012c3c:	d004      	beq.n	8012c48 <__cvt+0x40>
 8012c3e:	2f45      	cmp	r7, #69	; 0x45
 8012c40:	d100      	bne.n	8012c44 <__cvt+0x3c>
 8012c42:	3601      	adds	r6, #1
 8012c44:	2102      	movs	r1, #2
 8012c46:	e000      	b.n	8012c4a <__cvt+0x42>
 8012c48:	2103      	movs	r1, #3
 8012c4a:	ab03      	add	r3, sp, #12
 8012c4c:	9301      	str	r3, [sp, #4]
 8012c4e:	ab02      	add	r3, sp, #8
 8012c50:	9300      	str	r3, [sp, #0]
 8012c52:	4632      	mov	r2, r6
 8012c54:	4653      	mov	r3, sl
 8012c56:	ec45 4b10 	vmov	d0, r4, r5
 8012c5a:	f001 ffb1 	bl	8014bc0 <_dtoa_r>
 8012c5e:	2f47      	cmp	r7, #71	; 0x47
 8012c60:	4680      	mov	r8, r0
 8012c62:	d102      	bne.n	8012c6a <__cvt+0x62>
 8012c64:	f019 0f01 	tst.w	r9, #1
 8012c68:	d026      	beq.n	8012cb8 <__cvt+0xb0>
 8012c6a:	2f46      	cmp	r7, #70	; 0x46
 8012c6c:	eb08 0906 	add.w	r9, r8, r6
 8012c70:	d111      	bne.n	8012c96 <__cvt+0x8e>
 8012c72:	f898 3000 	ldrb.w	r3, [r8]
 8012c76:	2b30      	cmp	r3, #48	; 0x30
 8012c78:	d10a      	bne.n	8012c90 <__cvt+0x88>
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	4620      	mov	r0, r4
 8012c80:	4629      	mov	r1, r5
 8012c82:	f7ed ff39 	bl	8000af8 <__aeabi_dcmpeq>
 8012c86:	b918      	cbnz	r0, 8012c90 <__cvt+0x88>
 8012c88:	f1c6 0601 	rsb	r6, r6, #1
 8012c8c:	f8ca 6000 	str.w	r6, [sl]
 8012c90:	f8da 3000 	ldr.w	r3, [sl]
 8012c94:	4499      	add	r9, r3
 8012c96:	2200      	movs	r2, #0
 8012c98:	2300      	movs	r3, #0
 8012c9a:	4620      	mov	r0, r4
 8012c9c:	4629      	mov	r1, r5
 8012c9e:	f7ed ff2b 	bl	8000af8 <__aeabi_dcmpeq>
 8012ca2:	b938      	cbnz	r0, 8012cb4 <__cvt+0xac>
 8012ca4:	2230      	movs	r2, #48	; 0x30
 8012ca6:	9b03      	ldr	r3, [sp, #12]
 8012ca8:	454b      	cmp	r3, r9
 8012caa:	d205      	bcs.n	8012cb8 <__cvt+0xb0>
 8012cac:	1c59      	adds	r1, r3, #1
 8012cae:	9103      	str	r1, [sp, #12]
 8012cb0:	701a      	strb	r2, [r3, #0]
 8012cb2:	e7f8      	b.n	8012ca6 <__cvt+0x9e>
 8012cb4:	f8cd 900c 	str.w	r9, [sp, #12]
 8012cb8:	9b03      	ldr	r3, [sp, #12]
 8012cba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012cbc:	eba3 0308 	sub.w	r3, r3, r8
 8012cc0:	4640      	mov	r0, r8
 8012cc2:	6013      	str	r3, [r2, #0]
 8012cc4:	b004      	add	sp, #16
 8012cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012cca <__exponent>:
 8012cca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012ccc:	2900      	cmp	r1, #0
 8012cce:	4604      	mov	r4, r0
 8012cd0:	bfba      	itte	lt
 8012cd2:	4249      	neglt	r1, r1
 8012cd4:	232d      	movlt	r3, #45	; 0x2d
 8012cd6:	232b      	movge	r3, #43	; 0x2b
 8012cd8:	2909      	cmp	r1, #9
 8012cda:	f804 2b02 	strb.w	r2, [r4], #2
 8012cde:	7043      	strb	r3, [r0, #1]
 8012ce0:	dd20      	ble.n	8012d24 <__exponent+0x5a>
 8012ce2:	f10d 0307 	add.w	r3, sp, #7
 8012ce6:	461f      	mov	r7, r3
 8012ce8:	260a      	movs	r6, #10
 8012cea:	fb91 f5f6 	sdiv	r5, r1, r6
 8012cee:	fb06 1115 	mls	r1, r6, r5, r1
 8012cf2:	3130      	adds	r1, #48	; 0x30
 8012cf4:	2d09      	cmp	r5, #9
 8012cf6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012cfa:	f103 32ff 	add.w	r2, r3, #4294967295
 8012cfe:	4629      	mov	r1, r5
 8012d00:	dc09      	bgt.n	8012d16 <__exponent+0x4c>
 8012d02:	3130      	adds	r1, #48	; 0x30
 8012d04:	3b02      	subs	r3, #2
 8012d06:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012d0a:	42bb      	cmp	r3, r7
 8012d0c:	4622      	mov	r2, r4
 8012d0e:	d304      	bcc.n	8012d1a <__exponent+0x50>
 8012d10:	1a10      	subs	r0, r2, r0
 8012d12:	b003      	add	sp, #12
 8012d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d16:	4613      	mov	r3, r2
 8012d18:	e7e7      	b.n	8012cea <__exponent+0x20>
 8012d1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d1e:	f804 2b01 	strb.w	r2, [r4], #1
 8012d22:	e7f2      	b.n	8012d0a <__exponent+0x40>
 8012d24:	2330      	movs	r3, #48	; 0x30
 8012d26:	4419      	add	r1, r3
 8012d28:	7083      	strb	r3, [r0, #2]
 8012d2a:	1d02      	adds	r2, r0, #4
 8012d2c:	70c1      	strb	r1, [r0, #3]
 8012d2e:	e7ef      	b.n	8012d10 <__exponent+0x46>

08012d30 <_printf_float>:
 8012d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d34:	b08d      	sub	sp, #52	; 0x34
 8012d36:	460c      	mov	r4, r1
 8012d38:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012d3c:	4616      	mov	r6, r2
 8012d3e:	461f      	mov	r7, r3
 8012d40:	4605      	mov	r5, r0
 8012d42:	f003 f9a9 	bl	8016098 <_localeconv_r>
 8012d46:	6803      	ldr	r3, [r0, #0]
 8012d48:	9304      	str	r3, [sp, #16]
 8012d4a:	4618      	mov	r0, r3
 8012d4c:	f7ed fa58 	bl	8000200 <strlen>
 8012d50:	2300      	movs	r3, #0
 8012d52:	930a      	str	r3, [sp, #40]	; 0x28
 8012d54:	f8d8 3000 	ldr.w	r3, [r8]
 8012d58:	9005      	str	r0, [sp, #20]
 8012d5a:	3307      	adds	r3, #7
 8012d5c:	f023 0307 	bic.w	r3, r3, #7
 8012d60:	f103 0208 	add.w	r2, r3, #8
 8012d64:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012d68:	f8d4 b000 	ldr.w	fp, [r4]
 8012d6c:	f8c8 2000 	str.w	r2, [r8]
 8012d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d74:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012d78:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012d7c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012d80:	9307      	str	r3, [sp, #28]
 8012d82:	f8cd 8018 	str.w	r8, [sp, #24]
 8012d86:	f04f 32ff 	mov.w	r2, #4294967295
 8012d8a:	4ba7      	ldr	r3, [pc, #668]	; (8013028 <_printf_float+0x2f8>)
 8012d8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012d90:	f7ed fee4 	bl	8000b5c <__aeabi_dcmpun>
 8012d94:	bb70      	cbnz	r0, 8012df4 <_printf_float+0xc4>
 8012d96:	f04f 32ff 	mov.w	r2, #4294967295
 8012d9a:	4ba3      	ldr	r3, [pc, #652]	; (8013028 <_printf_float+0x2f8>)
 8012d9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012da0:	f7ed febe 	bl	8000b20 <__aeabi_dcmple>
 8012da4:	bb30      	cbnz	r0, 8012df4 <_printf_float+0xc4>
 8012da6:	2200      	movs	r2, #0
 8012da8:	2300      	movs	r3, #0
 8012daa:	4640      	mov	r0, r8
 8012dac:	4649      	mov	r1, r9
 8012dae:	f7ed fead 	bl	8000b0c <__aeabi_dcmplt>
 8012db2:	b110      	cbz	r0, 8012dba <_printf_float+0x8a>
 8012db4:	232d      	movs	r3, #45	; 0x2d
 8012db6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012dba:	4a9c      	ldr	r2, [pc, #624]	; (801302c <_printf_float+0x2fc>)
 8012dbc:	4b9c      	ldr	r3, [pc, #624]	; (8013030 <_printf_float+0x300>)
 8012dbe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012dc2:	bf8c      	ite	hi
 8012dc4:	4690      	movhi	r8, r2
 8012dc6:	4698      	movls	r8, r3
 8012dc8:	2303      	movs	r3, #3
 8012dca:	f02b 0204 	bic.w	r2, fp, #4
 8012dce:	6123      	str	r3, [r4, #16]
 8012dd0:	6022      	str	r2, [r4, #0]
 8012dd2:	f04f 0900 	mov.w	r9, #0
 8012dd6:	9700      	str	r7, [sp, #0]
 8012dd8:	4633      	mov	r3, r6
 8012dda:	aa0b      	add	r2, sp, #44	; 0x2c
 8012ddc:	4621      	mov	r1, r4
 8012dde:	4628      	mov	r0, r5
 8012de0:	f000 f9e6 	bl	80131b0 <_printf_common>
 8012de4:	3001      	adds	r0, #1
 8012de6:	f040 808d 	bne.w	8012f04 <_printf_float+0x1d4>
 8012dea:	f04f 30ff 	mov.w	r0, #4294967295
 8012dee:	b00d      	add	sp, #52	; 0x34
 8012df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012df4:	4642      	mov	r2, r8
 8012df6:	464b      	mov	r3, r9
 8012df8:	4640      	mov	r0, r8
 8012dfa:	4649      	mov	r1, r9
 8012dfc:	f7ed feae 	bl	8000b5c <__aeabi_dcmpun>
 8012e00:	b110      	cbz	r0, 8012e08 <_printf_float+0xd8>
 8012e02:	4a8c      	ldr	r2, [pc, #560]	; (8013034 <_printf_float+0x304>)
 8012e04:	4b8c      	ldr	r3, [pc, #560]	; (8013038 <_printf_float+0x308>)
 8012e06:	e7da      	b.n	8012dbe <_printf_float+0x8e>
 8012e08:	6861      	ldr	r1, [r4, #4]
 8012e0a:	1c4b      	adds	r3, r1, #1
 8012e0c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8012e10:	a80a      	add	r0, sp, #40	; 0x28
 8012e12:	d13e      	bne.n	8012e92 <_printf_float+0x162>
 8012e14:	2306      	movs	r3, #6
 8012e16:	6063      	str	r3, [r4, #4]
 8012e18:	2300      	movs	r3, #0
 8012e1a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012e1e:	ab09      	add	r3, sp, #36	; 0x24
 8012e20:	9300      	str	r3, [sp, #0]
 8012e22:	ec49 8b10 	vmov	d0, r8, r9
 8012e26:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012e2a:	6022      	str	r2, [r4, #0]
 8012e2c:	f8cd a004 	str.w	sl, [sp, #4]
 8012e30:	6861      	ldr	r1, [r4, #4]
 8012e32:	4628      	mov	r0, r5
 8012e34:	f7ff fee8 	bl	8012c08 <__cvt>
 8012e38:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012e3c:	2b47      	cmp	r3, #71	; 0x47
 8012e3e:	4680      	mov	r8, r0
 8012e40:	d109      	bne.n	8012e56 <_printf_float+0x126>
 8012e42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012e44:	1cd8      	adds	r0, r3, #3
 8012e46:	db02      	blt.n	8012e4e <_printf_float+0x11e>
 8012e48:	6862      	ldr	r2, [r4, #4]
 8012e4a:	4293      	cmp	r3, r2
 8012e4c:	dd47      	ble.n	8012ede <_printf_float+0x1ae>
 8012e4e:	f1aa 0a02 	sub.w	sl, sl, #2
 8012e52:	fa5f fa8a 	uxtb.w	sl, sl
 8012e56:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012e5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012e5c:	d824      	bhi.n	8012ea8 <_printf_float+0x178>
 8012e5e:	3901      	subs	r1, #1
 8012e60:	4652      	mov	r2, sl
 8012e62:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012e66:	9109      	str	r1, [sp, #36]	; 0x24
 8012e68:	f7ff ff2f 	bl	8012cca <__exponent>
 8012e6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012e6e:	1813      	adds	r3, r2, r0
 8012e70:	2a01      	cmp	r2, #1
 8012e72:	4681      	mov	r9, r0
 8012e74:	6123      	str	r3, [r4, #16]
 8012e76:	dc02      	bgt.n	8012e7e <_printf_float+0x14e>
 8012e78:	6822      	ldr	r2, [r4, #0]
 8012e7a:	07d1      	lsls	r1, r2, #31
 8012e7c:	d501      	bpl.n	8012e82 <_printf_float+0x152>
 8012e7e:	3301      	adds	r3, #1
 8012e80:	6123      	str	r3, [r4, #16]
 8012e82:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012e86:	2b00      	cmp	r3, #0
 8012e88:	d0a5      	beq.n	8012dd6 <_printf_float+0xa6>
 8012e8a:	232d      	movs	r3, #45	; 0x2d
 8012e8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012e90:	e7a1      	b.n	8012dd6 <_printf_float+0xa6>
 8012e92:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012e96:	f000 8177 	beq.w	8013188 <_printf_float+0x458>
 8012e9a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012e9e:	d1bb      	bne.n	8012e18 <_printf_float+0xe8>
 8012ea0:	2900      	cmp	r1, #0
 8012ea2:	d1b9      	bne.n	8012e18 <_printf_float+0xe8>
 8012ea4:	2301      	movs	r3, #1
 8012ea6:	e7b6      	b.n	8012e16 <_printf_float+0xe6>
 8012ea8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012eac:	d119      	bne.n	8012ee2 <_printf_float+0x1b2>
 8012eae:	2900      	cmp	r1, #0
 8012eb0:	6863      	ldr	r3, [r4, #4]
 8012eb2:	dd0c      	ble.n	8012ece <_printf_float+0x19e>
 8012eb4:	6121      	str	r1, [r4, #16]
 8012eb6:	b913      	cbnz	r3, 8012ebe <_printf_float+0x18e>
 8012eb8:	6822      	ldr	r2, [r4, #0]
 8012eba:	07d2      	lsls	r2, r2, #31
 8012ebc:	d502      	bpl.n	8012ec4 <_printf_float+0x194>
 8012ebe:	3301      	adds	r3, #1
 8012ec0:	440b      	add	r3, r1
 8012ec2:	6123      	str	r3, [r4, #16]
 8012ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ec6:	65a3      	str	r3, [r4, #88]	; 0x58
 8012ec8:	f04f 0900 	mov.w	r9, #0
 8012ecc:	e7d9      	b.n	8012e82 <_printf_float+0x152>
 8012ece:	b913      	cbnz	r3, 8012ed6 <_printf_float+0x1a6>
 8012ed0:	6822      	ldr	r2, [r4, #0]
 8012ed2:	07d0      	lsls	r0, r2, #31
 8012ed4:	d501      	bpl.n	8012eda <_printf_float+0x1aa>
 8012ed6:	3302      	adds	r3, #2
 8012ed8:	e7f3      	b.n	8012ec2 <_printf_float+0x192>
 8012eda:	2301      	movs	r3, #1
 8012edc:	e7f1      	b.n	8012ec2 <_printf_float+0x192>
 8012ede:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8012ee2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012ee6:	4293      	cmp	r3, r2
 8012ee8:	db05      	blt.n	8012ef6 <_printf_float+0x1c6>
 8012eea:	6822      	ldr	r2, [r4, #0]
 8012eec:	6123      	str	r3, [r4, #16]
 8012eee:	07d1      	lsls	r1, r2, #31
 8012ef0:	d5e8      	bpl.n	8012ec4 <_printf_float+0x194>
 8012ef2:	3301      	adds	r3, #1
 8012ef4:	e7e5      	b.n	8012ec2 <_printf_float+0x192>
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	bfd4      	ite	le
 8012efa:	f1c3 0302 	rsble	r3, r3, #2
 8012efe:	2301      	movgt	r3, #1
 8012f00:	4413      	add	r3, r2
 8012f02:	e7de      	b.n	8012ec2 <_printf_float+0x192>
 8012f04:	6823      	ldr	r3, [r4, #0]
 8012f06:	055a      	lsls	r2, r3, #21
 8012f08:	d407      	bmi.n	8012f1a <_printf_float+0x1ea>
 8012f0a:	6923      	ldr	r3, [r4, #16]
 8012f0c:	4642      	mov	r2, r8
 8012f0e:	4631      	mov	r1, r6
 8012f10:	4628      	mov	r0, r5
 8012f12:	47b8      	blx	r7
 8012f14:	3001      	adds	r0, #1
 8012f16:	d12b      	bne.n	8012f70 <_printf_float+0x240>
 8012f18:	e767      	b.n	8012dea <_printf_float+0xba>
 8012f1a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012f1e:	f240 80dc 	bls.w	80130da <_printf_float+0x3aa>
 8012f22:	2200      	movs	r2, #0
 8012f24:	2300      	movs	r3, #0
 8012f26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012f2a:	f7ed fde5 	bl	8000af8 <__aeabi_dcmpeq>
 8012f2e:	2800      	cmp	r0, #0
 8012f30:	d033      	beq.n	8012f9a <_printf_float+0x26a>
 8012f32:	2301      	movs	r3, #1
 8012f34:	4a41      	ldr	r2, [pc, #260]	; (801303c <_printf_float+0x30c>)
 8012f36:	4631      	mov	r1, r6
 8012f38:	4628      	mov	r0, r5
 8012f3a:	47b8      	blx	r7
 8012f3c:	3001      	adds	r0, #1
 8012f3e:	f43f af54 	beq.w	8012dea <_printf_float+0xba>
 8012f42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012f46:	429a      	cmp	r2, r3
 8012f48:	db02      	blt.n	8012f50 <_printf_float+0x220>
 8012f4a:	6823      	ldr	r3, [r4, #0]
 8012f4c:	07d8      	lsls	r0, r3, #31
 8012f4e:	d50f      	bpl.n	8012f70 <_printf_float+0x240>
 8012f50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f54:	4631      	mov	r1, r6
 8012f56:	4628      	mov	r0, r5
 8012f58:	47b8      	blx	r7
 8012f5a:	3001      	adds	r0, #1
 8012f5c:	f43f af45 	beq.w	8012dea <_printf_float+0xba>
 8012f60:	f04f 0800 	mov.w	r8, #0
 8012f64:	f104 091a 	add.w	r9, r4, #26
 8012f68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f6a:	3b01      	subs	r3, #1
 8012f6c:	4543      	cmp	r3, r8
 8012f6e:	dc09      	bgt.n	8012f84 <_printf_float+0x254>
 8012f70:	6823      	ldr	r3, [r4, #0]
 8012f72:	079b      	lsls	r3, r3, #30
 8012f74:	f100 8103 	bmi.w	801317e <_printf_float+0x44e>
 8012f78:	68e0      	ldr	r0, [r4, #12]
 8012f7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f7c:	4298      	cmp	r0, r3
 8012f7e:	bfb8      	it	lt
 8012f80:	4618      	movlt	r0, r3
 8012f82:	e734      	b.n	8012dee <_printf_float+0xbe>
 8012f84:	2301      	movs	r3, #1
 8012f86:	464a      	mov	r2, r9
 8012f88:	4631      	mov	r1, r6
 8012f8a:	4628      	mov	r0, r5
 8012f8c:	47b8      	blx	r7
 8012f8e:	3001      	adds	r0, #1
 8012f90:	f43f af2b 	beq.w	8012dea <_printf_float+0xba>
 8012f94:	f108 0801 	add.w	r8, r8, #1
 8012f98:	e7e6      	b.n	8012f68 <_printf_float+0x238>
 8012f9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	dc2b      	bgt.n	8012ff8 <_printf_float+0x2c8>
 8012fa0:	2301      	movs	r3, #1
 8012fa2:	4a26      	ldr	r2, [pc, #152]	; (801303c <_printf_float+0x30c>)
 8012fa4:	4631      	mov	r1, r6
 8012fa6:	4628      	mov	r0, r5
 8012fa8:	47b8      	blx	r7
 8012faa:	3001      	adds	r0, #1
 8012fac:	f43f af1d 	beq.w	8012dea <_printf_float+0xba>
 8012fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012fb2:	b923      	cbnz	r3, 8012fbe <_printf_float+0x28e>
 8012fb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fb6:	b913      	cbnz	r3, 8012fbe <_printf_float+0x28e>
 8012fb8:	6823      	ldr	r3, [r4, #0]
 8012fba:	07d9      	lsls	r1, r3, #31
 8012fbc:	d5d8      	bpl.n	8012f70 <_printf_float+0x240>
 8012fbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012fc2:	4631      	mov	r1, r6
 8012fc4:	4628      	mov	r0, r5
 8012fc6:	47b8      	blx	r7
 8012fc8:	3001      	adds	r0, #1
 8012fca:	f43f af0e 	beq.w	8012dea <_printf_float+0xba>
 8012fce:	f04f 0900 	mov.w	r9, #0
 8012fd2:	f104 0a1a 	add.w	sl, r4, #26
 8012fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012fd8:	425b      	negs	r3, r3
 8012fda:	454b      	cmp	r3, r9
 8012fdc:	dc01      	bgt.n	8012fe2 <_printf_float+0x2b2>
 8012fde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fe0:	e794      	b.n	8012f0c <_printf_float+0x1dc>
 8012fe2:	2301      	movs	r3, #1
 8012fe4:	4652      	mov	r2, sl
 8012fe6:	4631      	mov	r1, r6
 8012fe8:	4628      	mov	r0, r5
 8012fea:	47b8      	blx	r7
 8012fec:	3001      	adds	r0, #1
 8012fee:	f43f aefc 	beq.w	8012dea <_printf_float+0xba>
 8012ff2:	f109 0901 	add.w	r9, r9, #1
 8012ff6:	e7ee      	b.n	8012fd6 <_printf_float+0x2a6>
 8012ff8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012ffa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012ffc:	429a      	cmp	r2, r3
 8012ffe:	bfa8      	it	ge
 8013000:	461a      	movge	r2, r3
 8013002:	2a00      	cmp	r2, #0
 8013004:	4691      	mov	r9, r2
 8013006:	dd07      	ble.n	8013018 <_printf_float+0x2e8>
 8013008:	4613      	mov	r3, r2
 801300a:	4631      	mov	r1, r6
 801300c:	4642      	mov	r2, r8
 801300e:	4628      	mov	r0, r5
 8013010:	47b8      	blx	r7
 8013012:	3001      	adds	r0, #1
 8013014:	f43f aee9 	beq.w	8012dea <_printf_float+0xba>
 8013018:	f104 031a 	add.w	r3, r4, #26
 801301c:	f04f 0b00 	mov.w	fp, #0
 8013020:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013024:	9306      	str	r3, [sp, #24]
 8013026:	e015      	b.n	8013054 <_printf_float+0x324>
 8013028:	7fefffff 	.word	0x7fefffff
 801302c:	08017f40 	.word	0x08017f40
 8013030:	08017f3c 	.word	0x08017f3c
 8013034:	08017f48 	.word	0x08017f48
 8013038:	08017f44 	.word	0x08017f44
 801303c:	0801816b 	.word	0x0801816b
 8013040:	2301      	movs	r3, #1
 8013042:	9a06      	ldr	r2, [sp, #24]
 8013044:	4631      	mov	r1, r6
 8013046:	4628      	mov	r0, r5
 8013048:	47b8      	blx	r7
 801304a:	3001      	adds	r0, #1
 801304c:	f43f aecd 	beq.w	8012dea <_printf_float+0xba>
 8013050:	f10b 0b01 	add.w	fp, fp, #1
 8013054:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8013058:	ebaa 0309 	sub.w	r3, sl, r9
 801305c:	455b      	cmp	r3, fp
 801305e:	dcef      	bgt.n	8013040 <_printf_float+0x310>
 8013060:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013064:	429a      	cmp	r2, r3
 8013066:	44d0      	add	r8, sl
 8013068:	db15      	blt.n	8013096 <_printf_float+0x366>
 801306a:	6823      	ldr	r3, [r4, #0]
 801306c:	07da      	lsls	r2, r3, #31
 801306e:	d412      	bmi.n	8013096 <_printf_float+0x366>
 8013070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013072:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013074:	eba3 020a 	sub.w	r2, r3, sl
 8013078:	eba3 0a01 	sub.w	sl, r3, r1
 801307c:	4592      	cmp	sl, r2
 801307e:	bfa8      	it	ge
 8013080:	4692      	movge	sl, r2
 8013082:	f1ba 0f00 	cmp.w	sl, #0
 8013086:	dc0e      	bgt.n	80130a6 <_printf_float+0x376>
 8013088:	f04f 0800 	mov.w	r8, #0
 801308c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013090:	f104 091a 	add.w	r9, r4, #26
 8013094:	e019      	b.n	80130ca <_printf_float+0x39a>
 8013096:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801309a:	4631      	mov	r1, r6
 801309c:	4628      	mov	r0, r5
 801309e:	47b8      	blx	r7
 80130a0:	3001      	adds	r0, #1
 80130a2:	d1e5      	bne.n	8013070 <_printf_float+0x340>
 80130a4:	e6a1      	b.n	8012dea <_printf_float+0xba>
 80130a6:	4653      	mov	r3, sl
 80130a8:	4642      	mov	r2, r8
 80130aa:	4631      	mov	r1, r6
 80130ac:	4628      	mov	r0, r5
 80130ae:	47b8      	blx	r7
 80130b0:	3001      	adds	r0, #1
 80130b2:	d1e9      	bne.n	8013088 <_printf_float+0x358>
 80130b4:	e699      	b.n	8012dea <_printf_float+0xba>
 80130b6:	2301      	movs	r3, #1
 80130b8:	464a      	mov	r2, r9
 80130ba:	4631      	mov	r1, r6
 80130bc:	4628      	mov	r0, r5
 80130be:	47b8      	blx	r7
 80130c0:	3001      	adds	r0, #1
 80130c2:	f43f ae92 	beq.w	8012dea <_printf_float+0xba>
 80130c6:	f108 0801 	add.w	r8, r8, #1
 80130ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80130ce:	1a9b      	subs	r3, r3, r2
 80130d0:	eba3 030a 	sub.w	r3, r3, sl
 80130d4:	4543      	cmp	r3, r8
 80130d6:	dcee      	bgt.n	80130b6 <_printf_float+0x386>
 80130d8:	e74a      	b.n	8012f70 <_printf_float+0x240>
 80130da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80130dc:	2a01      	cmp	r2, #1
 80130de:	dc01      	bgt.n	80130e4 <_printf_float+0x3b4>
 80130e0:	07db      	lsls	r3, r3, #31
 80130e2:	d53a      	bpl.n	801315a <_printf_float+0x42a>
 80130e4:	2301      	movs	r3, #1
 80130e6:	4642      	mov	r2, r8
 80130e8:	4631      	mov	r1, r6
 80130ea:	4628      	mov	r0, r5
 80130ec:	47b8      	blx	r7
 80130ee:	3001      	adds	r0, #1
 80130f0:	f43f ae7b 	beq.w	8012dea <_printf_float+0xba>
 80130f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80130f8:	4631      	mov	r1, r6
 80130fa:	4628      	mov	r0, r5
 80130fc:	47b8      	blx	r7
 80130fe:	3001      	adds	r0, #1
 8013100:	f108 0801 	add.w	r8, r8, #1
 8013104:	f43f ae71 	beq.w	8012dea <_printf_float+0xba>
 8013108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801310a:	2200      	movs	r2, #0
 801310c:	f103 3aff 	add.w	sl, r3, #4294967295
 8013110:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013114:	2300      	movs	r3, #0
 8013116:	f7ed fcef 	bl	8000af8 <__aeabi_dcmpeq>
 801311a:	b9c8      	cbnz	r0, 8013150 <_printf_float+0x420>
 801311c:	4653      	mov	r3, sl
 801311e:	4642      	mov	r2, r8
 8013120:	4631      	mov	r1, r6
 8013122:	4628      	mov	r0, r5
 8013124:	47b8      	blx	r7
 8013126:	3001      	adds	r0, #1
 8013128:	d10e      	bne.n	8013148 <_printf_float+0x418>
 801312a:	e65e      	b.n	8012dea <_printf_float+0xba>
 801312c:	2301      	movs	r3, #1
 801312e:	4652      	mov	r2, sl
 8013130:	4631      	mov	r1, r6
 8013132:	4628      	mov	r0, r5
 8013134:	47b8      	blx	r7
 8013136:	3001      	adds	r0, #1
 8013138:	f43f ae57 	beq.w	8012dea <_printf_float+0xba>
 801313c:	f108 0801 	add.w	r8, r8, #1
 8013140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013142:	3b01      	subs	r3, #1
 8013144:	4543      	cmp	r3, r8
 8013146:	dcf1      	bgt.n	801312c <_printf_float+0x3fc>
 8013148:	464b      	mov	r3, r9
 801314a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801314e:	e6de      	b.n	8012f0e <_printf_float+0x1de>
 8013150:	f04f 0800 	mov.w	r8, #0
 8013154:	f104 0a1a 	add.w	sl, r4, #26
 8013158:	e7f2      	b.n	8013140 <_printf_float+0x410>
 801315a:	2301      	movs	r3, #1
 801315c:	e7df      	b.n	801311e <_printf_float+0x3ee>
 801315e:	2301      	movs	r3, #1
 8013160:	464a      	mov	r2, r9
 8013162:	4631      	mov	r1, r6
 8013164:	4628      	mov	r0, r5
 8013166:	47b8      	blx	r7
 8013168:	3001      	adds	r0, #1
 801316a:	f43f ae3e 	beq.w	8012dea <_printf_float+0xba>
 801316e:	f108 0801 	add.w	r8, r8, #1
 8013172:	68e3      	ldr	r3, [r4, #12]
 8013174:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013176:	1a9b      	subs	r3, r3, r2
 8013178:	4543      	cmp	r3, r8
 801317a:	dcf0      	bgt.n	801315e <_printf_float+0x42e>
 801317c:	e6fc      	b.n	8012f78 <_printf_float+0x248>
 801317e:	f04f 0800 	mov.w	r8, #0
 8013182:	f104 0919 	add.w	r9, r4, #25
 8013186:	e7f4      	b.n	8013172 <_printf_float+0x442>
 8013188:	2900      	cmp	r1, #0
 801318a:	f43f ae8b 	beq.w	8012ea4 <_printf_float+0x174>
 801318e:	2300      	movs	r3, #0
 8013190:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8013194:	ab09      	add	r3, sp, #36	; 0x24
 8013196:	9300      	str	r3, [sp, #0]
 8013198:	ec49 8b10 	vmov	d0, r8, r9
 801319c:	6022      	str	r2, [r4, #0]
 801319e:	f8cd a004 	str.w	sl, [sp, #4]
 80131a2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80131a6:	4628      	mov	r0, r5
 80131a8:	f7ff fd2e 	bl	8012c08 <__cvt>
 80131ac:	4680      	mov	r8, r0
 80131ae:	e648      	b.n	8012e42 <_printf_float+0x112>

080131b0 <_printf_common>:
 80131b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131b4:	4691      	mov	r9, r2
 80131b6:	461f      	mov	r7, r3
 80131b8:	688a      	ldr	r2, [r1, #8]
 80131ba:	690b      	ldr	r3, [r1, #16]
 80131bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80131c0:	4293      	cmp	r3, r2
 80131c2:	bfb8      	it	lt
 80131c4:	4613      	movlt	r3, r2
 80131c6:	f8c9 3000 	str.w	r3, [r9]
 80131ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80131ce:	4606      	mov	r6, r0
 80131d0:	460c      	mov	r4, r1
 80131d2:	b112      	cbz	r2, 80131da <_printf_common+0x2a>
 80131d4:	3301      	adds	r3, #1
 80131d6:	f8c9 3000 	str.w	r3, [r9]
 80131da:	6823      	ldr	r3, [r4, #0]
 80131dc:	0699      	lsls	r1, r3, #26
 80131de:	bf42      	ittt	mi
 80131e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80131e4:	3302      	addmi	r3, #2
 80131e6:	f8c9 3000 	strmi.w	r3, [r9]
 80131ea:	6825      	ldr	r5, [r4, #0]
 80131ec:	f015 0506 	ands.w	r5, r5, #6
 80131f0:	d107      	bne.n	8013202 <_printf_common+0x52>
 80131f2:	f104 0a19 	add.w	sl, r4, #25
 80131f6:	68e3      	ldr	r3, [r4, #12]
 80131f8:	f8d9 2000 	ldr.w	r2, [r9]
 80131fc:	1a9b      	subs	r3, r3, r2
 80131fe:	42ab      	cmp	r3, r5
 8013200:	dc28      	bgt.n	8013254 <_printf_common+0xa4>
 8013202:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8013206:	6822      	ldr	r2, [r4, #0]
 8013208:	3300      	adds	r3, #0
 801320a:	bf18      	it	ne
 801320c:	2301      	movne	r3, #1
 801320e:	0692      	lsls	r2, r2, #26
 8013210:	d42d      	bmi.n	801326e <_printf_common+0xbe>
 8013212:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013216:	4639      	mov	r1, r7
 8013218:	4630      	mov	r0, r6
 801321a:	47c0      	blx	r8
 801321c:	3001      	adds	r0, #1
 801321e:	d020      	beq.n	8013262 <_printf_common+0xb2>
 8013220:	6823      	ldr	r3, [r4, #0]
 8013222:	68e5      	ldr	r5, [r4, #12]
 8013224:	f8d9 2000 	ldr.w	r2, [r9]
 8013228:	f003 0306 	and.w	r3, r3, #6
 801322c:	2b04      	cmp	r3, #4
 801322e:	bf08      	it	eq
 8013230:	1aad      	subeq	r5, r5, r2
 8013232:	68a3      	ldr	r3, [r4, #8]
 8013234:	6922      	ldr	r2, [r4, #16]
 8013236:	bf0c      	ite	eq
 8013238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801323c:	2500      	movne	r5, #0
 801323e:	4293      	cmp	r3, r2
 8013240:	bfc4      	itt	gt
 8013242:	1a9b      	subgt	r3, r3, r2
 8013244:	18ed      	addgt	r5, r5, r3
 8013246:	f04f 0900 	mov.w	r9, #0
 801324a:	341a      	adds	r4, #26
 801324c:	454d      	cmp	r5, r9
 801324e:	d11a      	bne.n	8013286 <_printf_common+0xd6>
 8013250:	2000      	movs	r0, #0
 8013252:	e008      	b.n	8013266 <_printf_common+0xb6>
 8013254:	2301      	movs	r3, #1
 8013256:	4652      	mov	r2, sl
 8013258:	4639      	mov	r1, r7
 801325a:	4630      	mov	r0, r6
 801325c:	47c0      	blx	r8
 801325e:	3001      	adds	r0, #1
 8013260:	d103      	bne.n	801326a <_printf_common+0xba>
 8013262:	f04f 30ff 	mov.w	r0, #4294967295
 8013266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801326a:	3501      	adds	r5, #1
 801326c:	e7c3      	b.n	80131f6 <_printf_common+0x46>
 801326e:	18e1      	adds	r1, r4, r3
 8013270:	1c5a      	adds	r2, r3, #1
 8013272:	2030      	movs	r0, #48	; 0x30
 8013274:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013278:	4422      	add	r2, r4
 801327a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801327e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013282:	3302      	adds	r3, #2
 8013284:	e7c5      	b.n	8013212 <_printf_common+0x62>
 8013286:	2301      	movs	r3, #1
 8013288:	4622      	mov	r2, r4
 801328a:	4639      	mov	r1, r7
 801328c:	4630      	mov	r0, r6
 801328e:	47c0      	blx	r8
 8013290:	3001      	adds	r0, #1
 8013292:	d0e6      	beq.n	8013262 <_printf_common+0xb2>
 8013294:	f109 0901 	add.w	r9, r9, #1
 8013298:	e7d8      	b.n	801324c <_printf_common+0x9c>
	...

0801329c <_printf_i>:
 801329c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80132a0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80132a4:	460c      	mov	r4, r1
 80132a6:	7e09      	ldrb	r1, [r1, #24]
 80132a8:	b085      	sub	sp, #20
 80132aa:	296e      	cmp	r1, #110	; 0x6e
 80132ac:	4617      	mov	r7, r2
 80132ae:	4606      	mov	r6, r0
 80132b0:	4698      	mov	r8, r3
 80132b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80132b4:	f000 80b3 	beq.w	801341e <_printf_i+0x182>
 80132b8:	d822      	bhi.n	8013300 <_printf_i+0x64>
 80132ba:	2963      	cmp	r1, #99	; 0x63
 80132bc:	d036      	beq.n	801332c <_printf_i+0x90>
 80132be:	d80a      	bhi.n	80132d6 <_printf_i+0x3a>
 80132c0:	2900      	cmp	r1, #0
 80132c2:	f000 80b9 	beq.w	8013438 <_printf_i+0x19c>
 80132c6:	2958      	cmp	r1, #88	; 0x58
 80132c8:	f000 8083 	beq.w	80133d2 <_printf_i+0x136>
 80132cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80132d0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80132d4:	e032      	b.n	801333c <_printf_i+0xa0>
 80132d6:	2964      	cmp	r1, #100	; 0x64
 80132d8:	d001      	beq.n	80132de <_printf_i+0x42>
 80132da:	2969      	cmp	r1, #105	; 0x69
 80132dc:	d1f6      	bne.n	80132cc <_printf_i+0x30>
 80132de:	6820      	ldr	r0, [r4, #0]
 80132e0:	6813      	ldr	r3, [r2, #0]
 80132e2:	0605      	lsls	r5, r0, #24
 80132e4:	f103 0104 	add.w	r1, r3, #4
 80132e8:	d52a      	bpl.n	8013340 <_printf_i+0xa4>
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	6011      	str	r1, [r2, #0]
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	da03      	bge.n	80132fa <_printf_i+0x5e>
 80132f2:	222d      	movs	r2, #45	; 0x2d
 80132f4:	425b      	negs	r3, r3
 80132f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80132fa:	486f      	ldr	r0, [pc, #444]	; (80134b8 <_printf_i+0x21c>)
 80132fc:	220a      	movs	r2, #10
 80132fe:	e039      	b.n	8013374 <_printf_i+0xd8>
 8013300:	2973      	cmp	r1, #115	; 0x73
 8013302:	f000 809d 	beq.w	8013440 <_printf_i+0x1a4>
 8013306:	d808      	bhi.n	801331a <_printf_i+0x7e>
 8013308:	296f      	cmp	r1, #111	; 0x6f
 801330a:	d020      	beq.n	801334e <_printf_i+0xb2>
 801330c:	2970      	cmp	r1, #112	; 0x70
 801330e:	d1dd      	bne.n	80132cc <_printf_i+0x30>
 8013310:	6823      	ldr	r3, [r4, #0]
 8013312:	f043 0320 	orr.w	r3, r3, #32
 8013316:	6023      	str	r3, [r4, #0]
 8013318:	e003      	b.n	8013322 <_printf_i+0x86>
 801331a:	2975      	cmp	r1, #117	; 0x75
 801331c:	d017      	beq.n	801334e <_printf_i+0xb2>
 801331e:	2978      	cmp	r1, #120	; 0x78
 8013320:	d1d4      	bne.n	80132cc <_printf_i+0x30>
 8013322:	2378      	movs	r3, #120	; 0x78
 8013324:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013328:	4864      	ldr	r0, [pc, #400]	; (80134bc <_printf_i+0x220>)
 801332a:	e055      	b.n	80133d8 <_printf_i+0x13c>
 801332c:	6813      	ldr	r3, [r2, #0]
 801332e:	1d19      	adds	r1, r3, #4
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	6011      	str	r1, [r2, #0]
 8013334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013338:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801333c:	2301      	movs	r3, #1
 801333e:	e08c      	b.n	801345a <_printf_i+0x1be>
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	6011      	str	r1, [r2, #0]
 8013344:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013348:	bf18      	it	ne
 801334a:	b21b      	sxthne	r3, r3
 801334c:	e7cf      	b.n	80132ee <_printf_i+0x52>
 801334e:	6813      	ldr	r3, [r2, #0]
 8013350:	6825      	ldr	r5, [r4, #0]
 8013352:	1d18      	adds	r0, r3, #4
 8013354:	6010      	str	r0, [r2, #0]
 8013356:	0628      	lsls	r0, r5, #24
 8013358:	d501      	bpl.n	801335e <_printf_i+0xc2>
 801335a:	681b      	ldr	r3, [r3, #0]
 801335c:	e002      	b.n	8013364 <_printf_i+0xc8>
 801335e:	0668      	lsls	r0, r5, #25
 8013360:	d5fb      	bpl.n	801335a <_printf_i+0xbe>
 8013362:	881b      	ldrh	r3, [r3, #0]
 8013364:	4854      	ldr	r0, [pc, #336]	; (80134b8 <_printf_i+0x21c>)
 8013366:	296f      	cmp	r1, #111	; 0x6f
 8013368:	bf14      	ite	ne
 801336a:	220a      	movne	r2, #10
 801336c:	2208      	moveq	r2, #8
 801336e:	2100      	movs	r1, #0
 8013370:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013374:	6865      	ldr	r5, [r4, #4]
 8013376:	60a5      	str	r5, [r4, #8]
 8013378:	2d00      	cmp	r5, #0
 801337a:	f2c0 8095 	blt.w	80134a8 <_printf_i+0x20c>
 801337e:	6821      	ldr	r1, [r4, #0]
 8013380:	f021 0104 	bic.w	r1, r1, #4
 8013384:	6021      	str	r1, [r4, #0]
 8013386:	2b00      	cmp	r3, #0
 8013388:	d13d      	bne.n	8013406 <_printf_i+0x16a>
 801338a:	2d00      	cmp	r5, #0
 801338c:	f040 808e 	bne.w	80134ac <_printf_i+0x210>
 8013390:	4665      	mov	r5, ip
 8013392:	2a08      	cmp	r2, #8
 8013394:	d10b      	bne.n	80133ae <_printf_i+0x112>
 8013396:	6823      	ldr	r3, [r4, #0]
 8013398:	07db      	lsls	r3, r3, #31
 801339a:	d508      	bpl.n	80133ae <_printf_i+0x112>
 801339c:	6923      	ldr	r3, [r4, #16]
 801339e:	6862      	ldr	r2, [r4, #4]
 80133a0:	429a      	cmp	r2, r3
 80133a2:	bfde      	ittt	le
 80133a4:	2330      	movle	r3, #48	; 0x30
 80133a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80133aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80133ae:	ebac 0305 	sub.w	r3, ip, r5
 80133b2:	6123      	str	r3, [r4, #16]
 80133b4:	f8cd 8000 	str.w	r8, [sp]
 80133b8:	463b      	mov	r3, r7
 80133ba:	aa03      	add	r2, sp, #12
 80133bc:	4621      	mov	r1, r4
 80133be:	4630      	mov	r0, r6
 80133c0:	f7ff fef6 	bl	80131b0 <_printf_common>
 80133c4:	3001      	adds	r0, #1
 80133c6:	d14d      	bne.n	8013464 <_printf_i+0x1c8>
 80133c8:	f04f 30ff 	mov.w	r0, #4294967295
 80133cc:	b005      	add	sp, #20
 80133ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80133d2:	4839      	ldr	r0, [pc, #228]	; (80134b8 <_printf_i+0x21c>)
 80133d4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80133d8:	6813      	ldr	r3, [r2, #0]
 80133da:	6821      	ldr	r1, [r4, #0]
 80133dc:	1d1d      	adds	r5, r3, #4
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	6015      	str	r5, [r2, #0]
 80133e2:	060a      	lsls	r2, r1, #24
 80133e4:	d50b      	bpl.n	80133fe <_printf_i+0x162>
 80133e6:	07ca      	lsls	r2, r1, #31
 80133e8:	bf44      	itt	mi
 80133ea:	f041 0120 	orrmi.w	r1, r1, #32
 80133ee:	6021      	strmi	r1, [r4, #0]
 80133f0:	b91b      	cbnz	r3, 80133fa <_printf_i+0x15e>
 80133f2:	6822      	ldr	r2, [r4, #0]
 80133f4:	f022 0220 	bic.w	r2, r2, #32
 80133f8:	6022      	str	r2, [r4, #0]
 80133fa:	2210      	movs	r2, #16
 80133fc:	e7b7      	b.n	801336e <_printf_i+0xd2>
 80133fe:	064d      	lsls	r5, r1, #25
 8013400:	bf48      	it	mi
 8013402:	b29b      	uxthmi	r3, r3
 8013404:	e7ef      	b.n	80133e6 <_printf_i+0x14a>
 8013406:	4665      	mov	r5, ip
 8013408:	fbb3 f1f2 	udiv	r1, r3, r2
 801340c:	fb02 3311 	mls	r3, r2, r1, r3
 8013410:	5cc3      	ldrb	r3, [r0, r3]
 8013412:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013416:	460b      	mov	r3, r1
 8013418:	2900      	cmp	r1, #0
 801341a:	d1f5      	bne.n	8013408 <_printf_i+0x16c>
 801341c:	e7b9      	b.n	8013392 <_printf_i+0xf6>
 801341e:	6813      	ldr	r3, [r2, #0]
 8013420:	6825      	ldr	r5, [r4, #0]
 8013422:	6961      	ldr	r1, [r4, #20]
 8013424:	1d18      	adds	r0, r3, #4
 8013426:	6010      	str	r0, [r2, #0]
 8013428:	0628      	lsls	r0, r5, #24
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	d501      	bpl.n	8013432 <_printf_i+0x196>
 801342e:	6019      	str	r1, [r3, #0]
 8013430:	e002      	b.n	8013438 <_printf_i+0x19c>
 8013432:	066a      	lsls	r2, r5, #25
 8013434:	d5fb      	bpl.n	801342e <_printf_i+0x192>
 8013436:	8019      	strh	r1, [r3, #0]
 8013438:	2300      	movs	r3, #0
 801343a:	6123      	str	r3, [r4, #16]
 801343c:	4665      	mov	r5, ip
 801343e:	e7b9      	b.n	80133b4 <_printf_i+0x118>
 8013440:	6813      	ldr	r3, [r2, #0]
 8013442:	1d19      	adds	r1, r3, #4
 8013444:	6011      	str	r1, [r2, #0]
 8013446:	681d      	ldr	r5, [r3, #0]
 8013448:	6862      	ldr	r2, [r4, #4]
 801344a:	2100      	movs	r1, #0
 801344c:	4628      	mov	r0, r5
 801344e:	f7ec fedf 	bl	8000210 <memchr>
 8013452:	b108      	cbz	r0, 8013458 <_printf_i+0x1bc>
 8013454:	1b40      	subs	r0, r0, r5
 8013456:	6060      	str	r0, [r4, #4]
 8013458:	6863      	ldr	r3, [r4, #4]
 801345a:	6123      	str	r3, [r4, #16]
 801345c:	2300      	movs	r3, #0
 801345e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013462:	e7a7      	b.n	80133b4 <_printf_i+0x118>
 8013464:	6923      	ldr	r3, [r4, #16]
 8013466:	462a      	mov	r2, r5
 8013468:	4639      	mov	r1, r7
 801346a:	4630      	mov	r0, r6
 801346c:	47c0      	blx	r8
 801346e:	3001      	adds	r0, #1
 8013470:	d0aa      	beq.n	80133c8 <_printf_i+0x12c>
 8013472:	6823      	ldr	r3, [r4, #0]
 8013474:	079b      	lsls	r3, r3, #30
 8013476:	d413      	bmi.n	80134a0 <_printf_i+0x204>
 8013478:	68e0      	ldr	r0, [r4, #12]
 801347a:	9b03      	ldr	r3, [sp, #12]
 801347c:	4298      	cmp	r0, r3
 801347e:	bfb8      	it	lt
 8013480:	4618      	movlt	r0, r3
 8013482:	e7a3      	b.n	80133cc <_printf_i+0x130>
 8013484:	2301      	movs	r3, #1
 8013486:	464a      	mov	r2, r9
 8013488:	4639      	mov	r1, r7
 801348a:	4630      	mov	r0, r6
 801348c:	47c0      	blx	r8
 801348e:	3001      	adds	r0, #1
 8013490:	d09a      	beq.n	80133c8 <_printf_i+0x12c>
 8013492:	3501      	adds	r5, #1
 8013494:	68e3      	ldr	r3, [r4, #12]
 8013496:	9a03      	ldr	r2, [sp, #12]
 8013498:	1a9b      	subs	r3, r3, r2
 801349a:	42ab      	cmp	r3, r5
 801349c:	dcf2      	bgt.n	8013484 <_printf_i+0x1e8>
 801349e:	e7eb      	b.n	8013478 <_printf_i+0x1dc>
 80134a0:	2500      	movs	r5, #0
 80134a2:	f104 0919 	add.w	r9, r4, #25
 80134a6:	e7f5      	b.n	8013494 <_printf_i+0x1f8>
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d1ac      	bne.n	8013406 <_printf_i+0x16a>
 80134ac:	7803      	ldrb	r3, [r0, #0]
 80134ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80134b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80134b6:	e76c      	b.n	8013392 <_printf_i+0xf6>
 80134b8:	08017f4c 	.word	0x08017f4c
 80134bc:	08017f5d 	.word	0x08017f5d

080134c0 <_scanf_float>:
 80134c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134c4:	469a      	mov	sl, r3
 80134c6:	688b      	ldr	r3, [r1, #8]
 80134c8:	4616      	mov	r6, r2
 80134ca:	1e5a      	subs	r2, r3, #1
 80134cc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80134d0:	b087      	sub	sp, #28
 80134d2:	bf83      	ittte	hi
 80134d4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80134d8:	189b      	addhi	r3, r3, r2
 80134da:	9301      	strhi	r3, [sp, #4]
 80134dc:	2300      	movls	r3, #0
 80134de:	bf86      	itte	hi
 80134e0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80134e4:	608b      	strhi	r3, [r1, #8]
 80134e6:	9301      	strls	r3, [sp, #4]
 80134e8:	680b      	ldr	r3, [r1, #0]
 80134ea:	4688      	mov	r8, r1
 80134ec:	f04f 0b00 	mov.w	fp, #0
 80134f0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80134f4:	f848 3b1c 	str.w	r3, [r8], #28
 80134f8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80134fc:	4607      	mov	r7, r0
 80134fe:	460c      	mov	r4, r1
 8013500:	4645      	mov	r5, r8
 8013502:	465a      	mov	r2, fp
 8013504:	46d9      	mov	r9, fp
 8013506:	f8cd b008 	str.w	fp, [sp, #8]
 801350a:	68a1      	ldr	r1, [r4, #8]
 801350c:	b181      	cbz	r1, 8013530 <_scanf_float+0x70>
 801350e:	6833      	ldr	r3, [r6, #0]
 8013510:	781b      	ldrb	r3, [r3, #0]
 8013512:	2b49      	cmp	r3, #73	; 0x49
 8013514:	d071      	beq.n	80135fa <_scanf_float+0x13a>
 8013516:	d84d      	bhi.n	80135b4 <_scanf_float+0xf4>
 8013518:	2b39      	cmp	r3, #57	; 0x39
 801351a:	d840      	bhi.n	801359e <_scanf_float+0xde>
 801351c:	2b31      	cmp	r3, #49	; 0x31
 801351e:	f080 8088 	bcs.w	8013632 <_scanf_float+0x172>
 8013522:	2b2d      	cmp	r3, #45	; 0x2d
 8013524:	f000 8090 	beq.w	8013648 <_scanf_float+0x188>
 8013528:	d815      	bhi.n	8013556 <_scanf_float+0x96>
 801352a:	2b2b      	cmp	r3, #43	; 0x2b
 801352c:	f000 808c 	beq.w	8013648 <_scanf_float+0x188>
 8013530:	f1b9 0f00 	cmp.w	r9, #0
 8013534:	d003      	beq.n	801353e <_scanf_float+0x7e>
 8013536:	6823      	ldr	r3, [r4, #0]
 8013538:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801353c:	6023      	str	r3, [r4, #0]
 801353e:	3a01      	subs	r2, #1
 8013540:	2a01      	cmp	r2, #1
 8013542:	f200 80ea 	bhi.w	801371a <_scanf_float+0x25a>
 8013546:	4545      	cmp	r5, r8
 8013548:	f200 80dc 	bhi.w	8013704 <_scanf_float+0x244>
 801354c:	2601      	movs	r6, #1
 801354e:	4630      	mov	r0, r6
 8013550:	b007      	add	sp, #28
 8013552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013556:	2b2e      	cmp	r3, #46	; 0x2e
 8013558:	f000 809f 	beq.w	801369a <_scanf_float+0x1da>
 801355c:	2b30      	cmp	r3, #48	; 0x30
 801355e:	d1e7      	bne.n	8013530 <_scanf_float+0x70>
 8013560:	6820      	ldr	r0, [r4, #0]
 8013562:	f410 7f80 	tst.w	r0, #256	; 0x100
 8013566:	d064      	beq.n	8013632 <_scanf_float+0x172>
 8013568:	9b01      	ldr	r3, [sp, #4]
 801356a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801356e:	6020      	str	r0, [r4, #0]
 8013570:	f109 0901 	add.w	r9, r9, #1
 8013574:	b11b      	cbz	r3, 801357e <_scanf_float+0xbe>
 8013576:	3b01      	subs	r3, #1
 8013578:	3101      	adds	r1, #1
 801357a:	9301      	str	r3, [sp, #4]
 801357c:	60a1      	str	r1, [r4, #8]
 801357e:	68a3      	ldr	r3, [r4, #8]
 8013580:	3b01      	subs	r3, #1
 8013582:	60a3      	str	r3, [r4, #8]
 8013584:	6923      	ldr	r3, [r4, #16]
 8013586:	3301      	adds	r3, #1
 8013588:	6123      	str	r3, [r4, #16]
 801358a:	6873      	ldr	r3, [r6, #4]
 801358c:	3b01      	subs	r3, #1
 801358e:	2b00      	cmp	r3, #0
 8013590:	6073      	str	r3, [r6, #4]
 8013592:	f340 80ac 	ble.w	80136ee <_scanf_float+0x22e>
 8013596:	6833      	ldr	r3, [r6, #0]
 8013598:	3301      	adds	r3, #1
 801359a:	6033      	str	r3, [r6, #0]
 801359c:	e7b5      	b.n	801350a <_scanf_float+0x4a>
 801359e:	2b45      	cmp	r3, #69	; 0x45
 80135a0:	f000 8085 	beq.w	80136ae <_scanf_float+0x1ee>
 80135a4:	2b46      	cmp	r3, #70	; 0x46
 80135a6:	d06a      	beq.n	801367e <_scanf_float+0x1be>
 80135a8:	2b41      	cmp	r3, #65	; 0x41
 80135aa:	d1c1      	bne.n	8013530 <_scanf_float+0x70>
 80135ac:	2a01      	cmp	r2, #1
 80135ae:	d1bf      	bne.n	8013530 <_scanf_float+0x70>
 80135b0:	2202      	movs	r2, #2
 80135b2:	e046      	b.n	8013642 <_scanf_float+0x182>
 80135b4:	2b65      	cmp	r3, #101	; 0x65
 80135b6:	d07a      	beq.n	80136ae <_scanf_float+0x1ee>
 80135b8:	d818      	bhi.n	80135ec <_scanf_float+0x12c>
 80135ba:	2b54      	cmp	r3, #84	; 0x54
 80135bc:	d066      	beq.n	801368c <_scanf_float+0x1cc>
 80135be:	d811      	bhi.n	80135e4 <_scanf_float+0x124>
 80135c0:	2b4e      	cmp	r3, #78	; 0x4e
 80135c2:	d1b5      	bne.n	8013530 <_scanf_float+0x70>
 80135c4:	2a00      	cmp	r2, #0
 80135c6:	d146      	bne.n	8013656 <_scanf_float+0x196>
 80135c8:	f1b9 0f00 	cmp.w	r9, #0
 80135cc:	d145      	bne.n	801365a <_scanf_float+0x19a>
 80135ce:	6821      	ldr	r1, [r4, #0]
 80135d0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80135d4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80135d8:	d13f      	bne.n	801365a <_scanf_float+0x19a>
 80135da:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80135de:	6021      	str	r1, [r4, #0]
 80135e0:	2201      	movs	r2, #1
 80135e2:	e02e      	b.n	8013642 <_scanf_float+0x182>
 80135e4:	2b59      	cmp	r3, #89	; 0x59
 80135e6:	d01e      	beq.n	8013626 <_scanf_float+0x166>
 80135e8:	2b61      	cmp	r3, #97	; 0x61
 80135ea:	e7de      	b.n	80135aa <_scanf_float+0xea>
 80135ec:	2b6e      	cmp	r3, #110	; 0x6e
 80135ee:	d0e9      	beq.n	80135c4 <_scanf_float+0x104>
 80135f0:	d815      	bhi.n	801361e <_scanf_float+0x15e>
 80135f2:	2b66      	cmp	r3, #102	; 0x66
 80135f4:	d043      	beq.n	801367e <_scanf_float+0x1be>
 80135f6:	2b69      	cmp	r3, #105	; 0x69
 80135f8:	d19a      	bne.n	8013530 <_scanf_float+0x70>
 80135fa:	f1bb 0f00 	cmp.w	fp, #0
 80135fe:	d138      	bne.n	8013672 <_scanf_float+0x1b2>
 8013600:	f1b9 0f00 	cmp.w	r9, #0
 8013604:	d197      	bne.n	8013536 <_scanf_float+0x76>
 8013606:	6821      	ldr	r1, [r4, #0]
 8013608:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801360c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013610:	d195      	bne.n	801353e <_scanf_float+0x7e>
 8013612:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013616:	6021      	str	r1, [r4, #0]
 8013618:	f04f 0b01 	mov.w	fp, #1
 801361c:	e011      	b.n	8013642 <_scanf_float+0x182>
 801361e:	2b74      	cmp	r3, #116	; 0x74
 8013620:	d034      	beq.n	801368c <_scanf_float+0x1cc>
 8013622:	2b79      	cmp	r3, #121	; 0x79
 8013624:	d184      	bne.n	8013530 <_scanf_float+0x70>
 8013626:	f1bb 0f07 	cmp.w	fp, #7
 801362a:	d181      	bne.n	8013530 <_scanf_float+0x70>
 801362c:	f04f 0b08 	mov.w	fp, #8
 8013630:	e007      	b.n	8013642 <_scanf_float+0x182>
 8013632:	eb12 0f0b 	cmn.w	r2, fp
 8013636:	f47f af7b 	bne.w	8013530 <_scanf_float+0x70>
 801363a:	6821      	ldr	r1, [r4, #0]
 801363c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8013640:	6021      	str	r1, [r4, #0]
 8013642:	702b      	strb	r3, [r5, #0]
 8013644:	3501      	adds	r5, #1
 8013646:	e79a      	b.n	801357e <_scanf_float+0xbe>
 8013648:	6821      	ldr	r1, [r4, #0]
 801364a:	0608      	lsls	r0, r1, #24
 801364c:	f57f af70 	bpl.w	8013530 <_scanf_float+0x70>
 8013650:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8013654:	e7f4      	b.n	8013640 <_scanf_float+0x180>
 8013656:	2a02      	cmp	r2, #2
 8013658:	d047      	beq.n	80136ea <_scanf_float+0x22a>
 801365a:	f1bb 0f01 	cmp.w	fp, #1
 801365e:	d003      	beq.n	8013668 <_scanf_float+0x1a8>
 8013660:	f1bb 0f04 	cmp.w	fp, #4
 8013664:	f47f af64 	bne.w	8013530 <_scanf_float+0x70>
 8013668:	f10b 0b01 	add.w	fp, fp, #1
 801366c:	fa5f fb8b 	uxtb.w	fp, fp
 8013670:	e7e7      	b.n	8013642 <_scanf_float+0x182>
 8013672:	f1bb 0f03 	cmp.w	fp, #3
 8013676:	d0f7      	beq.n	8013668 <_scanf_float+0x1a8>
 8013678:	f1bb 0f05 	cmp.w	fp, #5
 801367c:	e7f2      	b.n	8013664 <_scanf_float+0x1a4>
 801367e:	f1bb 0f02 	cmp.w	fp, #2
 8013682:	f47f af55 	bne.w	8013530 <_scanf_float+0x70>
 8013686:	f04f 0b03 	mov.w	fp, #3
 801368a:	e7da      	b.n	8013642 <_scanf_float+0x182>
 801368c:	f1bb 0f06 	cmp.w	fp, #6
 8013690:	f47f af4e 	bne.w	8013530 <_scanf_float+0x70>
 8013694:	f04f 0b07 	mov.w	fp, #7
 8013698:	e7d3      	b.n	8013642 <_scanf_float+0x182>
 801369a:	6821      	ldr	r1, [r4, #0]
 801369c:	0588      	lsls	r0, r1, #22
 801369e:	f57f af47 	bpl.w	8013530 <_scanf_float+0x70>
 80136a2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80136a6:	6021      	str	r1, [r4, #0]
 80136a8:	f8cd 9008 	str.w	r9, [sp, #8]
 80136ac:	e7c9      	b.n	8013642 <_scanf_float+0x182>
 80136ae:	6821      	ldr	r1, [r4, #0]
 80136b0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80136b4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80136b8:	d006      	beq.n	80136c8 <_scanf_float+0x208>
 80136ba:	0548      	lsls	r0, r1, #21
 80136bc:	f57f af38 	bpl.w	8013530 <_scanf_float+0x70>
 80136c0:	f1b9 0f00 	cmp.w	r9, #0
 80136c4:	f43f af3b 	beq.w	801353e <_scanf_float+0x7e>
 80136c8:	0588      	lsls	r0, r1, #22
 80136ca:	bf58      	it	pl
 80136cc:	9802      	ldrpl	r0, [sp, #8]
 80136ce:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80136d2:	bf58      	it	pl
 80136d4:	eba9 0000 	subpl.w	r0, r9, r0
 80136d8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80136dc:	bf58      	it	pl
 80136de:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80136e2:	6021      	str	r1, [r4, #0]
 80136e4:	f04f 0900 	mov.w	r9, #0
 80136e8:	e7ab      	b.n	8013642 <_scanf_float+0x182>
 80136ea:	2203      	movs	r2, #3
 80136ec:	e7a9      	b.n	8013642 <_scanf_float+0x182>
 80136ee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80136f2:	9205      	str	r2, [sp, #20]
 80136f4:	4631      	mov	r1, r6
 80136f6:	4638      	mov	r0, r7
 80136f8:	4798      	blx	r3
 80136fa:	9a05      	ldr	r2, [sp, #20]
 80136fc:	2800      	cmp	r0, #0
 80136fe:	f43f af04 	beq.w	801350a <_scanf_float+0x4a>
 8013702:	e715      	b.n	8013530 <_scanf_float+0x70>
 8013704:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013708:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801370c:	4632      	mov	r2, r6
 801370e:	4638      	mov	r0, r7
 8013710:	4798      	blx	r3
 8013712:	6923      	ldr	r3, [r4, #16]
 8013714:	3b01      	subs	r3, #1
 8013716:	6123      	str	r3, [r4, #16]
 8013718:	e715      	b.n	8013546 <_scanf_float+0x86>
 801371a:	f10b 33ff 	add.w	r3, fp, #4294967295
 801371e:	2b06      	cmp	r3, #6
 8013720:	d80a      	bhi.n	8013738 <_scanf_float+0x278>
 8013722:	f1bb 0f02 	cmp.w	fp, #2
 8013726:	d968      	bls.n	80137fa <_scanf_float+0x33a>
 8013728:	f1ab 0b03 	sub.w	fp, fp, #3
 801372c:	fa5f fb8b 	uxtb.w	fp, fp
 8013730:	eba5 0b0b 	sub.w	fp, r5, fp
 8013734:	455d      	cmp	r5, fp
 8013736:	d14b      	bne.n	80137d0 <_scanf_float+0x310>
 8013738:	6823      	ldr	r3, [r4, #0]
 801373a:	05da      	lsls	r2, r3, #23
 801373c:	d51f      	bpl.n	801377e <_scanf_float+0x2be>
 801373e:	055b      	lsls	r3, r3, #21
 8013740:	d468      	bmi.n	8013814 <_scanf_float+0x354>
 8013742:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013746:	6923      	ldr	r3, [r4, #16]
 8013748:	2965      	cmp	r1, #101	; 0x65
 801374a:	f103 33ff 	add.w	r3, r3, #4294967295
 801374e:	f105 3bff 	add.w	fp, r5, #4294967295
 8013752:	6123      	str	r3, [r4, #16]
 8013754:	d00d      	beq.n	8013772 <_scanf_float+0x2b2>
 8013756:	2945      	cmp	r1, #69	; 0x45
 8013758:	d00b      	beq.n	8013772 <_scanf_float+0x2b2>
 801375a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801375e:	4632      	mov	r2, r6
 8013760:	4638      	mov	r0, r7
 8013762:	4798      	blx	r3
 8013764:	6923      	ldr	r3, [r4, #16]
 8013766:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 801376a:	3b01      	subs	r3, #1
 801376c:	f1a5 0b02 	sub.w	fp, r5, #2
 8013770:	6123      	str	r3, [r4, #16]
 8013772:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013776:	4632      	mov	r2, r6
 8013778:	4638      	mov	r0, r7
 801377a:	4798      	blx	r3
 801377c:	465d      	mov	r5, fp
 801377e:	6826      	ldr	r6, [r4, #0]
 8013780:	f016 0610 	ands.w	r6, r6, #16
 8013784:	d17a      	bne.n	801387c <_scanf_float+0x3bc>
 8013786:	702e      	strb	r6, [r5, #0]
 8013788:	6823      	ldr	r3, [r4, #0]
 801378a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801378e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013792:	d142      	bne.n	801381a <_scanf_float+0x35a>
 8013794:	9b02      	ldr	r3, [sp, #8]
 8013796:	eba9 0303 	sub.w	r3, r9, r3
 801379a:	425a      	negs	r2, r3
 801379c:	2b00      	cmp	r3, #0
 801379e:	d149      	bne.n	8013834 <_scanf_float+0x374>
 80137a0:	2200      	movs	r2, #0
 80137a2:	4641      	mov	r1, r8
 80137a4:	4638      	mov	r0, r7
 80137a6:	f000 ffdf 	bl	8014768 <_strtod_r>
 80137aa:	6825      	ldr	r5, [r4, #0]
 80137ac:	f8da 3000 	ldr.w	r3, [sl]
 80137b0:	f015 0f02 	tst.w	r5, #2
 80137b4:	f103 0204 	add.w	r2, r3, #4
 80137b8:	ec59 8b10 	vmov	r8, r9, d0
 80137bc:	f8ca 2000 	str.w	r2, [sl]
 80137c0:	d043      	beq.n	801384a <_scanf_float+0x38a>
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	e9c3 8900 	strd	r8, r9, [r3]
 80137c8:	68e3      	ldr	r3, [r4, #12]
 80137ca:	3301      	adds	r3, #1
 80137cc:	60e3      	str	r3, [r4, #12]
 80137ce:	e6be      	b.n	801354e <_scanf_float+0x8e>
 80137d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80137d4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80137d8:	4632      	mov	r2, r6
 80137da:	4638      	mov	r0, r7
 80137dc:	4798      	blx	r3
 80137de:	6923      	ldr	r3, [r4, #16]
 80137e0:	3b01      	subs	r3, #1
 80137e2:	6123      	str	r3, [r4, #16]
 80137e4:	e7a6      	b.n	8013734 <_scanf_float+0x274>
 80137e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80137ea:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80137ee:	4632      	mov	r2, r6
 80137f0:	4638      	mov	r0, r7
 80137f2:	4798      	blx	r3
 80137f4:	6923      	ldr	r3, [r4, #16]
 80137f6:	3b01      	subs	r3, #1
 80137f8:	6123      	str	r3, [r4, #16]
 80137fa:	4545      	cmp	r5, r8
 80137fc:	d8f3      	bhi.n	80137e6 <_scanf_float+0x326>
 80137fe:	e6a5      	b.n	801354c <_scanf_float+0x8c>
 8013800:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013804:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013808:	4632      	mov	r2, r6
 801380a:	4638      	mov	r0, r7
 801380c:	4798      	blx	r3
 801380e:	6923      	ldr	r3, [r4, #16]
 8013810:	3b01      	subs	r3, #1
 8013812:	6123      	str	r3, [r4, #16]
 8013814:	4545      	cmp	r5, r8
 8013816:	d8f3      	bhi.n	8013800 <_scanf_float+0x340>
 8013818:	e698      	b.n	801354c <_scanf_float+0x8c>
 801381a:	9b03      	ldr	r3, [sp, #12]
 801381c:	2b00      	cmp	r3, #0
 801381e:	d0bf      	beq.n	80137a0 <_scanf_float+0x2e0>
 8013820:	9904      	ldr	r1, [sp, #16]
 8013822:	230a      	movs	r3, #10
 8013824:	4632      	mov	r2, r6
 8013826:	3101      	adds	r1, #1
 8013828:	4638      	mov	r0, r7
 801382a:	f001 f829 	bl	8014880 <_strtol_r>
 801382e:	9b03      	ldr	r3, [sp, #12]
 8013830:	9d04      	ldr	r5, [sp, #16]
 8013832:	1ac2      	subs	r2, r0, r3
 8013834:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013838:	429d      	cmp	r5, r3
 801383a:	bf28      	it	cs
 801383c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8013840:	490f      	ldr	r1, [pc, #60]	; (8013880 <_scanf_float+0x3c0>)
 8013842:	4628      	mov	r0, r5
 8013844:	f000 f8e8 	bl	8013a18 <siprintf>
 8013848:	e7aa      	b.n	80137a0 <_scanf_float+0x2e0>
 801384a:	f015 0504 	ands.w	r5, r5, #4
 801384e:	d1b8      	bne.n	80137c2 <_scanf_float+0x302>
 8013850:	681f      	ldr	r7, [r3, #0]
 8013852:	ee10 2a10 	vmov	r2, s0
 8013856:	464b      	mov	r3, r9
 8013858:	ee10 0a10 	vmov	r0, s0
 801385c:	4649      	mov	r1, r9
 801385e:	f7ed f97d 	bl	8000b5c <__aeabi_dcmpun>
 8013862:	b128      	cbz	r0, 8013870 <_scanf_float+0x3b0>
 8013864:	4628      	mov	r0, r5
 8013866:	f000 f89d 	bl	80139a4 <nanf>
 801386a:	ed87 0a00 	vstr	s0, [r7]
 801386e:	e7ab      	b.n	80137c8 <_scanf_float+0x308>
 8013870:	4640      	mov	r0, r8
 8013872:	4649      	mov	r1, r9
 8013874:	f7ed f9d0 	bl	8000c18 <__aeabi_d2f>
 8013878:	6038      	str	r0, [r7, #0]
 801387a:	e7a5      	b.n	80137c8 <_scanf_float+0x308>
 801387c:	2600      	movs	r6, #0
 801387e:	e666      	b.n	801354e <_scanf_float+0x8e>
 8013880:	08017f6e 	.word	0x08017f6e

08013884 <iprintf>:
 8013884:	b40f      	push	{r0, r1, r2, r3}
 8013886:	4b0a      	ldr	r3, [pc, #40]	; (80138b0 <iprintf+0x2c>)
 8013888:	b513      	push	{r0, r1, r4, lr}
 801388a:	681c      	ldr	r4, [r3, #0]
 801388c:	b124      	cbz	r4, 8013898 <iprintf+0x14>
 801388e:	69a3      	ldr	r3, [r4, #24]
 8013890:	b913      	cbnz	r3, 8013898 <iprintf+0x14>
 8013892:	4620      	mov	r0, r4
 8013894:	f002 f83c 	bl	8015910 <__sinit>
 8013898:	ab05      	add	r3, sp, #20
 801389a:	9a04      	ldr	r2, [sp, #16]
 801389c:	68a1      	ldr	r1, [r4, #8]
 801389e:	9301      	str	r3, [sp, #4]
 80138a0:	4620      	mov	r0, r4
 80138a2:	f003 fc7d 	bl	80171a0 <_vfiprintf_r>
 80138a6:	b002      	add	sp, #8
 80138a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138ac:	b004      	add	sp, #16
 80138ae:	4770      	bx	lr
 80138b0:	2000000c 	.word	0x2000000c

080138b4 <putchar>:
 80138b4:	b538      	push	{r3, r4, r5, lr}
 80138b6:	4b08      	ldr	r3, [pc, #32]	; (80138d8 <putchar+0x24>)
 80138b8:	681c      	ldr	r4, [r3, #0]
 80138ba:	4605      	mov	r5, r0
 80138bc:	b124      	cbz	r4, 80138c8 <putchar+0x14>
 80138be:	69a3      	ldr	r3, [r4, #24]
 80138c0:	b913      	cbnz	r3, 80138c8 <putchar+0x14>
 80138c2:	4620      	mov	r0, r4
 80138c4:	f002 f824 	bl	8015910 <__sinit>
 80138c8:	68a2      	ldr	r2, [r4, #8]
 80138ca:	4629      	mov	r1, r5
 80138cc:	4620      	mov	r0, r4
 80138ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80138d2:	f003 bed3 	b.w	801767c <_putc_r>
 80138d6:	bf00      	nop
 80138d8:	2000000c 	.word	0x2000000c

080138dc <_puts_r>:
 80138dc:	b570      	push	{r4, r5, r6, lr}
 80138de:	460e      	mov	r6, r1
 80138e0:	4605      	mov	r5, r0
 80138e2:	b118      	cbz	r0, 80138ec <_puts_r+0x10>
 80138e4:	6983      	ldr	r3, [r0, #24]
 80138e6:	b90b      	cbnz	r3, 80138ec <_puts_r+0x10>
 80138e8:	f002 f812 	bl	8015910 <__sinit>
 80138ec:	69ab      	ldr	r3, [r5, #24]
 80138ee:	68ac      	ldr	r4, [r5, #8]
 80138f0:	b913      	cbnz	r3, 80138f8 <_puts_r+0x1c>
 80138f2:	4628      	mov	r0, r5
 80138f4:	f002 f80c 	bl	8015910 <__sinit>
 80138f8:	4b23      	ldr	r3, [pc, #140]	; (8013988 <_puts_r+0xac>)
 80138fa:	429c      	cmp	r4, r3
 80138fc:	d117      	bne.n	801392e <_puts_r+0x52>
 80138fe:	686c      	ldr	r4, [r5, #4]
 8013900:	89a3      	ldrh	r3, [r4, #12]
 8013902:	071b      	lsls	r3, r3, #28
 8013904:	d51d      	bpl.n	8013942 <_puts_r+0x66>
 8013906:	6923      	ldr	r3, [r4, #16]
 8013908:	b1db      	cbz	r3, 8013942 <_puts_r+0x66>
 801390a:	3e01      	subs	r6, #1
 801390c:	68a3      	ldr	r3, [r4, #8]
 801390e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013912:	3b01      	subs	r3, #1
 8013914:	60a3      	str	r3, [r4, #8]
 8013916:	b9e9      	cbnz	r1, 8013954 <_puts_r+0x78>
 8013918:	2b00      	cmp	r3, #0
 801391a:	da2e      	bge.n	801397a <_puts_r+0x9e>
 801391c:	4622      	mov	r2, r4
 801391e:	210a      	movs	r1, #10
 8013920:	4628      	mov	r0, r5
 8013922:	f000 ffdf 	bl	80148e4 <__swbuf_r>
 8013926:	3001      	adds	r0, #1
 8013928:	d011      	beq.n	801394e <_puts_r+0x72>
 801392a:	200a      	movs	r0, #10
 801392c:	e011      	b.n	8013952 <_puts_r+0x76>
 801392e:	4b17      	ldr	r3, [pc, #92]	; (801398c <_puts_r+0xb0>)
 8013930:	429c      	cmp	r4, r3
 8013932:	d101      	bne.n	8013938 <_puts_r+0x5c>
 8013934:	68ac      	ldr	r4, [r5, #8]
 8013936:	e7e3      	b.n	8013900 <_puts_r+0x24>
 8013938:	4b15      	ldr	r3, [pc, #84]	; (8013990 <_puts_r+0xb4>)
 801393a:	429c      	cmp	r4, r3
 801393c:	bf08      	it	eq
 801393e:	68ec      	ldreq	r4, [r5, #12]
 8013940:	e7de      	b.n	8013900 <_puts_r+0x24>
 8013942:	4621      	mov	r1, r4
 8013944:	4628      	mov	r0, r5
 8013946:	f001 f831 	bl	80149ac <__swsetup_r>
 801394a:	2800      	cmp	r0, #0
 801394c:	d0dd      	beq.n	801390a <_puts_r+0x2e>
 801394e:	f04f 30ff 	mov.w	r0, #4294967295
 8013952:	bd70      	pop	{r4, r5, r6, pc}
 8013954:	2b00      	cmp	r3, #0
 8013956:	da04      	bge.n	8013962 <_puts_r+0x86>
 8013958:	69a2      	ldr	r2, [r4, #24]
 801395a:	429a      	cmp	r2, r3
 801395c:	dc06      	bgt.n	801396c <_puts_r+0x90>
 801395e:	290a      	cmp	r1, #10
 8013960:	d004      	beq.n	801396c <_puts_r+0x90>
 8013962:	6823      	ldr	r3, [r4, #0]
 8013964:	1c5a      	adds	r2, r3, #1
 8013966:	6022      	str	r2, [r4, #0]
 8013968:	7019      	strb	r1, [r3, #0]
 801396a:	e7cf      	b.n	801390c <_puts_r+0x30>
 801396c:	4622      	mov	r2, r4
 801396e:	4628      	mov	r0, r5
 8013970:	f000 ffb8 	bl	80148e4 <__swbuf_r>
 8013974:	3001      	adds	r0, #1
 8013976:	d1c9      	bne.n	801390c <_puts_r+0x30>
 8013978:	e7e9      	b.n	801394e <_puts_r+0x72>
 801397a:	6823      	ldr	r3, [r4, #0]
 801397c:	200a      	movs	r0, #10
 801397e:	1c5a      	adds	r2, r3, #1
 8013980:	6022      	str	r2, [r4, #0]
 8013982:	7018      	strb	r0, [r3, #0]
 8013984:	e7e5      	b.n	8013952 <_puts_r+0x76>
 8013986:	bf00      	nop
 8013988:	08017ff8 	.word	0x08017ff8
 801398c:	08018018 	.word	0x08018018
 8013990:	08017fd8 	.word	0x08017fd8

08013994 <puts>:
 8013994:	4b02      	ldr	r3, [pc, #8]	; (80139a0 <puts+0xc>)
 8013996:	4601      	mov	r1, r0
 8013998:	6818      	ldr	r0, [r3, #0]
 801399a:	f7ff bf9f 	b.w	80138dc <_puts_r>
 801399e:	bf00      	nop
 80139a0:	2000000c 	.word	0x2000000c

080139a4 <nanf>:
 80139a4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80139ac <nanf+0x8>
 80139a8:	4770      	bx	lr
 80139aa:	bf00      	nop
 80139ac:	7fc00000 	.word	0x7fc00000

080139b0 <sniprintf>:
 80139b0:	b40c      	push	{r2, r3}
 80139b2:	b530      	push	{r4, r5, lr}
 80139b4:	4b17      	ldr	r3, [pc, #92]	; (8013a14 <sniprintf+0x64>)
 80139b6:	1e0c      	subs	r4, r1, #0
 80139b8:	b09d      	sub	sp, #116	; 0x74
 80139ba:	681d      	ldr	r5, [r3, #0]
 80139bc:	da08      	bge.n	80139d0 <sniprintf+0x20>
 80139be:	238b      	movs	r3, #139	; 0x8b
 80139c0:	602b      	str	r3, [r5, #0]
 80139c2:	f04f 30ff 	mov.w	r0, #4294967295
 80139c6:	b01d      	add	sp, #116	; 0x74
 80139c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80139cc:	b002      	add	sp, #8
 80139ce:	4770      	bx	lr
 80139d0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80139d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80139d8:	bf14      	ite	ne
 80139da:	f104 33ff 	addne.w	r3, r4, #4294967295
 80139de:	4623      	moveq	r3, r4
 80139e0:	9304      	str	r3, [sp, #16]
 80139e2:	9307      	str	r3, [sp, #28]
 80139e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80139e8:	9002      	str	r0, [sp, #8]
 80139ea:	9006      	str	r0, [sp, #24]
 80139ec:	f8ad 3016 	strh.w	r3, [sp, #22]
 80139f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80139f2:	ab21      	add	r3, sp, #132	; 0x84
 80139f4:	a902      	add	r1, sp, #8
 80139f6:	4628      	mov	r0, r5
 80139f8:	9301      	str	r3, [sp, #4]
 80139fa:	f003 f905 	bl	8016c08 <_svfiprintf_r>
 80139fe:	1c43      	adds	r3, r0, #1
 8013a00:	bfbc      	itt	lt
 8013a02:	238b      	movlt	r3, #139	; 0x8b
 8013a04:	602b      	strlt	r3, [r5, #0]
 8013a06:	2c00      	cmp	r4, #0
 8013a08:	d0dd      	beq.n	80139c6 <sniprintf+0x16>
 8013a0a:	9b02      	ldr	r3, [sp, #8]
 8013a0c:	2200      	movs	r2, #0
 8013a0e:	701a      	strb	r2, [r3, #0]
 8013a10:	e7d9      	b.n	80139c6 <sniprintf+0x16>
 8013a12:	bf00      	nop
 8013a14:	2000000c 	.word	0x2000000c

08013a18 <siprintf>:
 8013a18:	b40e      	push	{r1, r2, r3}
 8013a1a:	b500      	push	{lr}
 8013a1c:	b09c      	sub	sp, #112	; 0x70
 8013a1e:	ab1d      	add	r3, sp, #116	; 0x74
 8013a20:	9002      	str	r0, [sp, #8]
 8013a22:	9006      	str	r0, [sp, #24]
 8013a24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013a28:	4809      	ldr	r0, [pc, #36]	; (8013a50 <siprintf+0x38>)
 8013a2a:	9107      	str	r1, [sp, #28]
 8013a2c:	9104      	str	r1, [sp, #16]
 8013a2e:	4909      	ldr	r1, [pc, #36]	; (8013a54 <siprintf+0x3c>)
 8013a30:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a34:	9105      	str	r1, [sp, #20]
 8013a36:	6800      	ldr	r0, [r0, #0]
 8013a38:	9301      	str	r3, [sp, #4]
 8013a3a:	a902      	add	r1, sp, #8
 8013a3c:	f003 f8e4 	bl	8016c08 <_svfiprintf_r>
 8013a40:	9b02      	ldr	r3, [sp, #8]
 8013a42:	2200      	movs	r2, #0
 8013a44:	701a      	strb	r2, [r3, #0]
 8013a46:	b01c      	add	sp, #112	; 0x70
 8013a48:	f85d eb04 	ldr.w	lr, [sp], #4
 8013a4c:	b003      	add	sp, #12
 8013a4e:	4770      	bx	lr
 8013a50:	2000000c 	.word	0x2000000c
 8013a54:	ffff0208 	.word	0xffff0208

08013a58 <siscanf>:
 8013a58:	b40e      	push	{r1, r2, r3}
 8013a5a:	b530      	push	{r4, r5, lr}
 8013a5c:	b09c      	sub	sp, #112	; 0x70
 8013a5e:	ac1f      	add	r4, sp, #124	; 0x7c
 8013a60:	f44f 7201 	mov.w	r2, #516	; 0x204
 8013a64:	f854 5b04 	ldr.w	r5, [r4], #4
 8013a68:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013a6c:	9002      	str	r0, [sp, #8]
 8013a6e:	9006      	str	r0, [sp, #24]
 8013a70:	f7ec fbc6 	bl	8000200 <strlen>
 8013a74:	4b0b      	ldr	r3, [pc, #44]	; (8013aa4 <siscanf+0x4c>)
 8013a76:	9003      	str	r0, [sp, #12]
 8013a78:	9007      	str	r0, [sp, #28]
 8013a7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8013a7c:	480a      	ldr	r0, [pc, #40]	; (8013aa8 <siscanf+0x50>)
 8013a7e:	9401      	str	r4, [sp, #4]
 8013a80:	2300      	movs	r3, #0
 8013a82:	930f      	str	r3, [sp, #60]	; 0x3c
 8013a84:	9314      	str	r3, [sp, #80]	; 0x50
 8013a86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013a8a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013a8e:	462a      	mov	r2, r5
 8013a90:	4623      	mov	r3, r4
 8013a92:	a902      	add	r1, sp, #8
 8013a94:	6800      	ldr	r0, [r0, #0]
 8013a96:	f003 fa09 	bl	8016eac <__ssvfiscanf_r>
 8013a9a:	b01c      	add	sp, #112	; 0x70
 8013a9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013aa0:	b003      	add	sp, #12
 8013aa2:	4770      	bx	lr
 8013aa4:	08013acf 	.word	0x08013acf
 8013aa8:	2000000c 	.word	0x2000000c

08013aac <__sread>:
 8013aac:	b510      	push	{r4, lr}
 8013aae:	460c      	mov	r4, r1
 8013ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ab4:	f003 fe18 	bl	80176e8 <_read_r>
 8013ab8:	2800      	cmp	r0, #0
 8013aba:	bfab      	itete	ge
 8013abc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013abe:	89a3      	ldrhlt	r3, [r4, #12]
 8013ac0:	181b      	addge	r3, r3, r0
 8013ac2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013ac6:	bfac      	ite	ge
 8013ac8:	6563      	strge	r3, [r4, #84]	; 0x54
 8013aca:	81a3      	strhlt	r3, [r4, #12]
 8013acc:	bd10      	pop	{r4, pc}

08013ace <__seofread>:
 8013ace:	2000      	movs	r0, #0
 8013ad0:	4770      	bx	lr

08013ad2 <__swrite>:
 8013ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ad6:	461f      	mov	r7, r3
 8013ad8:	898b      	ldrh	r3, [r1, #12]
 8013ada:	05db      	lsls	r3, r3, #23
 8013adc:	4605      	mov	r5, r0
 8013ade:	460c      	mov	r4, r1
 8013ae0:	4616      	mov	r6, r2
 8013ae2:	d505      	bpl.n	8013af0 <__swrite+0x1e>
 8013ae4:	2302      	movs	r3, #2
 8013ae6:	2200      	movs	r2, #0
 8013ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013aec:	f002 fae2 	bl	80160b4 <_lseek_r>
 8013af0:	89a3      	ldrh	r3, [r4, #12]
 8013af2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013af6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013afa:	81a3      	strh	r3, [r4, #12]
 8013afc:	4632      	mov	r2, r6
 8013afe:	463b      	mov	r3, r7
 8013b00:	4628      	mov	r0, r5
 8013b02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b06:	f000 bf3f 	b.w	8014988 <_write_r>

08013b0a <__sseek>:
 8013b0a:	b510      	push	{r4, lr}
 8013b0c:	460c      	mov	r4, r1
 8013b0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b12:	f002 facf 	bl	80160b4 <_lseek_r>
 8013b16:	1c43      	adds	r3, r0, #1
 8013b18:	89a3      	ldrh	r3, [r4, #12]
 8013b1a:	bf15      	itete	ne
 8013b1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8013b1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013b22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013b26:	81a3      	strheq	r3, [r4, #12]
 8013b28:	bf18      	it	ne
 8013b2a:	81a3      	strhne	r3, [r4, #12]
 8013b2c:	bd10      	pop	{r4, pc}

08013b2e <__sclose>:
 8013b2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b32:	f000 bfa9 	b.w	8014a88 <_close_r>

08013b36 <strcpy>:
 8013b36:	4603      	mov	r3, r0
 8013b38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013b3c:	f803 2b01 	strb.w	r2, [r3], #1
 8013b40:	2a00      	cmp	r2, #0
 8013b42:	d1f9      	bne.n	8013b38 <strcpy+0x2>
 8013b44:	4770      	bx	lr

08013b46 <sulp>:
 8013b46:	b570      	push	{r4, r5, r6, lr}
 8013b48:	4604      	mov	r4, r0
 8013b4a:	460d      	mov	r5, r1
 8013b4c:	ec45 4b10 	vmov	d0, r4, r5
 8013b50:	4616      	mov	r6, r2
 8013b52:	f002 fe15 	bl	8016780 <__ulp>
 8013b56:	ec51 0b10 	vmov	r0, r1, d0
 8013b5a:	b17e      	cbz	r6, 8013b7c <sulp+0x36>
 8013b5c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013b60:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	dd09      	ble.n	8013b7c <sulp+0x36>
 8013b68:	051b      	lsls	r3, r3, #20
 8013b6a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013b6e:	2400      	movs	r4, #0
 8013b70:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013b74:	4622      	mov	r2, r4
 8013b76:	462b      	mov	r3, r5
 8013b78:	f7ec fd56 	bl	8000628 <__aeabi_dmul>
 8013b7c:	bd70      	pop	{r4, r5, r6, pc}
	...

08013b80 <_strtod_l>:
 8013b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b84:	461f      	mov	r7, r3
 8013b86:	b0a1      	sub	sp, #132	; 0x84
 8013b88:	2300      	movs	r3, #0
 8013b8a:	4681      	mov	r9, r0
 8013b8c:	4638      	mov	r0, r7
 8013b8e:	460e      	mov	r6, r1
 8013b90:	9217      	str	r2, [sp, #92]	; 0x5c
 8013b92:	931c      	str	r3, [sp, #112]	; 0x70
 8013b94:	f002 fa7e 	bl	8016094 <__localeconv_l>
 8013b98:	4680      	mov	r8, r0
 8013b9a:	6800      	ldr	r0, [r0, #0]
 8013b9c:	f7ec fb30 	bl	8000200 <strlen>
 8013ba0:	f04f 0a00 	mov.w	sl, #0
 8013ba4:	4604      	mov	r4, r0
 8013ba6:	f04f 0b00 	mov.w	fp, #0
 8013baa:	961b      	str	r6, [sp, #108]	; 0x6c
 8013bac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013bae:	781a      	ldrb	r2, [r3, #0]
 8013bb0:	2a0d      	cmp	r2, #13
 8013bb2:	d832      	bhi.n	8013c1a <_strtod_l+0x9a>
 8013bb4:	2a09      	cmp	r2, #9
 8013bb6:	d236      	bcs.n	8013c26 <_strtod_l+0xa6>
 8013bb8:	2a00      	cmp	r2, #0
 8013bba:	d03e      	beq.n	8013c3a <_strtod_l+0xba>
 8013bbc:	2300      	movs	r3, #0
 8013bbe:	930d      	str	r3, [sp, #52]	; 0x34
 8013bc0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8013bc2:	782b      	ldrb	r3, [r5, #0]
 8013bc4:	2b30      	cmp	r3, #48	; 0x30
 8013bc6:	f040 80ac 	bne.w	8013d22 <_strtod_l+0x1a2>
 8013bca:	786b      	ldrb	r3, [r5, #1]
 8013bcc:	2b58      	cmp	r3, #88	; 0x58
 8013bce:	d001      	beq.n	8013bd4 <_strtod_l+0x54>
 8013bd0:	2b78      	cmp	r3, #120	; 0x78
 8013bd2:	d167      	bne.n	8013ca4 <_strtod_l+0x124>
 8013bd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013bd6:	9301      	str	r3, [sp, #4]
 8013bd8:	ab1c      	add	r3, sp, #112	; 0x70
 8013bda:	9300      	str	r3, [sp, #0]
 8013bdc:	9702      	str	r7, [sp, #8]
 8013bde:	ab1d      	add	r3, sp, #116	; 0x74
 8013be0:	4a88      	ldr	r2, [pc, #544]	; (8013e04 <_strtod_l+0x284>)
 8013be2:	a91b      	add	r1, sp, #108	; 0x6c
 8013be4:	4648      	mov	r0, r9
 8013be6:	f001 ff6c 	bl	8015ac2 <__gethex>
 8013bea:	f010 0407 	ands.w	r4, r0, #7
 8013bee:	4606      	mov	r6, r0
 8013bf0:	d005      	beq.n	8013bfe <_strtod_l+0x7e>
 8013bf2:	2c06      	cmp	r4, #6
 8013bf4:	d12b      	bne.n	8013c4e <_strtod_l+0xce>
 8013bf6:	3501      	adds	r5, #1
 8013bf8:	2300      	movs	r3, #0
 8013bfa:	951b      	str	r5, [sp, #108]	; 0x6c
 8013bfc:	930d      	str	r3, [sp, #52]	; 0x34
 8013bfe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	f040 859a 	bne.w	801473a <_strtod_l+0xbba>
 8013c06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013c08:	b1e3      	cbz	r3, 8013c44 <_strtod_l+0xc4>
 8013c0a:	4652      	mov	r2, sl
 8013c0c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013c10:	ec43 2b10 	vmov	d0, r2, r3
 8013c14:	b021      	add	sp, #132	; 0x84
 8013c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c1a:	2a2b      	cmp	r2, #43	; 0x2b
 8013c1c:	d015      	beq.n	8013c4a <_strtod_l+0xca>
 8013c1e:	2a2d      	cmp	r2, #45	; 0x2d
 8013c20:	d004      	beq.n	8013c2c <_strtod_l+0xac>
 8013c22:	2a20      	cmp	r2, #32
 8013c24:	d1ca      	bne.n	8013bbc <_strtod_l+0x3c>
 8013c26:	3301      	adds	r3, #1
 8013c28:	931b      	str	r3, [sp, #108]	; 0x6c
 8013c2a:	e7bf      	b.n	8013bac <_strtod_l+0x2c>
 8013c2c:	2201      	movs	r2, #1
 8013c2e:	920d      	str	r2, [sp, #52]	; 0x34
 8013c30:	1c5a      	adds	r2, r3, #1
 8013c32:	921b      	str	r2, [sp, #108]	; 0x6c
 8013c34:	785b      	ldrb	r3, [r3, #1]
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	d1c2      	bne.n	8013bc0 <_strtod_l+0x40>
 8013c3a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013c3c:	961b      	str	r6, [sp, #108]	; 0x6c
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	f040 8579 	bne.w	8014736 <_strtod_l+0xbb6>
 8013c44:	4652      	mov	r2, sl
 8013c46:	465b      	mov	r3, fp
 8013c48:	e7e2      	b.n	8013c10 <_strtod_l+0x90>
 8013c4a:	2200      	movs	r2, #0
 8013c4c:	e7ef      	b.n	8013c2e <_strtod_l+0xae>
 8013c4e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013c50:	b13a      	cbz	r2, 8013c62 <_strtod_l+0xe2>
 8013c52:	2135      	movs	r1, #53	; 0x35
 8013c54:	a81e      	add	r0, sp, #120	; 0x78
 8013c56:	f002 fe8b 	bl	8016970 <__copybits>
 8013c5a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013c5c:	4648      	mov	r0, r9
 8013c5e:	f002 faf8 	bl	8016252 <_Bfree>
 8013c62:	3c01      	subs	r4, #1
 8013c64:	2c04      	cmp	r4, #4
 8013c66:	d806      	bhi.n	8013c76 <_strtod_l+0xf6>
 8013c68:	e8df f004 	tbb	[pc, r4]
 8013c6c:	1714030a 	.word	0x1714030a
 8013c70:	0a          	.byte	0x0a
 8013c71:	00          	.byte	0x00
 8013c72:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8013c76:	0730      	lsls	r0, r6, #28
 8013c78:	d5c1      	bpl.n	8013bfe <_strtod_l+0x7e>
 8013c7a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013c7e:	e7be      	b.n	8013bfe <_strtod_l+0x7e>
 8013c80:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8013c84:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8013c86:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013c8a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013c8e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013c92:	e7f0      	b.n	8013c76 <_strtod_l+0xf6>
 8013c94:	f8df b170 	ldr.w	fp, [pc, #368]	; 8013e08 <_strtod_l+0x288>
 8013c98:	e7ed      	b.n	8013c76 <_strtod_l+0xf6>
 8013c9a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013c9e:	f04f 3aff 	mov.w	sl, #4294967295
 8013ca2:	e7e8      	b.n	8013c76 <_strtod_l+0xf6>
 8013ca4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013ca6:	1c5a      	adds	r2, r3, #1
 8013ca8:	921b      	str	r2, [sp, #108]	; 0x6c
 8013caa:	785b      	ldrb	r3, [r3, #1]
 8013cac:	2b30      	cmp	r3, #48	; 0x30
 8013cae:	d0f9      	beq.n	8013ca4 <_strtod_l+0x124>
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d0a4      	beq.n	8013bfe <_strtod_l+0x7e>
 8013cb4:	2301      	movs	r3, #1
 8013cb6:	2500      	movs	r5, #0
 8013cb8:	9306      	str	r3, [sp, #24]
 8013cba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013cbc:	9308      	str	r3, [sp, #32]
 8013cbe:	9507      	str	r5, [sp, #28]
 8013cc0:	9505      	str	r5, [sp, #20]
 8013cc2:	220a      	movs	r2, #10
 8013cc4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8013cc6:	7807      	ldrb	r7, [r0, #0]
 8013cc8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8013ccc:	b2d9      	uxtb	r1, r3
 8013cce:	2909      	cmp	r1, #9
 8013cd0:	d929      	bls.n	8013d26 <_strtod_l+0x1a6>
 8013cd2:	4622      	mov	r2, r4
 8013cd4:	f8d8 1000 	ldr.w	r1, [r8]
 8013cd8:	f003 fd5a 	bl	8017790 <strncmp>
 8013cdc:	2800      	cmp	r0, #0
 8013cde:	d031      	beq.n	8013d44 <_strtod_l+0x1c4>
 8013ce0:	2000      	movs	r0, #0
 8013ce2:	9c05      	ldr	r4, [sp, #20]
 8013ce4:	9004      	str	r0, [sp, #16]
 8013ce6:	463b      	mov	r3, r7
 8013ce8:	4602      	mov	r2, r0
 8013cea:	2b65      	cmp	r3, #101	; 0x65
 8013cec:	d001      	beq.n	8013cf2 <_strtod_l+0x172>
 8013cee:	2b45      	cmp	r3, #69	; 0x45
 8013cf0:	d114      	bne.n	8013d1c <_strtod_l+0x19c>
 8013cf2:	b924      	cbnz	r4, 8013cfe <_strtod_l+0x17e>
 8013cf4:	b910      	cbnz	r0, 8013cfc <_strtod_l+0x17c>
 8013cf6:	9b06      	ldr	r3, [sp, #24]
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d09e      	beq.n	8013c3a <_strtod_l+0xba>
 8013cfc:	2400      	movs	r4, #0
 8013cfe:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8013d00:	1c73      	adds	r3, r6, #1
 8013d02:	931b      	str	r3, [sp, #108]	; 0x6c
 8013d04:	7873      	ldrb	r3, [r6, #1]
 8013d06:	2b2b      	cmp	r3, #43	; 0x2b
 8013d08:	d078      	beq.n	8013dfc <_strtod_l+0x27c>
 8013d0a:	2b2d      	cmp	r3, #45	; 0x2d
 8013d0c:	d070      	beq.n	8013df0 <_strtod_l+0x270>
 8013d0e:	f04f 0c00 	mov.w	ip, #0
 8013d12:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8013d16:	2f09      	cmp	r7, #9
 8013d18:	d97c      	bls.n	8013e14 <_strtod_l+0x294>
 8013d1a:	961b      	str	r6, [sp, #108]	; 0x6c
 8013d1c:	f04f 0e00 	mov.w	lr, #0
 8013d20:	e09a      	b.n	8013e58 <_strtod_l+0x2d8>
 8013d22:	2300      	movs	r3, #0
 8013d24:	e7c7      	b.n	8013cb6 <_strtod_l+0x136>
 8013d26:	9905      	ldr	r1, [sp, #20]
 8013d28:	2908      	cmp	r1, #8
 8013d2a:	bfdd      	ittte	le
 8013d2c:	9907      	ldrle	r1, [sp, #28]
 8013d2e:	fb02 3301 	mlale	r3, r2, r1, r3
 8013d32:	9307      	strle	r3, [sp, #28]
 8013d34:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013d38:	9b05      	ldr	r3, [sp, #20]
 8013d3a:	3001      	adds	r0, #1
 8013d3c:	3301      	adds	r3, #1
 8013d3e:	9305      	str	r3, [sp, #20]
 8013d40:	901b      	str	r0, [sp, #108]	; 0x6c
 8013d42:	e7bf      	b.n	8013cc4 <_strtod_l+0x144>
 8013d44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013d46:	191a      	adds	r2, r3, r4
 8013d48:	921b      	str	r2, [sp, #108]	; 0x6c
 8013d4a:	9a05      	ldr	r2, [sp, #20]
 8013d4c:	5d1b      	ldrb	r3, [r3, r4]
 8013d4e:	2a00      	cmp	r2, #0
 8013d50:	d037      	beq.n	8013dc2 <_strtod_l+0x242>
 8013d52:	9c05      	ldr	r4, [sp, #20]
 8013d54:	4602      	mov	r2, r0
 8013d56:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8013d5a:	2909      	cmp	r1, #9
 8013d5c:	d913      	bls.n	8013d86 <_strtod_l+0x206>
 8013d5e:	2101      	movs	r1, #1
 8013d60:	9104      	str	r1, [sp, #16]
 8013d62:	e7c2      	b.n	8013cea <_strtod_l+0x16a>
 8013d64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013d66:	1c5a      	adds	r2, r3, #1
 8013d68:	921b      	str	r2, [sp, #108]	; 0x6c
 8013d6a:	785b      	ldrb	r3, [r3, #1]
 8013d6c:	3001      	adds	r0, #1
 8013d6e:	2b30      	cmp	r3, #48	; 0x30
 8013d70:	d0f8      	beq.n	8013d64 <_strtod_l+0x1e4>
 8013d72:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8013d76:	2a08      	cmp	r2, #8
 8013d78:	f200 84e4 	bhi.w	8014744 <_strtod_l+0xbc4>
 8013d7c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013d7e:	9208      	str	r2, [sp, #32]
 8013d80:	4602      	mov	r2, r0
 8013d82:	2000      	movs	r0, #0
 8013d84:	4604      	mov	r4, r0
 8013d86:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8013d8a:	f100 0101 	add.w	r1, r0, #1
 8013d8e:	d012      	beq.n	8013db6 <_strtod_l+0x236>
 8013d90:	440a      	add	r2, r1
 8013d92:	eb00 0c04 	add.w	ip, r0, r4
 8013d96:	4621      	mov	r1, r4
 8013d98:	270a      	movs	r7, #10
 8013d9a:	458c      	cmp	ip, r1
 8013d9c:	d113      	bne.n	8013dc6 <_strtod_l+0x246>
 8013d9e:	1821      	adds	r1, r4, r0
 8013da0:	2908      	cmp	r1, #8
 8013da2:	f104 0401 	add.w	r4, r4, #1
 8013da6:	4404      	add	r4, r0
 8013da8:	dc19      	bgt.n	8013dde <_strtod_l+0x25e>
 8013daa:	9b07      	ldr	r3, [sp, #28]
 8013dac:	210a      	movs	r1, #10
 8013dae:	fb01 e303 	mla	r3, r1, r3, lr
 8013db2:	9307      	str	r3, [sp, #28]
 8013db4:	2100      	movs	r1, #0
 8013db6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013db8:	1c58      	adds	r0, r3, #1
 8013dba:	901b      	str	r0, [sp, #108]	; 0x6c
 8013dbc:	785b      	ldrb	r3, [r3, #1]
 8013dbe:	4608      	mov	r0, r1
 8013dc0:	e7c9      	b.n	8013d56 <_strtod_l+0x1d6>
 8013dc2:	9805      	ldr	r0, [sp, #20]
 8013dc4:	e7d3      	b.n	8013d6e <_strtod_l+0x1ee>
 8013dc6:	2908      	cmp	r1, #8
 8013dc8:	f101 0101 	add.w	r1, r1, #1
 8013dcc:	dc03      	bgt.n	8013dd6 <_strtod_l+0x256>
 8013dce:	9b07      	ldr	r3, [sp, #28]
 8013dd0:	437b      	muls	r3, r7
 8013dd2:	9307      	str	r3, [sp, #28]
 8013dd4:	e7e1      	b.n	8013d9a <_strtod_l+0x21a>
 8013dd6:	2910      	cmp	r1, #16
 8013dd8:	bfd8      	it	le
 8013dda:	437d      	mulle	r5, r7
 8013ddc:	e7dd      	b.n	8013d9a <_strtod_l+0x21a>
 8013dde:	2c10      	cmp	r4, #16
 8013de0:	bfdc      	itt	le
 8013de2:	210a      	movle	r1, #10
 8013de4:	fb01 e505 	mlale	r5, r1, r5, lr
 8013de8:	e7e4      	b.n	8013db4 <_strtod_l+0x234>
 8013dea:	2301      	movs	r3, #1
 8013dec:	9304      	str	r3, [sp, #16]
 8013dee:	e781      	b.n	8013cf4 <_strtod_l+0x174>
 8013df0:	f04f 0c01 	mov.w	ip, #1
 8013df4:	1cb3      	adds	r3, r6, #2
 8013df6:	931b      	str	r3, [sp, #108]	; 0x6c
 8013df8:	78b3      	ldrb	r3, [r6, #2]
 8013dfa:	e78a      	b.n	8013d12 <_strtod_l+0x192>
 8013dfc:	f04f 0c00 	mov.w	ip, #0
 8013e00:	e7f8      	b.n	8013df4 <_strtod_l+0x274>
 8013e02:	bf00      	nop
 8013e04:	08017f74 	.word	0x08017f74
 8013e08:	7ff00000 	.word	0x7ff00000
 8013e0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e0e:	1c5f      	adds	r7, r3, #1
 8013e10:	971b      	str	r7, [sp, #108]	; 0x6c
 8013e12:	785b      	ldrb	r3, [r3, #1]
 8013e14:	2b30      	cmp	r3, #48	; 0x30
 8013e16:	d0f9      	beq.n	8013e0c <_strtod_l+0x28c>
 8013e18:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8013e1c:	2f08      	cmp	r7, #8
 8013e1e:	f63f af7d 	bhi.w	8013d1c <_strtod_l+0x19c>
 8013e22:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8013e26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e28:	930a      	str	r3, [sp, #40]	; 0x28
 8013e2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e2c:	1c5f      	adds	r7, r3, #1
 8013e2e:	971b      	str	r7, [sp, #108]	; 0x6c
 8013e30:	785b      	ldrb	r3, [r3, #1]
 8013e32:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8013e36:	f1b8 0f09 	cmp.w	r8, #9
 8013e3a:	d937      	bls.n	8013eac <_strtod_l+0x32c>
 8013e3c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013e3e:	1a7f      	subs	r7, r7, r1
 8013e40:	2f08      	cmp	r7, #8
 8013e42:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8013e46:	dc37      	bgt.n	8013eb8 <_strtod_l+0x338>
 8013e48:	45be      	cmp	lr, r7
 8013e4a:	bfa8      	it	ge
 8013e4c:	46be      	movge	lr, r7
 8013e4e:	f1bc 0f00 	cmp.w	ip, #0
 8013e52:	d001      	beq.n	8013e58 <_strtod_l+0x2d8>
 8013e54:	f1ce 0e00 	rsb	lr, lr, #0
 8013e58:	2c00      	cmp	r4, #0
 8013e5a:	d151      	bne.n	8013f00 <_strtod_l+0x380>
 8013e5c:	2800      	cmp	r0, #0
 8013e5e:	f47f aece 	bne.w	8013bfe <_strtod_l+0x7e>
 8013e62:	9a06      	ldr	r2, [sp, #24]
 8013e64:	2a00      	cmp	r2, #0
 8013e66:	f47f aeca 	bne.w	8013bfe <_strtod_l+0x7e>
 8013e6a:	9a04      	ldr	r2, [sp, #16]
 8013e6c:	2a00      	cmp	r2, #0
 8013e6e:	f47f aee4 	bne.w	8013c3a <_strtod_l+0xba>
 8013e72:	2b4e      	cmp	r3, #78	; 0x4e
 8013e74:	d027      	beq.n	8013ec6 <_strtod_l+0x346>
 8013e76:	dc21      	bgt.n	8013ebc <_strtod_l+0x33c>
 8013e78:	2b49      	cmp	r3, #73	; 0x49
 8013e7a:	f47f aede 	bne.w	8013c3a <_strtod_l+0xba>
 8013e7e:	49a0      	ldr	r1, [pc, #640]	; (8014100 <_strtod_l+0x580>)
 8013e80:	a81b      	add	r0, sp, #108	; 0x6c
 8013e82:	f002 f851 	bl	8015f28 <__match>
 8013e86:	2800      	cmp	r0, #0
 8013e88:	f43f aed7 	beq.w	8013c3a <_strtod_l+0xba>
 8013e8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e8e:	499d      	ldr	r1, [pc, #628]	; (8014104 <_strtod_l+0x584>)
 8013e90:	3b01      	subs	r3, #1
 8013e92:	a81b      	add	r0, sp, #108	; 0x6c
 8013e94:	931b      	str	r3, [sp, #108]	; 0x6c
 8013e96:	f002 f847 	bl	8015f28 <__match>
 8013e9a:	b910      	cbnz	r0, 8013ea2 <_strtod_l+0x322>
 8013e9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e9e:	3301      	adds	r3, #1
 8013ea0:	931b      	str	r3, [sp, #108]	; 0x6c
 8013ea2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8014118 <_strtod_l+0x598>
 8013ea6:	f04f 0a00 	mov.w	sl, #0
 8013eaa:	e6a8      	b.n	8013bfe <_strtod_l+0x7e>
 8013eac:	210a      	movs	r1, #10
 8013eae:	fb01 3e0e 	mla	lr, r1, lr, r3
 8013eb2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013eb6:	e7b8      	b.n	8013e2a <_strtod_l+0x2aa>
 8013eb8:	46be      	mov	lr, r7
 8013eba:	e7c8      	b.n	8013e4e <_strtod_l+0x2ce>
 8013ebc:	2b69      	cmp	r3, #105	; 0x69
 8013ebe:	d0de      	beq.n	8013e7e <_strtod_l+0x2fe>
 8013ec0:	2b6e      	cmp	r3, #110	; 0x6e
 8013ec2:	f47f aeba 	bne.w	8013c3a <_strtod_l+0xba>
 8013ec6:	4990      	ldr	r1, [pc, #576]	; (8014108 <_strtod_l+0x588>)
 8013ec8:	a81b      	add	r0, sp, #108	; 0x6c
 8013eca:	f002 f82d 	bl	8015f28 <__match>
 8013ece:	2800      	cmp	r0, #0
 8013ed0:	f43f aeb3 	beq.w	8013c3a <_strtod_l+0xba>
 8013ed4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013ed6:	781b      	ldrb	r3, [r3, #0]
 8013ed8:	2b28      	cmp	r3, #40	; 0x28
 8013eda:	d10e      	bne.n	8013efa <_strtod_l+0x37a>
 8013edc:	aa1e      	add	r2, sp, #120	; 0x78
 8013ede:	498b      	ldr	r1, [pc, #556]	; (801410c <_strtod_l+0x58c>)
 8013ee0:	a81b      	add	r0, sp, #108	; 0x6c
 8013ee2:	f002 f835 	bl	8015f50 <__hexnan>
 8013ee6:	2805      	cmp	r0, #5
 8013ee8:	d107      	bne.n	8013efa <_strtod_l+0x37a>
 8013eea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013eec:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8013ef0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013ef4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013ef8:	e681      	b.n	8013bfe <_strtod_l+0x7e>
 8013efa:	f8df b224 	ldr.w	fp, [pc, #548]	; 8014120 <_strtod_l+0x5a0>
 8013efe:	e7d2      	b.n	8013ea6 <_strtod_l+0x326>
 8013f00:	ebae 0302 	sub.w	r3, lr, r2
 8013f04:	9306      	str	r3, [sp, #24]
 8013f06:	9b05      	ldr	r3, [sp, #20]
 8013f08:	9807      	ldr	r0, [sp, #28]
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	bf08      	it	eq
 8013f0e:	4623      	moveq	r3, r4
 8013f10:	2c10      	cmp	r4, #16
 8013f12:	9305      	str	r3, [sp, #20]
 8013f14:	46a0      	mov	r8, r4
 8013f16:	bfa8      	it	ge
 8013f18:	f04f 0810 	movge.w	r8, #16
 8013f1c:	f7ec fb0a 	bl	8000534 <__aeabi_ui2d>
 8013f20:	2c09      	cmp	r4, #9
 8013f22:	4682      	mov	sl, r0
 8013f24:	468b      	mov	fp, r1
 8013f26:	dc13      	bgt.n	8013f50 <_strtod_l+0x3d0>
 8013f28:	9b06      	ldr	r3, [sp, #24]
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	f43f ae67 	beq.w	8013bfe <_strtod_l+0x7e>
 8013f30:	9b06      	ldr	r3, [sp, #24]
 8013f32:	dd7a      	ble.n	801402a <_strtod_l+0x4aa>
 8013f34:	2b16      	cmp	r3, #22
 8013f36:	dc61      	bgt.n	8013ffc <_strtod_l+0x47c>
 8013f38:	4a75      	ldr	r2, [pc, #468]	; (8014110 <_strtod_l+0x590>)
 8013f3a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8013f3e:	e9de 0100 	ldrd	r0, r1, [lr]
 8013f42:	4652      	mov	r2, sl
 8013f44:	465b      	mov	r3, fp
 8013f46:	f7ec fb6f 	bl	8000628 <__aeabi_dmul>
 8013f4a:	4682      	mov	sl, r0
 8013f4c:	468b      	mov	fp, r1
 8013f4e:	e656      	b.n	8013bfe <_strtod_l+0x7e>
 8013f50:	4b6f      	ldr	r3, [pc, #444]	; (8014110 <_strtod_l+0x590>)
 8013f52:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013f56:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013f5a:	f7ec fb65 	bl	8000628 <__aeabi_dmul>
 8013f5e:	4606      	mov	r6, r0
 8013f60:	4628      	mov	r0, r5
 8013f62:	460f      	mov	r7, r1
 8013f64:	f7ec fae6 	bl	8000534 <__aeabi_ui2d>
 8013f68:	4602      	mov	r2, r0
 8013f6a:	460b      	mov	r3, r1
 8013f6c:	4630      	mov	r0, r6
 8013f6e:	4639      	mov	r1, r7
 8013f70:	f7ec f9a4 	bl	80002bc <__adddf3>
 8013f74:	2c0f      	cmp	r4, #15
 8013f76:	4682      	mov	sl, r0
 8013f78:	468b      	mov	fp, r1
 8013f7a:	ddd5      	ble.n	8013f28 <_strtod_l+0x3a8>
 8013f7c:	9b06      	ldr	r3, [sp, #24]
 8013f7e:	eba4 0808 	sub.w	r8, r4, r8
 8013f82:	4498      	add	r8, r3
 8013f84:	f1b8 0f00 	cmp.w	r8, #0
 8013f88:	f340 8096 	ble.w	80140b8 <_strtod_l+0x538>
 8013f8c:	f018 030f 	ands.w	r3, r8, #15
 8013f90:	d00a      	beq.n	8013fa8 <_strtod_l+0x428>
 8013f92:	495f      	ldr	r1, [pc, #380]	; (8014110 <_strtod_l+0x590>)
 8013f94:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013f98:	4652      	mov	r2, sl
 8013f9a:	465b      	mov	r3, fp
 8013f9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013fa0:	f7ec fb42 	bl	8000628 <__aeabi_dmul>
 8013fa4:	4682      	mov	sl, r0
 8013fa6:	468b      	mov	fp, r1
 8013fa8:	f038 080f 	bics.w	r8, r8, #15
 8013fac:	d073      	beq.n	8014096 <_strtod_l+0x516>
 8013fae:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8013fb2:	dd47      	ble.n	8014044 <_strtod_l+0x4c4>
 8013fb4:	2400      	movs	r4, #0
 8013fb6:	46a0      	mov	r8, r4
 8013fb8:	9407      	str	r4, [sp, #28]
 8013fba:	9405      	str	r4, [sp, #20]
 8013fbc:	2322      	movs	r3, #34	; 0x22
 8013fbe:	f8df b158 	ldr.w	fp, [pc, #344]	; 8014118 <_strtod_l+0x598>
 8013fc2:	f8c9 3000 	str.w	r3, [r9]
 8013fc6:	f04f 0a00 	mov.w	sl, #0
 8013fca:	9b07      	ldr	r3, [sp, #28]
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	f43f ae16 	beq.w	8013bfe <_strtod_l+0x7e>
 8013fd2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013fd4:	4648      	mov	r0, r9
 8013fd6:	f002 f93c 	bl	8016252 <_Bfree>
 8013fda:	9905      	ldr	r1, [sp, #20]
 8013fdc:	4648      	mov	r0, r9
 8013fde:	f002 f938 	bl	8016252 <_Bfree>
 8013fe2:	4641      	mov	r1, r8
 8013fe4:	4648      	mov	r0, r9
 8013fe6:	f002 f934 	bl	8016252 <_Bfree>
 8013fea:	9907      	ldr	r1, [sp, #28]
 8013fec:	4648      	mov	r0, r9
 8013fee:	f002 f930 	bl	8016252 <_Bfree>
 8013ff2:	4621      	mov	r1, r4
 8013ff4:	4648      	mov	r0, r9
 8013ff6:	f002 f92c 	bl	8016252 <_Bfree>
 8013ffa:	e600      	b.n	8013bfe <_strtod_l+0x7e>
 8013ffc:	9a06      	ldr	r2, [sp, #24]
 8013ffe:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8014002:	4293      	cmp	r3, r2
 8014004:	dbba      	blt.n	8013f7c <_strtod_l+0x3fc>
 8014006:	4d42      	ldr	r5, [pc, #264]	; (8014110 <_strtod_l+0x590>)
 8014008:	f1c4 040f 	rsb	r4, r4, #15
 801400c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8014010:	4652      	mov	r2, sl
 8014012:	465b      	mov	r3, fp
 8014014:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014018:	f7ec fb06 	bl	8000628 <__aeabi_dmul>
 801401c:	9b06      	ldr	r3, [sp, #24]
 801401e:	1b1c      	subs	r4, r3, r4
 8014020:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8014024:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014028:	e78d      	b.n	8013f46 <_strtod_l+0x3c6>
 801402a:	f113 0f16 	cmn.w	r3, #22
 801402e:	dba5      	blt.n	8013f7c <_strtod_l+0x3fc>
 8014030:	4a37      	ldr	r2, [pc, #220]	; (8014110 <_strtod_l+0x590>)
 8014032:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8014036:	e9d2 2300 	ldrd	r2, r3, [r2]
 801403a:	4650      	mov	r0, sl
 801403c:	4659      	mov	r1, fp
 801403e:	f7ec fc1d 	bl	800087c <__aeabi_ddiv>
 8014042:	e782      	b.n	8013f4a <_strtod_l+0x3ca>
 8014044:	2300      	movs	r3, #0
 8014046:	4e33      	ldr	r6, [pc, #204]	; (8014114 <_strtod_l+0x594>)
 8014048:	ea4f 1828 	mov.w	r8, r8, asr #4
 801404c:	4650      	mov	r0, sl
 801404e:	4659      	mov	r1, fp
 8014050:	461d      	mov	r5, r3
 8014052:	f1b8 0f01 	cmp.w	r8, #1
 8014056:	dc21      	bgt.n	801409c <_strtod_l+0x51c>
 8014058:	b10b      	cbz	r3, 801405e <_strtod_l+0x4de>
 801405a:	4682      	mov	sl, r0
 801405c:	468b      	mov	fp, r1
 801405e:	4b2d      	ldr	r3, [pc, #180]	; (8014114 <_strtod_l+0x594>)
 8014060:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8014064:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014068:	4652      	mov	r2, sl
 801406a:	465b      	mov	r3, fp
 801406c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8014070:	f7ec fada 	bl	8000628 <__aeabi_dmul>
 8014074:	4b28      	ldr	r3, [pc, #160]	; (8014118 <_strtod_l+0x598>)
 8014076:	460a      	mov	r2, r1
 8014078:	400b      	ands	r3, r1
 801407a:	4928      	ldr	r1, [pc, #160]	; (801411c <_strtod_l+0x59c>)
 801407c:	428b      	cmp	r3, r1
 801407e:	4682      	mov	sl, r0
 8014080:	d898      	bhi.n	8013fb4 <_strtod_l+0x434>
 8014082:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014086:	428b      	cmp	r3, r1
 8014088:	bf86      	itte	hi
 801408a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8014124 <_strtod_l+0x5a4>
 801408e:	f04f 3aff 	movhi.w	sl, #4294967295
 8014092:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8014096:	2300      	movs	r3, #0
 8014098:	9304      	str	r3, [sp, #16]
 801409a:	e077      	b.n	801418c <_strtod_l+0x60c>
 801409c:	f018 0f01 	tst.w	r8, #1
 80140a0:	d006      	beq.n	80140b0 <_strtod_l+0x530>
 80140a2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80140a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140aa:	f7ec fabd 	bl	8000628 <__aeabi_dmul>
 80140ae:	2301      	movs	r3, #1
 80140b0:	3501      	adds	r5, #1
 80140b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80140b6:	e7cc      	b.n	8014052 <_strtod_l+0x4d2>
 80140b8:	d0ed      	beq.n	8014096 <_strtod_l+0x516>
 80140ba:	f1c8 0800 	rsb	r8, r8, #0
 80140be:	f018 020f 	ands.w	r2, r8, #15
 80140c2:	d00a      	beq.n	80140da <_strtod_l+0x55a>
 80140c4:	4b12      	ldr	r3, [pc, #72]	; (8014110 <_strtod_l+0x590>)
 80140c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80140ca:	4650      	mov	r0, sl
 80140cc:	4659      	mov	r1, fp
 80140ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140d2:	f7ec fbd3 	bl	800087c <__aeabi_ddiv>
 80140d6:	4682      	mov	sl, r0
 80140d8:	468b      	mov	fp, r1
 80140da:	ea5f 1828 	movs.w	r8, r8, asr #4
 80140de:	d0da      	beq.n	8014096 <_strtod_l+0x516>
 80140e0:	f1b8 0f1f 	cmp.w	r8, #31
 80140e4:	dd20      	ble.n	8014128 <_strtod_l+0x5a8>
 80140e6:	2400      	movs	r4, #0
 80140e8:	46a0      	mov	r8, r4
 80140ea:	9407      	str	r4, [sp, #28]
 80140ec:	9405      	str	r4, [sp, #20]
 80140ee:	2322      	movs	r3, #34	; 0x22
 80140f0:	f04f 0a00 	mov.w	sl, #0
 80140f4:	f04f 0b00 	mov.w	fp, #0
 80140f8:	f8c9 3000 	str.w	r3, [r9]
 80140fc:	e765      	b.n	8013fca <_strtod_l+0x44a>
 80140fe:	bf00      	nop
 8014100:	08017f41 	.word	0x08017f41
 8014104:	08017fcb 	.word	0x08017fcb
 8014108:	08017f49 	.word	0x08017f49
 801410c:	08017f88 	.word	0x08017f88
 8014110:	08018070 	.word	0x08018070
 8014114:	08018048 	.word	0x08018048
 8014118:	7ff00000 	.word	0x7ff00000
 801411c:	7ca00000 	.word	0x7ca00000
 8014120:	fff80000 	.word	0xfff80000
 8014124:	7fefffff 	.word	0x7fefffff
 8014128:	f018 0310 	ands.w	r3, r8, #16
 801412c:	bf18      	it	ne
 801412e:	236a      	movne	r3, #106	; 0x6a
 8014130:	4da0      	ldr	r5, [pc, #640]	; (80143b4 <_strtod_l+0x834>)
 8014132:	9304      	str	r3, [sp, #16]
 8014134:	4650      	mov	r0, sl
 8014136:	4659      	mov	r1, fp
 8014138:	2300      	movs	r3, #0
 801413a:	f1b8 0f00 	cmp.w	r8, #0
 801413e:	f300 810a 	bgt.w	8014356 <_strtod_l+0x7d6>
 8014142:	b10b      	cbz	r3, 8014148 <_strtod_l+0x5c8>
 8014144:	4682      	mov	sl, r0
 8014146:	468b      	mov	fp, r1
 8014148:	9b04      	ldr	r3, [sp, #16]
 801414a:	b1bb      	cbz	r3, 801417c <_strtod_l+0x5fc>
 801414c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8014150:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014154:	2b00      	cmp	r3, #0
 8014156:	4659      	mov	r1, fp
 8014158:	dd10      	ble.n	801417c <_strtod_l+0x5fc>
 801415a:	2b1f      	cmp	r3, #31
 801415c:	f340 8107 	ble.w	801436e <_strtod_l+0x7ee>
 8014160:	2b34      	cmp	r3, #52	; 0x34
 8014162:	bfde      	ittt	le
 8014164:	3b20      	suble	r3, #32
 8014166:	f04f 32ff 	movle.w	r2, #4294967295
 801416a:	fa02 f303 	lslle.w	r3, r2, r3
 801416e:	f04f 0a00 	mov.w	sl, #0
 8014172:	bfcc      	ite	gt
 8014174:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014178:	ea03 0b01 	andle.w	fp, r3, r1
 801417c:	2200      	movs	r2, #0
 801417e:	2300      	movs	r3, #0
 8014180:	4650      	mov	r0, sl
 8014182:	4659      	mov	r1, fp
 8014184:	f7ec fcb8 	bl	8000af8 <__aeabi_dcmpeq>
 8014188:	2800      	cmp	r0, #0
 801418a:	d1ac      	bne.n	80140e6 <_strtod_l+0x566>
 801418c:	9b07      	ldr	r3, [sp, #28]
 801418e:	9300      	str	r3, [sp, #0]
 8014190:	9a05      	ldr	r2, [sp, #20]
 8014192:	9908      	ldr	r1, [sp, #32]
 8014194:	4623      	mov	r3, r4
 8014196:	4648      	mov	r0, r9
 8014198:	f002 f8ad 	bl	80162f6 <__s2b>
 801419c:	9007      	str	r0, [sp, #28]
 801419e:	2800      	cmp	r0, #0
 80141a0:	f43f af08 	beq.w	8013fb4 <_strtod_l+0x434>
 80141a4:	9a06      	ldr	r2, [sp, #24]
 80141a6:	9b06      	ldr	r3, [sp, #24]
 80141a8:	2a00      	cmp	r2, #0
 80141aa:	f1c3 0300 	rsb	r3, r3, #0
 80141ae:	bfa8      	it	ge
 80141b0:	2300      	movge	r3, #0
 80141b2:	930e      	str	r3, [sp, #56]	; 0x38
 80141b4:	2400      	movs	r4, #0
 80141b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80141ba:	9316      	str	r3, [sp, #88]	; 0x58
 80141bc:	46a0      	mov	r8, r4
 80141be:	9b07      	ldr	r3, [sp, #28]
 80141c0:	4648      	mov	r0, r9
 80141c2:	6859      	ldr	r1, [r3, #4]
 80141c4:	f002 f811 	bl	80161ea <_Balloc>
 80141c8:	9005      	str	r0, [sp, #20]
 80141ca:	2800      	cmp	r0, #0
 80141cc:	f43f aef6 	beq.w	8013fbc <_strtod_l+0x43c>
 80141d0:	9b07      	ldr	r3, [sp, #28]
 80141d2:	691a      	ldr	r2, [r3, #16]
 80141d4:	3202      	adds	r2, #2
 80141d6:	f103 010c 	add.w	r1, r3, #12
 80141da:	0092      	lsls	r2, r2, #2
 80141dc:	300c      	adds	r0, #12
 80141de:	f001 fff9 	bl	80161d4 <memcpy>
 80141e2:	aa1e      	add	r2, sp, #120	; 0x78
 80141e4:	a91d      	add	r1, sp, #116	; 0x74
 80141e6:	ec4b ab10 	vmov	d0, sl, fp
 80141ea:	4648      	mov	r0, r9
 80141ec:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80141f0:	f002 fb3c 	bl	801686c <__d2b>
 80141f4:	901c      	str	r0, [sp, #112]	; 0x70
 80141f6:	2800      	cmp	r0, #0
 80141f8:	f43f aee0 	beq.w	8013fbc <_strtod_l+0x43c>
 80141fc:	2101      	movs	r1, #1
 80141fe:	4648      	mov	r0, r9
 8014200:	f002 f905 	bl	801640e <__i2b>
 8014204:	4680      	mov	r8, r0
 8014206:	2800      	cmp	r0, #0
 8014208:	f43f aed8 	beq.w	8013fbc <_strtod_l+0x43c>
 801420c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801420e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014210:	2e00      	cmp	r6, #0
 8014212:	bfab      	itete	ge
 8014214:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8014216:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8014218:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 801421a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 801421c:	bfac      	ite	ge
 801421e:	18f7      	addge	r7, r6, r3
 8014220:	1b9d      	sublt	r5, r3, r6
 8014222:	9b04      	ldr	r3, [sp, #16]
 8014224:	1af6      	subs	r6, r6, r3
 8014226:	4416      	add	r6, r2
 8014228:	4b63      	ldr	r3, [pc, #396]	; (80143b8 <_strtod_l+0x838>)
 801422a:	3e01      	subs	r6, #1
 801422c:	429e      	cmp	r6, r3
 801422e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014232:	f280 80af 	bge.w	8014394 <_strtod_l+0x814>
 8014236:	1b9b      	subs	r3, r3, r6
 8014238:	2b1f      	cmp	r3, #31
 801423a:	eba2 0203 	sub.w	r2, r2, r3
 801423e:	f04f 0101 	mov.w	r1, #1
 8014242:	f300 809b 	bgt.w	801437c <_strtod_l+0x7fc>
 8014246:	fa01 f303 	lsl.w	r3, r1, r3
 801424a:	930f      	str	r3, [sp, #60]	; 0x3c
 801424c:	2300      	movs	r3, #0
 801424e:	930a      	str	r3, [sp, #40]	; 0x28
 8014250:	18be      	adds	r6, r7, r2
 8014252:	9b04      	ldr	r3, [sp, #16]
 8014254:	42b7      	cmp	r7, r6
 8014256:	4415      	add	r5, r2
 8014258:	441d      	add	r5, r3
 801425a:	463b      	mov	r3, r7
 801425c:	bfa8      	it	ge
 801425e:	4633      	movge	r3, r6
 8014260:	42ab      	cmp	r3, r5
 8014262:	bfa8      	it	ge
 8014264:	462b      	movge	r3, r5
 8014266:	2b00      	cmp	r3, #0
 8014268:	bfc2      	ittt	gt
 801426a:	1af6      	subgt	r6, r6, r3
 801426c:	1aed      	subgt	r5, r5, r3
 801426e:	1aff      	subgt	r7, r7, r3
 8014270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014272:	b1bb      	cbz	r3, 80142a4 <_strtod_l+0x724>
 8014274:	4641      	mov	r1, r8
 8014276:	461a      	mov	r2, r3
 8014278:	4648      	mov	r0, r9
 801427a:	f002 f967 	bl	801654c <__pow5mult>
 801427e:	4680      	mov	r8, r0
 8014280:	2800      	cmp	r0, #0
 8014282:	f43f ae9b 	beq.w	8013fbc <_strtod_l+0x43c>
 8014286:	4601      	mov	r1, r0
 8014288:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801428a:	4648      	mov	r0, r9
 801428c:	f002 f8c8 	bl	8016420 <__multiply>
 8014290:	900c      	str	r0, [sp, #48]	; 0x30
 8014292:	2800      	cmp	r0, #0
 8014294:	f43f ae92 	beq.w	8013fbc <_strtod_l+0x43c>
 8014298:	991c      	ldr	r1, [sp, #112]	; 0x70
 801429a:	4648      	mov	r0, r9
 801429c:	f001 ffd9 	bl	8016252 <_Bfree>
 80142a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80142a2:	931c      	str	r3, [sp, #112]	; 0x70
 80142a4:	2e00      	cmp	r6, #0
 80142a6:	dc7a      	bgt.n	801439e <_strtod_l+0x81e>
 80142a8:	9b06      	ldr	r3, [sp, #24]
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	dd08      	ble.n	80142c0 <_strtod_l+0x740>
 80142ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80142b0:	9905      	ldr	r1, [sp, #20]
 80142b2:	4648      	mov	r0, r9
 80142b4:	f002 f94a 	bl	801654c <__pow5mult>
 80142b8:	9005      	str	r0, [sp, #20]
 80142ba:	2800      	cmp	r0, #0
 80142bc:	f43f ae7e 	beq.w	8013fbc <_strtod_l+0x43c>
 80142c0:	2d00      	cmp	r5, #0
 80142c2:	dd08      	ble.n	80142d6 <_strtod_l+0x756>
 80142c4:	462a      	mov	r2, r5
 80142c6:	9905      	ldr	r1, [sp, #20]
 80142c8:	4648      	mov	r0, r9
 80142ca:	f002 f98d 	bl	80165e8 <__lshift>
 80142ce:	9005      	str	r0, [sp, #20]
 80142d0:	2800      	cmp	r0, #0
 80142d2:	f43f ae73 	beq.w	8013fbc <_strtod_l+0x43c>
 80142d6:	2f00      	cmp	r7, #0
 80142d8:	dd08      	ble.n	80142ec <_strtod_l+0x76c>
 80142da:	4641      	mov	r1, r8
 80142dc:	463a      	mov	r2, r7
 80142de:	4648      	mov	r0, r9
 80142e0:	f002 f982 	bl	80165e8 <__lshift>
 80142e4:	4680      	mov	r8, r0
 80142e6:	2800      	cmp	r0, #0
 80142e8:	f43f ae68 	beq.w	8013fbc <_strtod_l+0x43c>
 80142ec:	9a05      	ldr	r2, [sp, #20]
 80142ee:	991c      	ldr	r1, [sp, #112]	; 0x70
 80142f0:	4648      	mov	r0, r9
 80142f2:	f002 f9e7 	bl	80166c4 <__mdiff>
 80142f6:	4604      	mov	r4, r0
 80142f8:	2800      	cmp	r0, #0
 80142fa:	f43f ae5f 	beq.w	8013fbc <_strtod_l+0x43c>
 80142fe:	68c3      	ldr	r3, [r0, #12]
 8014300:	930c      	str	r3, [sp, #48]	; 0x30
 8014302:	2300      	movs	r3, #0
 8014304:	60c3      	str	r3, [r0, #12]
 8014306:	4641      	mov	r1, r8
 8014308:	f002 f9c2 	bl	8016690 <__mcmp>
 801430c:	2800      	cmp	r0, #0
 801430e:	da55      	bge.n	80143bc <_strtod_l+0x83c>
 8014310:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014312:	b9e3      	cbnz	r3, 801434e <_strtod_l+0x7ce>
 8014314:	f1ba 0f00 	cmp.w	sl, #0
 8014318:	d119      	bne.n	801434e <_strtod_l+0x7ce>
 801431a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801431e:	b9b3      	cbnz	r3, 801434e <_strtod_l+0x7ce>
 8014320:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014324:	0d1b      	lsrs	r3, r3, #20
 8014326:	051b      	lsls	r3, r3, #20
 8014328:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801432c:	d90f      	bls.n	801434e <_strtod_l+0x7ce>
 801432e:	6963      	ldr	r3, [r4, #20]
 8014330:	b913      	cbnz	r3, 8014338 <_strtod_l+0x7b8>
 8014332:	6923      	ldr	r3, [r4, #16]
 8014334:	2b01      	cmp	r3, #1
 8014336:	dd0a      	ble.n	801434e <_strtod_l+0x7ce>
 8014338:	4621      	mov	r1, r4
 801433a:	2201      	movs	r2, #1
 801433c:	4648      	mov	r0, r9
 801433e:	f002 f953 	bl	80165e8 <__lshift>
 8014342:	4641      	mov	r1, r8
 8014344:	4604      	mov	r4, r0
 8014346:	f002 f9a3 	bl	8016690 <__mcmp>
 801434a:	2800      	cmp	r0, #0
 801434c:	dc67      	bgt.n	801441e <_strtod_l+0x89e>
 801434e:	9b04      	ldr	r3, [sp, #16]
 8014350:	2b00      	cmp	r3, #0
 8014352:	d171      	bne.n	8014438 <_strtod_l+0x8b8>
 8014354:	e63d      	b.n	8013fd2 <_strtod_l+0x452>
 8014356:	f018 0f01 	tst.w	r8, #1
 801435a:	d004      	beq.n	8014366 <_strtod_l+0x7e6>
 801435c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014360:	f7ec f962 	bl	8000628 <__aeabi_dmul>
 8014364:	2301      	movs	r3, #1
 8014366:	ea4f 0868 	mov.w	r8, r8, asr #1
 801436a:	3508      	adds	r5, #8
 801436c:	e6e5      	b.n	801413a <_strtod_l+0x5ba>
 801436e:	f04f 32ff 	mov.w	r2, #4294967295
 8014372:	fa02 f303 	lsl.w	r3, r2, r3
 8014376:	ea03 0a0a 	and.w	sl, r3, sl
 801437a:	e6ff      	b.n	801417c <_strtod_l+0x5fc>
 801437c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014380:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8014384:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014388:	36e2      	adds	r6, #226	; 0xe2
 801438a:	fa01 f306 	lsl.w	r3, r1, r6
 801438e:	930a      	str	r3, [sp, #40]	; 0x28
 8014390:	910f      	str	r1, [sp, #60]	; 0x3c
 8014392:	e75d      	b.n	8014250 <_strtod_l+0x6d0>
 8014394:	2300      	movs	r3, #0
 8014396:	930a      	str	r3, [sp, #40]	; 0x28
 8014398:	2301      	movs	r3, #1
 801439a:	930f      	str	r3, [sp, #60]	; 0x3c
 801439c:	e758      	b.n	8014250 <_strtod_l+0x6d0>
 801439e:	4632      	mov	r2, r6
 80143a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80143a2:	4648      	mov	r0, r9
 80143a4:	f002 f920 	bl	80165e8 <__lshift>
 80143a8:	901c      	str	r0, [sp, #112]	; 0x70
 80143aa:	2800      	cmp	r0, #0
 80143ac:	f47f af7c 	bne.w	80142a8 <_strtod_l+0x728>
 80143b0:	e604      	b.n	8013fbc <_strtod_l+0x43c>
 80143b2:	bf00      	nop
 80143b4:	08017fa0 	.word	0x08017fa0
 80143b8:	fffffc02 	.word	0xfffffc02
 80143bc:	465d      	mov	r5, fp
 80143be:	f040 8086 	bne.w	80144ce <_strtod_l+0x94e>
 80143c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80143c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80143c8:	b32a      	cbz	r2, 8014416 <_strtod_l+0x896>
 80143ca:	4aaf      	ldr	r2, [pc, #700]	; (8014688 <_strtod_l+0xb08>)
 80143cc:	4293      	cmp	r3, r2
 80143ce:	d153      	bne.n	8014478 <_strtod_l+0x8f8>
 80143d0:	9b04      	ldr	r3, [sp, #16]
 80143d2:	4650      	mov	r0, sl
 80143d4:	b1d3      	cbz	r3, 801440c <_strtod_l+0x88c>
 80143d6:	4aad      	ldr	r2, [pc, #692]	; (801468c <_strtod_l+0xb0c>)
 80143d8:	402a      	ands	r2, r5
 80143da:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80143de:	f04f 31ff 	mov.w	r1, #4294967295
 80143e2:	d816      	bhi.n	8014412 <_strtod_l+0x892>
 80143e4:	0d12      	lsrs	r2, r2, #20
 80143e6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80143ea:	fa01 f303 	lsl.w	r3, r1, r3
 80143ee:	4298      	cmp	r0, r3
 80143f0:	d142      	bne.n	8014478 <_strtod_l+0x8f8>
 80143f2:	4ba7      	ldr	r3, [pc, #668]	; (8014690 <_strtod_l+0xb10>)
 80143f4:	429d      	cmp	r5, r3
 80143f6:	d102      	bne.n	80143fe <_strtod_l+0x87e>
 80143f8:	3001      	adds	r0, #1
 80143fa:	f43f addf 	beq.w	8013fbc <_strtod_l+0x43c>
 80143fe:	4ba3      	ldr	r3, [pc, #652]	; (801468c <_strtod_l+0xb0c>)
 8014400:	402b      	ands	r3, r5
 8014402:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8014406:	f04f 0a00 	mov.w	sl, #0
 801440a:	e7a0      	b.n	801434e <_strtod_l+0x7ce>
 801440c:	f04f 33ff 	mov.w	r3, #4294967295
 8014410:	e7ed      	b.n	80143ee <_strtod_l+0x86e>
 8014412:	460b      	mov	r3, r1
 8014414:	e7eb      	b.n	80143ee <_strtod_l+0x86e>
 8014416:	bb7b      	cbnz	r3, 8014478 <_strtod_l+0x8f8>
 8014418:	f1ba 0f00 	cmp.w	sl, #0
 801441c:	d12c      	bne.n	8014478 <_strtod_l+0x8f8>
 801441e:	9904      	ldr	r1, [sp, #16]
 8014420:	4a9a      	ldr	r2, [pc, #616]	; (801468c <_strtod_l+0xb0c>)
 8014422:	465b      	mov	r3, fp
 8014424:	b1f1      	cbz	r1, 8014464 <_strtod_l+0x8e4>
 8014426:	ea02 010b 	and.w	r1, r2, fp
 801442a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801442e:	dc19      	bgt.n	8014464 <_strtod_l+0x8e4>
 8014430:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014434:	f77f ae5b 	ble.w	80140ee <_strtod_l+0x56e>
 8014438:	4a96      	ldr	r2, [pc, #600]	; (8014694 <_strtod_l+0xb14>)
 801443a:	2300      	movs	r3, #0
 801443c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014440:	4650      	mov	r0, sl
 8014442:	4659      	mov	r1, fp
 8014444:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014448:	f7ec f8ee 	bl	8000628 <__aeabi_dmul>
 801444c:	4682      	mov	sl, r0
 801444e:	468b      	mov	fp, r1
 8014450:	2900      	cmp	r1, #0
 8014452:	f47f adbe 	bne.w	8013fd2 <_strtod_l+0x452>
 8014456:	2800      	cmp	r0, #0
 8014458:	f47f adbb 	bne.w	8013fd2 <_strtod_l+0x452>
 801445c:	2322      	movs	r3, #34	; 0x22
 801445e:	f8c9 3000 	str.w	r3, [r9]
 8014462:	e5b6      	b.n	8013fd2 <_strtod_l+0x452>
 8014464:	4013      	ands	r3, r2
 8014466:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801446a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801446e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014472:	f04f 3aff 	mov.w	sl, #4294967295
 8014476:	e76a      	b.n	801434e <_strtod_l+0x7ce>
 8014478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801447a:	b193      	cbz	r3, 80144a2 <_strtod_l+0x922>
 801447c:	422b      	tst	r3, r5
 801447e:	f43f af66 	beq.w	801434e <_strtod_l+0x7ce>
 8014482:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014484:	9a04      	ldr	r2, [sp, #16]
 8014486:	4650      	mov	r0, sl
 8014488:	4659      	mov	r1, fp
 801448a:	b173      	cbz	r3, 80144aa <_strtod_l+0x92a>
 801448c:	f7ff fb5b 	bl	8013b46 <sulp>
 8014490:	4602      	mov	r2, r0
 8014492:	460b      	mov	r3, r1
 8014494:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014498:	f7eb ff10 	bl	80002bc <__adddf3>
 801449c:	4682      	mov	sl, r0
 801449e:	468b      	mov	fp, r1
 80144a0:	e755      	b.n	801434e <_strtod_l+0x7ce>
 80144a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80144a4:	ea13 0f0a 	tst.w	r3, sl
 80144a8:	e7e9      	b.n	801447e <_strtod_l+0x8fe>
 80144aa:	f7ff fb4c 	bl	8013b46 <sulp>
 80144ae:	4602      	mov	r2, r0
 80144b0:	460b      	mov	r3, r1
 80144b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80144b6:	f7eb feff 	bl	80002b8 <__aeabi_dsub>
 80144ba:	2200      	movs	r2, #0
 80144bc:	2300      	movs	r3, #0
 80144be:	4682      	mov	sl, r0
 80144c0:	468b      	mov	fp, r1
 80144c2:	f7ec fb19 	bl	8000af8 <__aeabi_dcmpeq>
 80144c6:	2800      	cmp	r0, #0
 80144c8:	f47f ae11 	bne.w	80140ee <_strtod_l+0x56e>
 80144cc:	e73f      	b.n	801434e <_strtod_l+0x7ce>
 80144ce:	4641      	mov	r1, r8
 80144d0:	4620      	mov	r0, r4
 80144d2:	f002 fa1a 	bl	801690a <__ratio>
 80144d6:	ec57 6b10 	vmov	r6, r7, d0
 80144da:	2200      	movs	r2, #0
 80144dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80144e0:	ee10 0a10 	vmov	r0, s0
 80144e4:	4639      	mov	r1, r7
 80144e6:	f7ec fb1b 	bl	8000b20 <__aeabi_dcmple>
 80144ea:	2800      	cmp	r0, #0
 80144ec:	d077      	beq.n	80145de <_strtod_l+0xa5e>
 80144ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d04a      	beq.n	801458a <_strtod_l+0xa0a>
 80144f4:	4b68      	ldr	r3, [pc, #416]	; (8014698 <_strtod_l+0xb18>)
 80144f6:	2200      	movs	r2, #0
 80144f8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80144fc:	4f66      	ldr	r7, [pc, #408]	; (8014698 <_strtod_l+0xb18>)
 80144fe:	2600      	movs	r6, #0
 8014500:	4b62      	ldr	r3, [pc, #392]	; (801468c <_strtod_l+0xb0c>)
 8014502:	402b      	ands	r3, r5
 8014504:	930f      	str	r3, [sp, #60]	; 0x3c
 8014506:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014508:	4b64      	ldr	r3, [pc, #400]	; (801469c <_strtod_l+0xb1c>)
 801450a:	429a      	cmp	r2, r3
 801450c:	f040 80ce 	bne.w	80146ac <_strtod_l+0xb2c>
 8014510:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014514:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014518:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 801451c:	ec4b ab10 	vmov	d0, sl, fp
 8014520:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8014524:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014528:	f002 f92a 	bl	8016780 <__ulp>
 801452c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014530:	ec53 2b10 	vmov	r2, r3, d0
 8014534:	f7ec f878 	bl	8000628 <__aeabi_dmul>
 8014538:	4652      	mov	r2, sl
 801453a:	465b      	mov	r3, fp
 801453c:	f7eb febe 	bl	80002bc <__adddf3>
 8014540:	460b      	mov	r3, r1
 8014542:	4952      	ldr	r1, [pc, #328]	; (801468c <_strtod_l+0xb0c>)
 8014544:	4a56      	ldr	r2, [pc, #344]	; (80146a0 <_strtod_l+0xb20>)
 8014546:	4019      	ands	r1, r3
 8014548:	4291      	cmp	r1, r2
 801454a:	4682      	mov	sl, r0
 801454c:	d95b      	bls.n	8014606 <_strtod_l+0xa86>
 801454e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014550:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8014554:	4293      	cmp	r3, r2
 8014556:	d103      	bne.n	8014560 <_strtod_l+0x9e0>
 8014558:	9b08      	ldr	r3, [sp, #32]
 801455a:	3301      	adds	r3, #1
 801455c:	f43f ad2e 	beq.w	8013fbc <_strtod_l+0x43c>
 8014560:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8014690 <_strtod_l+0xb10>
 8014564:	f04f 3aff 	mov.w	sl, #4294967295
 8014568:	991c      	ldr	r1, [sp, #112]	; 0x70
 801456a:	4648      	mov	r0, r9
 801456c:	f001 fe71 	bl	8016252 <_Bfree>
 8014570:	9905      	ldr	r1, [sp, #20]
 8014572:	4648      	mov	r0, r9
 8014574:	f001 fe6d 	bl	8016252 <_Bfree>
 8014578:	4641      	mov	r1, r8
 801457a:	4648      	mov	r0, r9
 801457c:	f001 fe69 	bl	8016252 <_Bfree>
 8014580:	4621      	mov	r1, r4
 8014582:	4648      	mov	r0, r9
 8014584:	f001 fe65 	bl	8016252 <_Bfree>
 8014588:	e619      	b.n	80141be <_strtod_l+0x63e>
 801458a:	f1ba 0f00 	cmp.w	sl, #0
 801458e:	d11a      	bne.n	80145c6 <_strtod_l+0xa46>
 8014590:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014594:	b9eb      	cbnz	r3, 80145d2 <_strtod_l+0xa52>
 8014596:	2200      	movs	r2, #0
 8014598:	4b3f      	ldr	r3, [pc, #252]	; (8014698 <_strtod_l+0xb18>)
 801459a:	4630      	mov	r0, r6
 801459c:	4639      	mov	r1, r7
 801459e:	f7ec fab5 	bl	8000b0c <__aeabi_dcmplt>
 80145a2:	b9c8      	cbnz	r0, 80145d8 <_strtod_l+0xa58>
 80145a4:	4630      	mov	r0, r6
 80145a6:	4639      	mov	r1, r7
 80145a8:	2200      	movs	r2, #0
 80145aa:	4b3e      	ldr	r3, [pc, #248]	; (80146a4 <_strtod_l+0xb24>)
 80145ac:	f7ec f83c 	bl	8000628 <__aeabi_dmul>
 80145b0:	4606      	mov	r6, r0
 80145b2:	460f      	mov	r7, r1
 80145b4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80145b8:	9618      	str	r6, [sp, #96]	; 0x60
 80145ba:	9319      	str	r3, [sp, #100]	; 0x64
 80145bc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80145c0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80145c4:	e79c      	b.n	8014500 <_strtod_l+0x980>
 80145c6:	f1ba 0f01 	cmp.w	sl, #1
 80145ca:	d102      	bne.n	80145d2 <_strtod_l+0xa52>
 80145cc:	2d00      	cmp	r5, #0
 80145ce:	f43f ad8e 	beq.w	80140ee <_strtod_l+0x56e>
 80145d2:	2200      	movs	r2, #0
 80145d4:	4b34      	ldr	r3, [pc, #208]	; (80146a8 <_strtod_l+0xb28>)
 80145d6:	e78f      	b.n	80144f8 <_strtod_l+0x978>
 80145d8:	2600      	movs	r6, #0
 80145da:	4f32      	ldr	r7, [pc, #200]	; (80146a4 <_strtod_l+0xb24>)
 80145dc:	e7ea      	b.n	80145b4 <_strtod_l+0xa34>
 80145de:	4b31      	ldr	r3, [pc, #196]	; (80146a4 <_strtod_l+0xb24>)
 80145e0:	4630      	mov	r0, r6
 80145e2:	4639      	mov	r1, r7
 80145e4:	2200      	movs	r2, #0
 80145e6:	f7ec f81f 	bl	8000628 <__aeabi_dmul>
 80145ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80145ec:	4606      	mov	r6, r0
 80145ee:	460f      	mov	r7, r1
 80145f0:	b933      	cbnz	r3, 8014600 <_strtod_l+0xa80>
 80145f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80145f6:	9010      	str	r0, [sp, #64]	; 0x40
 80145f8:	9311      	str	r3, [sp, #68]	; 0x44
 80145fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80145fe:	e7df      	b.n	80145c0 <_strtod_l+0xa40>
 8014600:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8014604:	e7f9      	b.n	80145fa <_strtod_l+0xa7a>
 8014606:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801460a:	9b04      	ldr	r3, [sp, #16]
 801460c:	2b00      	cmp	r3, #0
 801460e:	d1ab      	bne.n	8014568 <_strtod_l+0x9e8>
 8014610:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014614:	0d1b      	lsrs	r3, r3, #20
 8014616:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014618:	051b      	lsls	r3, r3, #20
 801461a:	429a      	cmp	r2, r3
 801461c:	465d      	mov	r5, fp
 801461e:	d1a3      	bne.n	8014568 <_strtod_l+0x9e8>
 8014620:	4639      	mov	r1, r7
 8014622:	4630      	mov	r0, r6
 8014624:	f7ec fab0 	bl	8000b88 <__aeabi_d2iz>
 8014628:	f7eb ff94 	bl	8000554 <__aeabi_i2d>
 801462c:	460b      	mov	r3, r1
 801462e:	4602      	mov	r2, r0
 8014630:	4639      	mov	r1, r7
 8014632:	4630      	mov	r0, r6
 8014634:	f7eb fe40 	bl	80002b8 <__aeabi_dsub>
 8014638:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801463a:	4606      	mov	r6, r0
 801463c:	460f      	mov	r7, r1
 801463e:	b933      	cbnz	r3, 801464e <_strtod_l+0xace>
 8014640:	f1ba 0f00 	cmp.w	sl, #0
 8014644:	d103      	bne.n	801464e <_strtod_l+0xace>
 8014646:	f3cb 0513 	ubfx	r5, fp, #0, #20
 801464a:	2d00      	cmp	r5, #0
 801464c:	d06d      	beq.n	801472a <_strtod_l+0xbaa>
 801464e:	a30a      	add	r3, pc, #40	; (adr r3, 8014678 <_strtod_l+0xaf8>)
 8014650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014654:	4630      	mov	r0, r6
 8014656:	4639      	mov	r1, r7
 8014658:	f7ec fa58 	bl	8000b0c <__aeabi_dcmplt>
 801465c:	2800      	cmp	r0, #0
 801465e:	f47f acb8 	bne.w	8013fd2 <_strtod_l+0x452>
 8014662:	a307      	add	r3, pc, #28	; (adr r3, 8014680 <_strtod_l+0xb00>)
 8014664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014668:	4630      	mov	r0, r6
 801466a:	4639      	mov	r1, r7
 801466c:	f7ec fa6c 	bl	8000b48 <__aeabi_dcmpgt>
 8014670:	2800      	cmp	r0, #0
 8014672:	f43f af79 	beq.w	8014568 <_strtod_l+0x9e8>
 8014676:	e4ac      	b.n	8013fd2 <_strtod_l+0x452>
 8014678:	94a03595 	.word	0x94a03595
 801467c:	3fdfffff 	.word	0x3fdfffff
 8014680:	35afe535 	.word	0x35afe535
 8014684:	3fe00000 	.word	0x3fe00000
 8014688:	000fffff 	.word	0x000fffff
 801468c:	7ff00000 	.word	0x7ff00000
 8014690:	7fefffff 	.word	0x7fefffff
 8014694:	39500000 	.word	0x39500000
 8014698:	3ff00000 	.word	0x3ff00000
 801469c:	7fe00000 	.word	0x7fe00000
 80146a0:	7c9fffff 	.word	0x7c9fffff
 80146a4:	3fe00000 	.word	0x3fe00000
 80146a8:	bff00000 	.word	0xbff00000
 80146ac:	9b04      	ldr	r3, [sp, #16]
 80146ae:	b333      	cbz	r3, 80146fe <_strtod_l+0xb7e>
 80146b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80146b2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80146b6:	d822      	bhi.n	80146fe <_strtod_l+0xb7e>
 80146b8:	a327      	add	r3, pc, #156	; (adr r3, 8014758 <_strtod_l+0xbd8>)
 80146ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146be:	4630      	mov	r0, r6
 80146c0:	4639      	mov	r1, r7
 80146c2:	f7ec fa2d 	bl	8000b20 <__aeabi_dcmple>
 80146c6:	b1a0      	cbz	r0, 80146f2 <_strtod_l+0xb72>
 80146c8:	4639      	mov	r1, r7
 80146ca:	4630      	mov	r0, r6
 80146cc:	f7ec fa84 	bl	8000bd8 <__aeabi_d2uiz>
 80146d0:	2800      	cmp	r0, #0
 80146d2:	bf08      	it	eq
 80146d4:	2001      	moveq	r0, #1
 80146d6:	f7eb ff2d 	bl	8000534 <__aeabi_ui2d>
 80146da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80146dc:	4606      	mov	r6, r0
 80146de:	460f      	mov	r7, r1
 80146e0:	bb03      	cbnz	r3, 8014724 <_strtod_l+0xba4>
 80146e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80146e6:	9012      	str	r0, [sp, #72]	; 0x48
 80146e8:	9313      	str	r3, [sp, #76]	; 0x4c
 80146ea:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80146ee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80146f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80146f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80146f6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80146fa:	1a9b      	subs	r3, r3, r2
 80146fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80146fe:	ed9d 0b08 	vldr	d0, [sp, #32]
 8014702:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8014706:	f002 f83b 	bl	8016780 <__ulp>
 801470a:	4650      	mov	r0, sl
 801470c:	ec53 2b10 	vmov	r2, r3, d0
 8014710:	4659      	mov	r1, fp
 8014712:	f7eb ff89 	bl	8000628 <__aeabi_dmul>
 8014716:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801471a:	f7eb fdcf 	bl	80002bc <__adddf3>
 801471e:	4682      	mov	sl, r0
 8014720:	468b      	mov	fp, r1
 8014722:	e772      	b.n	801460a <_strtod_l+0xa8a>
 8014724:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8014728:	e7df      	b.n	80146ea <_strtod_l+0xb6a>
 801472a:	a30d      	add	r3, pc, #52	; (adr r3, 8014760 <_strtod_l+0xbe0>)
 801472c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014730:	f7ec f9ec 	bl	8000b0c <__aeabi_dcmplt>
 8014734:	e79c      	b.n	8014670 <_strtod_l+0xaf0>
 8014736:	2300      	movs	r3, #0
 8014738:	930d      	str	r3, [sp, #52]	; 0x34
 801473a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801473c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801473e:	6013      	str	r3, [r2, #0]
 8014740:	f7ff ba61 	b.w	8013c06 <_strtod_l+0x86>
 8014744:	2b65      	cmp	r3, #101	; 0x65
 8014746:	f04f 0200 	mov.w	r2, #0
 801474a:	f43f ab4e 	beq.w	8013dea <_strtod_l+0x26a>
 801474e:	2101      	movs	r1, #1
 8014750:	4614      	mov	r4, r2
 8014752:	9104      	str	r1, [sp, #16]
 8014754:	f7ff bacb 	b.w	8013cee <_strtod_l+0x16e>
 8014758:	ffc00000 	.word	0xffc00000
 801475c:	41dfffff 	.word	0x41dfffff
 8014760:	94a03595 	.word	0x94a03595
 8014764:	3fcfffff 	.word	0x3fcfffff

08014768 <_strtod_r>:
 8014768:	4b05      	ldr	r3, [pc, #20]	; (8014780 <_strtod_r+0x18>)
 801476a:	681b      	ldr	r3, [r3, #0]
 801476c:	b410      	push	{r4}
 801476e:	6a1b      	ldr	r3, [r3, #32]
 8014770:	4c04      	ldr	r4, [pc, #16]	; (8014784 <_strtod_r+0x1c>)
 8014772:	2b00      	cmp	r3, #0
 8014774:	bf08      	it	eq
 8014776:	4623      	moveq	r3, r4
 8014778:	f85d 4b04 	ldr.w	r4, [sp], #4
 801477c:	f7ff ba00 	b.w	8013b80 <_strtod_l>
 8014780:	2000000c 	.word	0x2000000c
 8014784:	20000070 	.word	0x20000070

08014788 <_strtol_l.isra.0>:
 8014788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801478c:	4680      	mov	r8, r0
 801478e:	4689      	mov	r9, r1
 8014790:	4692      	mov	sl, r2
 8014792:	461e      	mov	r6, r3
 8014794:	460f      	mov	r7, r1
 8014796:	463d      	mov	r5, r7
 8014798:	9808      	ldr	r0, [sp, #32]
 801479a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801479e:	f001 fc67 	bl	8016070 <__locale_ctype_ptr_l>
 80147a2:	4420      	add	r0, r4
 80147a4:	7843      	ldrb	r3, [r0, #1]
 80147a6:	f013 0308 	ands.w	r3, r3, #8
 80147aa:	d132      	bne.n	8014812 <_strtol_l.isra.0+0x8a>
 80147ac:	2c2d      	cmp	r4, #45	; 0x2d
 80147ae:	d132      	bne.n	8014816 <_strtol_l.isra.0+0x8e>
 80147b0:	787c      	ldrb	r4, [r7, #1]
 80147b2:	1cbd      	adds	r5, r7, #2
 80147b4:	2201      	movs	r2, #1
 80147b6:	2e00      	cmp	r6, #0
 80147b8:	d05d      	beq.n	8014876 <_strtol_l.isra.0+0xee>
 80147ba:	2e10      	cmp	r6, #16
 80147bc:	d109      	bne.n	80147d2 <_strtol_l.isra.0+0x4a>
 80147be:	2c30      	cmp	r4, #48	; 0x30
 80147c0:	d107      	bne.n	80147d2 <_strtol_l.isra.0+0x4a>
 80147c2:	782b      	ldrb	r3, [r5, #0]
 80147c4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80147c8:	2b58      	cmp	r3, #88	; 0x58
 80147ca:	d14f      	bne.n	801486c <_strtol_l.isra.0+0xe4>
 80147cc:	786c      	ldrb	r4, [r5, #1]
 80147ce:	2610      	movs	r6, #16
 80147d0:	3502      	adds	r5, #2
 80147d2:	2a00      	cmp	r2, #0
 80147d4:	bf14      	ite	ne
 80147d6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80147da:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80147de:	2700      	movs	r7, #0
 80147e0:	fbb1 fcf6 	udiv	ip, r1, r6
 80147e4:	4638      	mov	r0, r7
 80147e6:	fb06 1e1c 	mls	lr, r6, ip, r1
 80147ea:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80147ee:	2b09      	cmp	r3, #9
 80147f0:	d817      	bhi.n	8014822 <_strtol_l.isra.0+0x9a>
 80147f2:	461c      	mov	r4, r3
 80147f4:	42a6      	cmp	r6, r4
 80147f6:	dd23      	ble.n	8014840 <_strtol_l.isra.0+0xb8>
 80147f8:	1c7b      	adds	r3, r7, #1
 80147fa:	d007      	beq.n	801480c <_strtol_l.isra.0+0x84>
 80147fc:	4584      	cmp	ip, r0
 80147fe:	d31c      	bcc.n	801483a <_strtol_l.isra.0+0xb2>
 8014800:	d101      	bne.n	8014806 <_strtol_l.isra.0+0x7e>
 8014802:	45a6      	cmp	lr, r4
 8014804:	db19      	blt.n	801483a <_strtol_l.isra.0+0xb2>
 8014806:	fb00 4006 	mla	r0, r0, r6, r4
 801480a:	2701      	movs	r7, #1
 801480c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014810:	e7eb      	b.n	80147ea <_strtol_l.isra.0+0x62>
 8014812:	462f      	mov	r7, r5
 8014814:	e7bf      	b.n	8014796 <_strtol_l.isra.0+0xe>
 8014816:	2c2b      	cmp	r4, #43	; 0x2b
 8014818:	bf04      	itt	eq
 801481a:	1cbd      	addeq	r5, r7, #2
 801481c:	787c      	ldrbeq	r4, [r7, #1]
 801481e:	461a      	mov	r2, r3
 8014820:	e7c9      	b.n	80147b6 <_strtol_l.isra.0+0x2e>
 8014822:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8014826:	2b19      	cmp	r3, #25
 8014828:	d801      	bhi.n	801482e <_strtol_l.isra.0+0xa6>
 801482a:	3c37      	subs	r4, #55	; 0x37
 801482c:	e7e2      	b.n	80147f4 <_strtol_l.isra.0+0x6c>
 801482e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8014832:	2b19      	cmp	r3, #25
 8014834:	d804      	bhi.n	8014840 <_strtol_l.isra.0+0xb8>
 8014836:	3c57      	subs	r4, #87	; 0x57
 8014838:	e7dc      	b.n	80147f4 <_strtol_l.isra.0+0x6c>
 801483a:	f04f 37ff 	mov.w	r7, #4294967295
 801483e:	e7e5      	b.n	801480c <_strtol_l.isra.0+0x84>
 8014840:	1c7b      	adds	r3, r7, #1
 8014842:	d108      	bne.n	8014856 <_strtol_l.isra.0+0xce>
 8014844:	2322      	movs	r3, #34	; 0x22
 8014846:	f8c8 3000 	str.w	r3, [r8]
 801484a:	4608      	mov	r0, r1
 801484c:	f1ba 0f00 	cmp.w	sl, #0
 8014850:	d107      	bne.n	8014862 <_strtol_l.isra.0+0xda>
 8014852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014856:	b102      	cbz	r2, 801485a <_strtol_l.isra.0+0xd2>
 8014858:	4240      	negs	r0, r0
 801485a:	f1ba 0f00 	cmp.w	sl, #0
 801485e:	d0f8      	beq.n	8014852 <_strtol_l.isra.0+0xca>
 8014860:	b10f      	cbz	r7, 8014866 <_strtol_l.isra.0+0xde>
 8014862:	f105 39ff 	add.w	r9, r5, #4294967295
 8014866:	f8ca 9000 	str.w	r9, [sl]
 801486a:	e7f2      	b.n	8014852 <_strtol_l.isra.0+0xca>
 801486c:	2430      	movs	r4, #48	; 0x30
 801486e:	2e00      	cmp	r6, #0
 8014870:	d1af      	bne.n	80147d2 <_strtol_l.isra.0+0x4a>
 8014872:	2608      	movs	r6, #8
 8014874:	e7ad      	b.n	80147d2 <_strtol_l.isra.0+0x4a>
 8014876:	2c30      	cmp	r4, #48	; 0x30
 8014878:	d0a3      	beq.n	80147c2 <_strtol_l.isra.0+0x3a>
 801487a:	260a      	movs	r6, #10
 801487c:	e7a9      	b.n	80147d2 <_strtol_l.isra.0+0x4a>
	...

08014880 <_strtol_r>:
 8014880:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014882:	4c06      	ldr	r4, [pc, #24]	; (801489c <_strtol_r+0x1c>)
 8014884:	4d06      	ldr	r5, [pc, #24]	; (80148a0 <_strtol_r+0x20>)
 8014886:	6824      	ldr	r4, [r4, #0]
 8014888:	6a24      	ldr	r4, [r4, #32]
 801488a:	2c00      	cmp	r4, #0
 801488c:	bf08      	it	eq
 801488e:	462c      	moveq	r4, r5
 8014890:	9400      	str	r4, [sp, #0]
 8014892:	f7ff ff79 	bl	8014788 <_strtol_l.isra.0>
 8014896:	b003      	add	sp, #12
 8014898:	bd30      	pop	{r4, r5, pc}
 801489a:	bf00      	nop
 801489c:	2000000c 	.word	0x2000000c
 80148a0:	20000070 	.word	0x20000070

080148a4 <_vsiprintf_r>:
 80148a4:	b500      	push	{lr}
 80148a6:	b09b      	sub	sp, #108	; 0x6c
 80148a8:	9100      	str	r1, [sp, #0]
 80148aa:	9104      	str	r1, [sp, #16]
 80148ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80148b0:	9105      	str	r1, [sp, #20]
 80148b2:	9102      	str	r1, [sp, #8]
 80148b4:	4905      	ldr	r1, [pc, #20]	; (80148cc <_vsiprintf_r+0x28>)
 80148b6:	9103      	str	r1, [sp, #12]
 80148b8:	4669      	mov	r1, sp
 80148ba:	f002 f9a5 	bl	8016c08 <_svfiprintf_r>
 80148be:	9b00      	ldr	r3, [sp, #0]
 80148c0:	2200      	movs	r2, #0
 80148c2:	701a      	strb	r2, [r3, #0]
 80148c4:	b01b      	add	sp, #108	; 0x6c
 80148c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80148ca:	bf00      	nop
 80148cc:	ffff0208 	.word	0xffff0208

080148d0 <vsiprintf>:
 80148d0:	4613      	mov	r3, r2
 80148d2:	460a      	mov	r2, r1
 80148d4:	4601      	mov	r1, r0
 80148d6:	4802      	ldr	r0, [pc, #8]	; (80148e0 <vsiprintf+0x10>)
 80148d8:	6800      	ldr	r0, [r0, #0]
 80148da:	f7ff bfe3 	b.w	80148a4 <_vsiprintf_r>
 80148de:	bf00      	nop
 80148e0:	2000000c 	.word	0x2000000c

080148e4 <__swbuf_r>:
 80148e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148e6:	460e      	mov	r6, r1
 80148e8:	4614      	mov	r4, r2
 80148ea:	4605      	mov	r5, r0
 80148ec:	b118      	cbz	r0, 80148f6 <__swbuf_r+0x12>
 80148ee:	6983      	ldr	r3, [r0, #24]
 80148f0:	b90b      	cbnz	r3, 80148f6 <__swbuf_r+0x12>
 80148f2:	f001 f80d 	bl	8015910 <__sinit>
 80148f6:	4b21      	ldr	r3, [pc, #132]	; (801497c <__swbuf_r+0x98>)
 80148f8:	429c      	cmp	r4, r3
 80148fa:	d12a      	bne.n	8014952 <__swbuf_r+0x6e>
 80148fc:	686c      	ldr	r4, [r5, #4]
 80148fe:	69a3      	ldr	r3, [r4, #24]
 8014900:	60a3      	str	r3, [r4, #8]
 8014902:	89a3      	ldrh	r3, [r4, #12]
 8014904:	071a      	lsls	r2, r3, #28
 8014906:	d52e      	bpl.n	8014966 <__swbuf_r+0x82>
 8014908:	6923      	ldr	r3, [r4, #16]
 801490a:	b363      	cbz	r3, 8014966 <__swbuf_r+0x82>
 801490c:	6923      	ldr	r3, [r4, #16]
 801490e:	6820      	ldr	r0, [r4, #0]
 8014910:	1ac0      	subs	r0, r0, r3
 8014912:	6963      	ldr	r3, [r4, #20]
 8014914:	b2f6      	uxtb	r6, r6
 8014916:	4283      	cmp	r3, r0
 8014918:	4637      	mov	r7, r6
 801491a:	dc04      	bgt.n	8014926 <__swbuf_r+0x42>
 801491c:	4621      	mov	r1, r4
 801491e:	4628      	mov	r0, r5
 8014920:	f000 ff8c 	bl	801583c <_fflush_r>
 8014924:	bb28      	cbnz	r0, 8014972 <__swbuf_r+0x8e>
 8014926:	68a3      	ldr	r3, [r4, #8]
 8014928:	3b01      	subs	r3, #1
 801492a:	60a3      	str	r3, [r4, #8]
 801492c:	6823      	ldr	r3, [r4, #0]
 801492e:	1c5a      	adds	r2, r3, #1
 8014930:	6022      	str	r2, [r4, #0]
 8014932:	701e      	strb	r6, [r3, #0]
 8014934:	6963      	ldr	r3, [r4, #20]
 8014936:	3001      	adds	r0, #1
 8014938:	4283      	cmp	r3, r0
 801493a:	d004      	beq.n	8014946 <__swbuf_r+0x62>
 801493c:	89a3      	ldrh	r3, [r4, #12]
 801493e:	07db      	lsls	r3, r3, #31
 8014940:	d519      	bpl.n	8014976 <__swbuf_r+0x92>
 8014942:	2e0a      	cmp	r6, #10
 8014944:	d117      	bne.n	8014976 <__swbuf_r+0x92>
 8014946:	4621      	mov	r1, r4
 8014948:	4628      	mov	r0, r5
 801494a:	f000 ff77 	bl	801583c <_fflush_r>
 801494e:	b190      	cbz	r0, 8014976 <__swbuf_r+0x92>
 8014950:	e00f      	b.n	8014972 <__swbuf_r+0x8e>
 8014952:	4b0b      	ldr	r3, [pc, #44]	; (8014980 <__swbuf_r+0x9c>)
 8014954:	429c      	cmp	r4, r3
 8014956:	d101      	bne.n	801495c <__swbuf_r+0x78>
 8014958:	68ac      	ldr	r4, [r5, #8]
 801495a:	e7d0      	b.n	80148fe <__swbuf_r+0x1a>
 801495c:	4b09      	ldr	r3, [pc, #36]	; (8014984 <__swbuf_r+0xa0>)
 801495e:	429c      	cmp	r4, r3
 8014960:	bf08      	it	eq
 8014962:	68ec      	ldreq	r4, [r5, #12]
 8014964:	e7cb      	b.n	80148fe <__swbuf_r+0x1a>
 8014966:	4621      	mov	r1, r4
 8014968:	4628      	mov	r0, r5
 801496a:	f000 f81f 	bl	80149ac <__swsetup_r>
 801496e:	2800      	cmp	r0, #0
 8014970:	d0cc      	beq.n	801490c <__swbuf_r+0x28>
 8014972:	f04f 37ff 	mov.w	r7, #4294967295
 8014976:	4638      	mov	r0, r7
 8014978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801497a:	bf00      	nop
 801497c:	08017ff8 	.word	0x08017ff8
 8014980:	08018018 	.word	0x08018018
 8014984:	08017fd8 	.word	0x08017fd8

08014988 <_write_r>:
 8014988:	b538      	push	{r3, r4, r5, lr}
 801498a:	4c07      	ldr	r4, [pc, #28]	; (80149a8 <_write_r+0x20>)
 801498c:	4605      	mov	r5, r0
 801498e:	4608      	mov	r0, r1
 8014990:	4611      	mov	r1, r2
 8014992:	2200      	movs	r2, #0
 8014994:	6022      	str	r2, [r4, #0]
 8014996:	461a      	mov	r2, r3
 8014998:	f7ef fb11 	bl	8003fbe <_write>
 801499c:	1c43      	adds	r3, r0, #1
 801499e:	d102      	bne.n	80149a6 <_write_r+0x1e>
 80149a0:	6823      	ldr	r3, [r4, #0]
 80149a2:	b103      	cbz	r3, 80149a6 <_write_r+0x1e>
 80149a4:	602b      	str	r3, [r5, #0]
 80149a6:	bd38      	pop	{r3, r4, r5, pc}
 80149a8:	2003b42c 	.word	0x2003b42c

080149ac <__swsetup_r>:
 80149ac:	4b32      	ldr	r3, [pc, #200]	; (8014a78 <__swsetup_r+0xcc>)
 80149ae:	b570      	push	{r4, r5, r6, lr}
 80149b0:	681d      	ldr	r5, [r3, #0]
 80149b2:	4606      	mov	r6, r0
 80149b4:	460c      	mov	r4, r1
 80149b6:	b125      	cbz	r5, 80149c2 <__swsetup_r+0x16>
 80149b8:	69ab      	ldr	r3, [r5, #24]
 80149ba:	b913      	cbnz	r3, 80149c2 <__swsetup_r+0x16>
 80149bc:	4628      	mov	r0, r5
 80149be:	f000 ffa7 	bl	8015910 <__sinit>
 80149c2:	4b2e      	ldr	r3, [pc, #184]	; (8014a7c <__swsetup_r+0xd0>)
 80149c4:	429c      	cmp	r4, r3
 80149c6:	d10f      	bne.n	80149e8 <__swsetup_r+0x3c>
 80149c8:	686c      	ldr	r4, [r5, #4]
 80149ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80149ce:	b29a      	uxth	r2, r3
 80149d0:	0715      	lsls	r5, r2, #28
 80149d2:	d42c      	bmi.n	8014a2e <__swsetup_r+0x82>
 80149d4:	06d0      	lsls	r0, r2, #27
 80149d6:	d411      	bmi.n	80149fc <__swsetup_r+0x50>
 80149d8:	2209      	movs	r2, #9
 80149da:	6032      	str	r2, [r6, #0]
 80149dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80149e0:	81a3      	strh	r3, [r4, #12]
 80149e2:	f04f 30ff 	mov.w	r0, #4294967295
 80149e6:	e03e      	b.n	8014a66 <__swsetup_r+0xba>
 80149e8:	4b25      	ldr	r3, [pc, #148]	; (8014a80 <__swsetup_r+0xd4>)
 80149ea:	429c      	cmp	r4, r3
 80149ec:	d101      	bne.n	80149f2 <__swsetup_r+0x46>
 80149ee:	68ac      	ldr	r4, [r5, #8]
 80149f0:	e7eb      	b.n	80149ca <__swsetup_r+0x1e>
 80149f2:	4b24      	ldr	r3, [pc, #144]	; (8014a84 <__swsetup_r+0xd8>)
 80149f4:	429c      	cmp	r4, r3
 80149f6:	bf08      	it	eq
 80149f8:	68ec      	ldreq	r4, [r5, #12]
 80149fa:	e7e6      	b.n	80149ca <__swsetup_r+0x1e>
 80149fc:	0751      	lsls	r1, r2, #29
 80149fe:	d512      	bpl.n	8014a26 <__swsetup_r+0x7a>
 8014a00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014a02:	b141      	cbz	r1, 8014a16 <__swsetup_r+0x6a>
 8014a04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014a08:	4299      	cmp	r1, r3
 8014a0a:	d002      	beq.n	8014a12 <__swsetup_r+0x66>
 8014a0c:	4630      	mov	r0, r6
 8014a0e:	f001 fff9 	bl	8016a04 <_free_r>
 8014a12:	2300      	movs	r3, #0
 8014a14:	6363      	str	r3, [r4, #52]	; 0x34
 8014a16:	89a3      	ldrh	r3, [r4, #12]
 8014a18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014a1c:	81a3      	strh	r3, [r4, #12]
 8014a1e:	2300      	movs	r3, #0
 8014a20:	6063      	str	r3, [r4, #4]
 8014a22:	6923      	ldr	r3, [r4, #16]
 8014a24:	6023      	str	r3, [r4, #0]
 8014a26:	89a3      	ldrh	r3, [r4, #12]
 8014a28:	f043 0308 	orr.w	r3, r3, #8
 8014a2c:	81a3      	strh	r3, [r4, #12]
 8014a2e:	6923      	ldr	r3, [r4, #16]
 8014a30:	b94b      	cbnz	r3, 8014a46 <__swsetup_r+0x9a>
 8014a32:	89a3      	ldrh	r3, [r4, #12]
 8014a34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014a38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014a3c:	d003      	beq.n	8014a46 <__swsetup_r+0x9a>
 8014a3e:	4621      	mov	r1, r4
 8014a40:	4630      	mov	r0, r6
 8014a42:	f001 fb6d 	bl	8016120 <__smakebuf_r>
 8014a46:	89a2      	ldrh	r2, [r4, #12]
 8014a48:	f012 0301 	ands.w	r3, r2, #1
 8014a4c:	d00c      	beq.n	8014a68 <__swsetup_r+0xbc>
 8014a4e:	2300      	movs	r3, #0
 8014a50:	60a3      	str	r3, [r4, #8]
 8014a52:	6963      	ldr	r3, [r4, #20]
 8014a54:	425b      	negs	r3, r3
 8014a56:	61a3      	str	r3, [r4, #24]
 8014a58:	6923      	ldr	r3, [r4, #16]
 8014a5a:	b953      	cbnz	r3, 8014a72 <__swsetup_r+0xc6>
 8014a5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a60:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8014a64:	d1ba      	bne.n	80149dc <__swsetup_r+0x30>
 8014a66:	bd70      	pop	{r4, r5, r6, pc}
 8014a68:	0792      	lsls	r2, r2, #30
 8014a6a:	bf58      	it	pl
 8014a6c:	6963      	ldrpl	r3, [r4, #20]
 8014a6e:	60a3      	str	r3, [r4, #8]
 8014a70:	e7f2      	b.n	8014a58 <__swsetup_r+0xac>
 8014a72:	2000      	movs	r0, #0
 8014a74:	e7f7      	b.n	8014a66 <__swsetup_r+0xba>
 8014a76:	bf00      	nop
 8014a78:	2000000c 	.word	0x2000000c
 8014a7c:	08017ff8 	.word	0x08017ff8
 8014a80:	08018018 	.word	0x08018018
 8014a84:	08017fd8 	.word	0x08017fd8

08014a88 <_close_r>:
 8014a88:	b538      	push	{r3, r4, r5, lr}
 8014a8a:	4c06      	ldr	r4, [pc, #24]	; (8014aa4 <_close_r+0x1c>)
 8014a8c:	2300      	movs	r3, #0
 8014a8e:	4605      	mov	r5, r0
 8014a90:	4608      	mov	r0, r1
 8014a92:	6023      	str	r3, [r4, #0]
 8014a94:	f7f1 f985 	bl	8005da2 <_close>
 8014a98:	1c43      	adds	r3, r0, #1
 8014a9a:	d102      	bne.n	8014aa2 <_close_r+0x1a>
 8014a9c:	6823      	ldr	r3, [r4, #0]
 8014a9e:	b103      	cbz	r3, 8014aa2 <_close_r+0x1a>
 8014aa0:	602b      	str	r3, [r5, #0]
 8014aa2:	bd38      	pop	{r3, r4, r5, pc}
 8014aa4:	2003b42c 	.word	0x2003b42c

08014aa8 <quorem>:
 8014aa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aac:	6903      	ldr	r3, [r0, #16]
 8014aae:	690c      	ldr	r4, [r1, #16]
 8014ab0:	42a3      	cmp	r3, r4
 8014ab2:	4680      	mov	r8, r0
 8014ab4:	f2c0 8082 	blt.w	8014bbc <quorem+0x114>
 8014ab8:	3c01      	subs	r4, #1
 8014aba:	f101 0714 	add.w	r7, r1, #20
 8014abe:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014ac2:	f100 0614 	add.w	r6, r0, #20
 8014ac6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014aca:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014ace:	eb06 030c 	add.w	r3, r6, ip
 8014ad2:	3501      	adds	r5, #1
 8014ad4:	eb07 090c 	add.w	r9, r7, ip
 8014ad8:	9301      	str	r3, [sp, #4]
 8014ada:	fbb0 f5f5 	udiv	r5, r0, r5
 8014ade:	b395      	cbz	r5, 8014b46 <quorem+0x9e>
 8014ae0:	f04f 0a00 	mov.w	sl, #0
 8014ae4:	4638      	mov	r0, r7
 8014ae6:	46b6      	mov	lr, r6
 8014ae8:	46d3      	mov	fp, sl
 8014aea:	f850 2b04 	ldr.w	r2, [r0], #4
 8014aee:	b293      	uxth	r3, r2
 8014af0:	fb05 a303 	mla	r3, r5, r3, sl
 8014af4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014af8:	b29b      	uxth	r3, r3
 8014afa:	ebab 0303 	sub.w	r3, fp, r3
 8014afe:	0c12      	lsrs	r2, r2, #16
 8014b00:	f8de b000 	ldr.w	fp, [lr]
 8014b04:	fb05 a202 	mla	r2, r5, r2, sl
 8014b08:	fa13 f38b 	uxtah	r3, r3, fp
 8014b0c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014b10:	fa1f fb82 	uxth.w	fp, r2
 8014b14:	f8de 2000 	ldr.w	r2, [lr]
 8014b18:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014b1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014b20:	b29b      	uxth	r3, r3
 8014b22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b26:	4581      	cmp	r9, r0
 8014b28:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014b2c:	f84e 3b04 	str.w	r3, [lr], #4
 8014b30:	d2db      	bcs.n	8014aea <quorem+0x42>
 8014b32:	f856 300c 	ldr.w	r3, [r6, ip]
 8014b36:	b933      	cbnz	r3, 8014b46 <quorem+0x9e>
 8014b38:	9b01      	ldr	r3, [sp, #4]
 8014b3a:	3b04      	subs	r3, #4
 8014b3c:	429e      	cmp	r6, r3
 8014b3e:	461a      	mov	r2, r3
 8014b40:	d330      	bcc.n	8014ba4 <quorem+0xfc>
 8014b42:	f8c8 4010 	str.w	r4, [r8, #16]
 8014b46:	4640      	mov	r0, r8
 8014b48:	f001 fda2 	bl	8016690 <__mcmp>
 8014b4c:	2800      	cmp	r0, #0
 8014b4e:	db25      	blt.n	8014b9c <quorem+0xf4>
 8014b50:	3501      	adds	r5, #1
 8014b52:	4630      	mov	r0, r6
 8014b54:	f04f 0c00 	mov.w	ip, #0
 8014b58:	f857 2b04 	ldr.w	r2, [r7], #4
 8014b5c:	f8d0 e000 	ldr.w	lr, [r0]
 8014b60:	b293      	uxth	r3, r2
 8014b62:	ebac 0303 	sub.w	r3, ip, r3
 8014b66:	0c12      	lsrs	r2, r2, #16
 8014b68:	fa13 f38e 	uxtah	r3, r3, lr
 8014b6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014b70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014b74:	b29b      	uxth	r3, r3
 8014b76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b7a:	45b9      	cmp	r9, r7
 8014b7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014b80:	f840 3b04 	str.w	r3, [r0], #4
 8014b84:	d2e8      	bcs.n	8014b58 <quorem+0xb0>
 8014b86:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8014b8a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014b8e:	b92a      	cbnz	r2, 8014b9c <quorem+0xf4>
 8014b90:	3b04      	subs	r3, #4
 8014b92:	429e      	cmp	r6, r3
 8014b94:	461a      	mov	r2, r3
 8014b96:	d30b      	bcc.n	8014bb0 <quorem+0x108>
 8014b98:	f8c8 4010 	str.w	r4, [r8, #16]
 8014b9c:	4628      	mov	r0, r5
 8014b9e:	b003      	add	sp, #12
 8014ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ba4:	6812      	ldr	r2, [r2, #0]
 8014ba6:	3b04      	subs	r3, #4
 8014ba8:	2a00      	cmp	r2, #0
 8014baa:	d1ca      	bne.n	8014b42 <quorem+0x9a>
 8014bac:	3c01      	subs	r4, #1
 8014bae:	e7c5      	b.n	8014b3c <quorem+0x94>
 8014bb0:	6812      	ldr	r2, [r2, #0]
 8014bb2:	3b04      	subs	r3, #4
 8014bb4:	2a00      	cmp	r2, #0
 8014bb6:	d1ef      	bne.n	8014b98 <quorem+0xf0>
 8014bb8:	3c01      	subs	r4, #1
 8014bba:	e7ea      	b.n	8014b92 <quorem+0xea>
 8014bbc:	2000      	movs	r0, #0
 8014bbe:	e7ee      	b.n	8014b9e <quorem+0xf6>

08014bc0 <_dtoa_r>:
 8014bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bc4:	ec57 6b10 	vmov	r6, r7, d0
 8014bc8:	b097      	sub	sp, #92	; 0x5c
 8014bca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014bcc:	9106      	str	r1, [sp, #24]
 8014bce:	4604      	mov	r4, r0
 8014bd0:	920b      	str	r2, [sp, #44]	; 0x2c
 8014bd2:	9312      	str	r3, [sp, #72]	; 0x48
 8014bd4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014bd8:	e9cd 6700 	strd	r6, r7, [sp]
 8014bdc:	b93d      	cbnz	r5, 8014bee <_dtoa_r+0x2e>
 8014bde:	2010      	movs	r0, #16
 8014be0:	f001 fade 	bl	80161a0 <malloc>
 8014be4:	6260      	str	r0, [r4, #36]	; 0x24
 8014be6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014bea:	6005      	str	r5, [r0, #0]
 8014bec:	60c5      	str	r5, [r0, #12]
 8014bee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014bf0:	6819      	ldr	r1, [r3, #0]
 8014bf2:	b151      	cbz	r1, 8014c0a <_dtoa_r+0x4a>
 8014bf4:	685a      	ldr	r2, [r3, #4]
 8014bf6:	604a      	str	r2, [r1, #4]
 8014bf8:	2301      	movs	r3, #1
 8014bfa:	4093      	lsls	r3, r2
 8014bfc:	608b      	str	r3, [r1, #8]
 8014bfe:	4620      	mov	r0, r4
 8014c00:	f001 fb27 	bl	8016252 <_Bfree>
 8014c04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014c06:	2200      	movs	r2, #0
 8014c08:	601a      	str	r2, [r3, #0]
 8014c0a:	1e3b      	subs	r3, r7, #0
 8014c0c:	bfbb      	ittet	lt
 8014c0e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014c12:	9301      	strlt	r3, [sp, #4]
 8014c14:	2300      	movge	r3, #0
 8014c16:	2201      	movlt	r2, #1
 8014c18:	bfac      	ite	ge
 8014c1a:	f8c8 3000 	strge.w	r3, [r8]
 8014c1e:	f8c8 2000 	strlt.w	r2, [r8]
 8014c22:	4baf      	ldr	r3, [pc, #700]	; (8014ee0 <_dtoa_r+0x320>)
 8014c24:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014c28:	ea33 0308 	bics.w	r3, r3, r8
 8014c2c:	d114      	bne.n	8014c58 <_dtoa_r+0x98>
 8014c2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014c30:	f242 730f 	movw	r3, #9999	; 0x270f
 8014c34:	6013      	str	r3, [r2, #0]
 8014c36:	9b00      	ldr	r3, [sp, #0]
 8014c38:	b923      	cbnz	r3, 8014c44 <_dtoa_r+0x84>
 8014c3a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014c3e:	2800      	cmp	r0, #0
 8014c40:	f000 8542 	beq.w	80156c8 <_dtoa_r+0xb08>
 8014c44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c46:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8014ef4 <_dtoa_r+0x334>
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	f000 8544 	beq.w	80156d8 <_dtoa_r+0xb18>
 8014c50:	f10b 0303 	add.w	r3, fp, #3
 8014c54:	f000 bd3e 	b.w	80156d4 <_dtoa_r+0xb14>
 8014c58:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014c5c:	2200      	movs	r2, #0
 8014c5e:	2300      	movs	r3, #0
 8014c60:	4630      	mov	r0, r6
 8014c62:	4639      	mov	r1, r7
 8014c64:	f7eb ff48 	bl	8000af8 <__aeabi_dcmpeq>
 8014c68:	4681      	mov	r9, r0
 8014c6a:	b168      	cbz	r0, 8014c88 <_dtoa_r+0xc8>
 8014c6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014c6e:	2301      	movs	r3, #1
 8014c70:	6013      	str	r3, [r2, #0]
 8014c72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	f000 8524 	beq.w	80156c2 <_dtoa_r+0xb02>
 8014c7a:	4b9a      	ldr	r3, [pc, #616]	; (8014ee4 <_dtoa_r+0x324>)
 8014c7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014c7e:	f103 3bff 	add.w	fp, r3, #4294967295
 8014c82:	6013      	str	r3, [r2, #0]
 8014c84:	f000 bd28 	b.w	80156d8 <_dtoa_r+0xb18>
 8014c88:	aa14      	add	r2, sp, #80	; 0x50
 8014c8a:	a915      	add	r1, sp, #84	; 0x54
 8014c8c:	ec47 6b10 	vmov	d0, r6, r7
 8014c90:	4620      	mov	r0, r4
 8014c92:	f001 fdeb 	bl	801686c <__d2b>
 8014c96:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014c9a:	9004      	str	r0, [sp, #16]
 8014c9c:	2d00      	cmp	r5, #0
 8014c9e:	d07c      	beq.n	8014d9a <_dtoa_r+0x1da>
 8014ca0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014ca4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014ca8:	46b2      	mov	sl, r6
 8014caa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8014cae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014cb2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8014cb6:	2200      	movs	r2, #0
 8014cb8:	4b8b      	ldr	r3, [pc, #556]	; (8014ee8 <_dtoa_r+0x328>)
 8014cba:	4650      	mov	r0, sl
 8014cbc:	4659      	mov	r1, fp
 8014cbe:	f7eb fafb 	bl	80002b8 <__aeabi_dsub>
 8014cc2:	a381      	add	r3, pc, #516	; (adr r3, 8014ec8 <_dtoa_r+0x308>)
 8014cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cc8:	f7eb fcae 	bl	8000628 <__aeabi_dmul>
 8014ccc:	a380      	add	r3, pc, #512	; (adr r3, 8014ed0 <_dtoa_r+0x310>)
 8014cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cd2:	f7eb faf3 	bl	80002bc <__adddf3>
 8014cd6:	4606      	mov	r6, r0
 8014cd8:	4628      	mov	r0, r5
 8014cda:	460f      	mov	r7, r1
 8014cdc:	f7eb fc3a 	bl	8000554 <__aeabi_i2d>
 8014ce0:	a37d      	add	r3, pc, #500	; (adr r3, 8014ed8 <_dtoa_r+0x318>)
 8014ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ce6:	f7eb fc9f 	bl	8000628 <__aeabi_dmul>
 8014cea:	4602      	mov	r2, r0
 8014cec:	460b      	mov	r3, r1
 8014cee:	4630      	mov	r0, r6
 8014cf0:	4639      	mov	r1, r7
 8014cf2:	f7eb fae3 	bl	80002bc <__adddf3>
 8014cf6:	4606      	mov	r6, r0
 8014cf8:	460f      	mov	r7, r1
 8014cfa:	f7eb ff45 	bl	8000b88 <__aeabi_d2iz>
 8014cfe:	2200      	movs	r2, #0
 8014d00:	4682      	mov	sl, r0
 8014d02:	2300      	movs	r3, #0
 8014d04:	4630      	mov	r0, r6
 8014d06:	4639      	mov	r1, r7
 8014d08:	f7eb ff00 	bl	8000b0c <__aeabi_dcmplt>
 8014d0c:	b148      	cbz	r0, 8014d22 <_dtoa_r+0x162>
 8014d0e:	4650      	mov	r0, sl
 8014d10:	f7eb fc20 	bl	8000554 <__aeabi_i2d>
 8014d14:	4632      	mov	r2, r6
 8014d16:	463b      	mov	r3, r7
 8014d18:	f7eb feee 	bl	8000af8 <__aeabi_dcmpeq>
 8014d1c:	b908      	cbnz	r0, 8014d22 <_dtoa_r+0x162>
 8014d1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014d22:	f1ba 0f16 	cmp.w	sl, #22
 8014d26:	d859      	bhi.n	8014ddc <_dtoa_r+0x21c>
 8014d28:	4970      	ldr	r1, [pc, #448]	; (8014eec <_dtoa_r+0x32c>)
 8014d2a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014d2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014d32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d36:	f7eb ff07 	bl	8000b48 <__aeabi_dcmpgt>
 8014d3a:	2800      	cmp	r0, #0
 8014d3c:	d050      	beq.n	8014de0 <_dtoa_r+0x220>
 8014d3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014d42:	2300      	movs	r3, #0
 8014d44:	930f      	str	r3, [sp, #60]	; 0x3c
 8014d46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014d48:	1b5d      	subs	r5, r3, r5
 8014d4a:	f1b5 0801 	subs.w	r8, r5, #1
 8014d4e:	bf49      	itett	mi
 8014d50:	f1c5 0301 	rsbmi	r3, r5, #1
 8014d54:	2300      	movpl	r3, #0
 8014d56:	9305      	strmi	r3, [sp, #20]
 8014d58:	f04f 0800 	movmi.w	r8, #0
 8014d5c:	bf58      	it	pl
 8014d5e:	9305      	strpl	r3, [sp, #20]
 8014d60:	f1ba 0f00 	cmp.w	sl, #0
 8014d64:	db3e      	blt.n	8014de4 <_dtoa_r+0x224>
 8014d66:	2300      	movs	r3, #0
 8014d68:	44d0      	add	r8, sl
 8014d6a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014d6e:	9307      	str	r3, [sp, #28]
 8014d70:	9b06      	ldr	r3, [sp, #24]
 8014d72:	2b09      	cmp	r3, #9
 8014d74:	f200 8090 	bhi.w	8014e98 <_dtoa_r+0x2d8>
 8014d78:	2b05      	cmp	r3, #5
 8014d7a:	bfc4      	itt	gt
 8014d7c:	3b04      	subgt	r3, #4
 8014d7e:	9306      	strgt	r3, [sp, #24]
 8014d80:	9b06      	ldr	r3, [sp, #24]
 8014d82:	f1a3 0302 	sub.w	r3, r3, #2
 8014d86:	bfcc      	ite	gt
 8014d88:	2500      	movgt	r5, #0
 8014d8a:	2501      	movle	r5, #1
 8014d8c:	2b03      	cmp	r3, #3
 8014d8e:	f200 808f 	bhi.w	8014eb0 <_dtoa_r+0x2f0>
 8014d92:	e8df f003 	tbb	[pc, r3]
 8014d96:	7f7d      	.short	0x7f7d
 8014d98:	7131      	.short	0x7131
 8014d9a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8014d9e:	441d      	add	r5, r3
 8014da0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014da4:	2820      	cmp	r0, #32
 8014da6:	dd13      	ble.n	8014dd0 <_dtoa_r+0x210>
 8014da8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014dac:	9b00      	ldr	r3, [sp, #0]
 8014dae:	fa08 f800 	lsl.w	r8, r8, r0
 8014db2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014db6:	fa23 f000 	lsr.w	r0, r3, r0
 8014dba:	ea48 0000 	orr.w	r0, r8, r0
 8014dbe:	f7eb fbb9 	bl	8000534 <__aeabi_ui2d>
 8014dc2:	2301      	movs	r3, #1
 8014dc4:	4682      	mov	sl, r0
 8014dc6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8014dca:	3d01      	subs	r5, #1
 8014dcc:	9313      	str	r3, [sp, #76]	; 0x4c
 8014dce:	e772      	b.n	8014cb6 <_dtoa_r+0xf6>
 8014dd0:	9b00      	ldr	r3, [sp, #0]
 8014dd2:	f1c0 0020 	rsb	r0, r0, #32
 8014dd6:	fa03 f000 	lsl.w	r0, r3, r0
 8014dda:	e7f0      	b.n	8014dbe <_dtoa_r+0x1fe>
 8014ddc:	2301      	movs	r3, #1
 8014dde:	e7b1      	b.n	8014d44 <_dtoa_r+0x184>
 8014de0:	900f      	str	r0, [sp, #60]	; 0x3c
 8014de2:	e7b0      	b.n	8014d46 <_dtoa_r+0x186>
 8014de4:	9b05      	ldr	r3, [sp, #20]
 8014de6:	eba3 030a 	sub.w	r3, r3, sl
 8014dea:	9305      	str	r3, [sp, #20]
 8014dec:	f1ca 0300 	rsb	r3, sl, #0
 8014df0:	9307      	str	r3, [sp, #28]
 8014df2:	2300      	movs	r3, #0
 8014df4:	930e      	str	r3, [sp, #56]	; 0x38
 8014df6:	e7bb      	b.n	8014d70 <_dtoa_r+0x1b0>
 8014df8:	2301      	movs	r3, #1
 8014dfa:	930a      	str	r3, [sp, #40]	; 0x28
 8014dfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	dd59      	ble.n	8014eb6 <_dtoa_r+0x2f6>
 8014e02:	9302      	str	r3, [sp, #8]
 8014e04:	4699      	mov	r9, r3
 8014e06:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014e08:	2200      	movs	r2, #0
 8014e0a:	6072      	str	r2, [r6, #4]
 8014e0c:	2204      	movs	r2, #4
 8014e0e:	f102 0014 	add.w	r0, r2, #20
 8014e12:	4298      	cmp	r0, r3
 8014e14:	6871      	ldr	r1, [r6, #4]
 8014e16:	d953      	bls.n	8014ec0 <_dtoa_r+0x300>
 8014e18:	4620      	mov	r0, r4
 8014e1a:	f001 f9e6 	bl	80161ea <_Balloc>
 8014e1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014e20:	6030      	str	r0, [r6, #0]
 8014e22:	f1b9 0f0e 	cmp.w	r9, #14
 8014e26:	f8d3 b000 	ldr.w	fp, [r3]
 8014e2a:	f200 80e6 	bhi.w	8014ffa <_dtoa_r+0x43a>
 8014e2e:	2d00      	cmp	r5, #0
 8014e30:	f000 80e3 	beq.w	8014ffa <_dtoa_r+0x43a>
 8014e34:	ed9d 7b00 	vldr	d7, [sp]
 8014e38:	f1ba 0f00 	cmp.w	sl, #0
 8014e3c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014e40:	dd74      	ble.n	8014f2c <_dtoa_r+0x36c>
 8014e42:	4a2a      	ldr	r2, [pc, #168]	; (8014eec <_dtoa_r+0x32c>)
 8014e44:	f00a 030f 	and.w	r3, sl, #15
 8014e48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014e4c:	ed93 7b00 	vldr	d7, [r3]
 8014e50:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014e54:	06f0      	lsls	r0, r6, #27
 8014e56:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014e5a:	d565      	bpl.n	8014f28 <_dtoa_r+0x368>
 8014e5c:	4b24      	ldr	r3, [pc, #144]	; (8014ef0 <_dtoa_r+0x330>)
 8014e5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014e62:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014e66:	f7eb fd09 	bl	800087c <__aeabi_ddiv>
 8014e6a:	e9cd 0100 	strd	r0, r1, [sp]
 8014e6e:	f006 060f 	and.w	r6, r6, #15
 8014e72:	2503      	movs	r5, #3
 8014e74:	4f1e      	ldr	r7, [pc, #120]	; (8014ef0 <_dtoa_r+0x330>)
 8014e76:	e04c      	b.n	8014f12 <_dtoa_r+0x352>
 8014e78:	2301      	movs	r3, #1
 8014e7a:	930a      	str	r3, [sp, #40]	; 0x28
 8014e7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e7e:	4453      	add	r3, sl
 8014e80:	f103 0901 	add.w	r9, r3, #1
 8014e84:	9302      	str	r3, [sp, #8]
 8014e86:	464b      	mov	r3, r9
 8014e88:	2b01      	cmp	r3, #1
 8014e8a:	bfb8      	it	lt
 8014e8c:	2301      	movlt	r3, #1
 8014e8e:	e7ba      	b.n	8014e06 <_dtoa_r+0x246>
 8014e90:	2300      	movs	r3, #0
 8014e92:	e7b2      	b.n	8014dfa <_dtoa_r+0x23a>
 8014e94:	2300      	movs	r3, #0
 8014e96:	e7f0      	b.n	8014e7a <_dtoa_r+0x2ba>
 8014e98:	2501      	movs	r5, #1
 8014e9a:	2300      	movs	r3, #0
 8014e9c:	9306      	str	r3, [sp, #24]
 8014e9e:	950a      	str	r5, [sp, #40]	; 0x28
 8014ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8014ea4:	9302      	str	r3, [sp, #8]
 8014ea6:	4699      	mov	r9, r3
 8014ea8:	2200      	movs	r2, #0
 8014eaa:	2312      	movs	r3, #18
 8014eac:	920b      	str	r2, [sp, #44]	; 0x2c
 8014eae:	e7aa      	b.n	8014e06 <_dtoa_r+0x246>
 8014eb0:	2301      	movs	r3, #1
 8014eb2:	930a      	str	r3, [sp, #40]	; 0x28
 8014eb4:	e7f4      	b.n	8014ea0 <_dtoa_r+0x2e0>
 8014eb6:	2301      	movs	r3, #1
 8014eb8:	9302      	str	r3, [sp, #8]
 8014eba:	4699      	mov	r9, r3
 8014ebc:	461a      	mov	r2, r3
 8014ebe:	e7f5      	b.n	8014eac <_dtoa_r+0x2ec>
 8014ec0:	3101      	adds	r1, #1
 8014ec2:	6071      	str	r1, [r6, #4]
 8014ec4:	0052      	lsls	r2, r2, #1
 8014ec6:	e7a2      	b.n	8014e0e <_dtoa_r+0x24e>
 8014ec8:	636f4361 	.word	0x636f4361
 8014ecc:	3fd287a7 	.word	0x3fd287a7
 8014ed0:	8b60c8b3 	.word	0x8b60c8b3
 8014ed4:	3fc68a28 	.word	0x3fc68a28
 8014ed8:	509f79fb 	.word	0x509f79fb
 8014edc:	3fd34413 	.word	0x3fd34413
 8014ee0:	7ff00000 	.word	0x7ff00000
 8014ee4:	0801816c 	.word	0x0801816c
 8014ee8:	3ff80000 	.word	0x3ff80000
 8014eec:	08018070 	.word	0x08018070
 8014ef0:	08018048 	.word	0x08018048
 8014ef4:	08017fd1 	.word	0x08017fd1
 8014ef8:	07f1      	lsls	r1, r6, #31
 8014efa:	d508      	bpl.n	8014f0e <_dtoa_r+0x34e>
 8014efc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014f00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014f04:	f7eb fb90 	bl	8000628 <__aeabi_dmul>
 8014f08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014f0c:	3501      	adds	r5, #1
 8014f0e:	1076      	asrs	r6, r6, #1
 8014f10:	3708      	adds	r7, #8
 8014f12:	2e00      	cmp	r6, #0
 8014f14:	d1f0      	bne.n	8014ef8 <_dtoa_r+0x338>
 8014f16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014f1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014f1e:	f7eb fcad 	bl	800087c <__aeabi_ddiv>
 8014f22:	e9cd 0100 	strd	r0, r1, [sp]
 8014f26:	e01a      	b.n	8014f5e <_dtoa_r+0x39e>
 8014f28:	2502      	movs	r5, #2
 8014f2a:	e7a3      	b.n	8014e74 <_dtoa_r+0x2b4>
 8014f2c:	f000 80a0 	beq.w	8015070 <_dtoa_r+0x4b0>
 8014f30:	f1ca 0600 	rsb	r6, sl, #0
 8014f34:	4b9f      	ldr	r3, [pc, #636]	; (80151b4 <_dtoa_r+0x5f4>)
 8014f36:	4fa0      	ldr	r7, [pc, #640]	; (80151b8 <_dtoa_r+0x5f8>)
 8014f38:	f006 020f 	and.w	r2, r6, #15
 8014f3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014f48:	f7eb fb6e 	bl	8000628 <__aeabi_dmul>
 8014f4c:	e9cd 0100 	strd	r0, r1, [sp]
 8014f50:	1136      	asrs	r6, r6, #4
 8014f52:	2300      	movs	r3, #0
 8014f54:	2502      	movs	r5, #2
 8014f56:	2e00      	cmp	r6, #0
 8014f58:	d17f      	bne.n	801505a <_dtoa_r+0x49a>
 8014f5a:	2b00      	cmp	r3, #0
 8014f5c:	d1e1      	bne.n	8014f22 <_dtoa_r+0x362>
 8014f5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	f000 8087 	beq.w	8015074 <_dtoa_r+0x4b4>
 8014f66:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014f6a:	2200      	movs	r2, #0
 8014f6c:	4b93      	ldr	r3, [pc, #588]	; (80151bc <_dtoa_r+0x5fc>)
 8014f6e:	4630      	mov	r0, r6
 8014f70:	4639      	mov	r1, r7
 8014f72:	f7eb fdcb 	bl	8000b0c <__aeabi_dcmplt>
 8014f76:	2800      	cmp	r0, #0
 8014f78:	d07c      	beq.n	8015074 <_dtoa_r+0x4b4>
 8014f7a:	f1b9 0f00 	cmp.w	r9, #0
 8014f7e:	d079      	beq.n	8015074 <_dtoa_r+0x4b4>
 8014f80:	9b02      	ldr	r3, [sp, #8]
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	dd35      	ble.n	8014ff2 <_dtoa_r+0x432>
 8014f86:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014f8a:	9308      	str	r3, [sp, #32]
 8014f8c:	4639      	mov	r1, r7
 8014f8e:	2200      	movs	r2, #0
 8014f90:	4b8b      	ldr	r3, [pc, #556]	; (80151c0 <_dtoa_r+0x600>)
 8014f92:	4630      	mov	r0, r6
 8014f94:	f7eb fb48 	bl	8000628 <__aeabi_dmul>
 8014f98:	e9cd 0100 	strd	r0, r1, [sp]
 8014f9c:	9f02      	ldr	r7, [sp, #8]
 8014f9e:	3501      	adds	r5, #1
 8014fa0:	4628      	mov	r0, r5
 8014fa2:	f7eb fad7 	bl	8000554 <__aeabi_i2d>
 8014fa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014faa:	f7eb fb3d 	bl	8000628 <__aeabi_dmul>
 8014fae:	2200      	movs	r2, #0
 8014fb0:	4b84      	ldr	r3, [pc, #528]	; (80151c4 <_dtoa_r+0x604>)
 8014fb2:	f7eb f983 	bl	80002bc <__adddf3>
 8014fb6:	4605      	mov	r5, r0
 8014fb8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8014fbc:	2f00      	cmp	r7, #0
 8014fbe:	d15d      	bne.n	801507c <_dtoa_r+0x4bc>
 8014fc0:	2200      	movs	r2, #0
 8014fc2:	4b81      	ldr	r3, [pc, #516]	; (80151c8 <_dtoa_r+0x608>)
 8014fc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014fc8:	f7eb f976 	bl	80002b8 <__aeabi_dsub>
 8014fcc:	462a      	mov	r2, r5
 8014fce:	4633      	mov	r3, r6
 8014fd0:	e9cd 0100 	strd	r0, r1, [sp]
 8014fd4:	f7eb fdb8 	bl	8000b48 <__aeabi_dcmpgt>
 8014fd8:	2800      	cmp	r0, #0
 8014fda:	f040 8288 	bne.w	80154ee <_dtoa_r+0x92e>
 8014fde:	462a      	mov	r2, r5
 8014fe0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014fe4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014fe8:	f7eb fd90 	bl	8000b0c <__aeabi_dcmplt>
 8014fec:	2800      	cmp	r0, #0
 8014fee:	f040 827c 	bne.w	80154ea <_dtoa_r+0x92a>
 8014ff2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014ff6:	e9cd 2300 	strd	r2, r3, [sp]
 8014ffa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	f2c0 8150 	blt.w	80152a2 <_dtoa_r+0x6e2>
 8015002:	f1ba 0f0e 	cmp.w	sl, #14
 8015006:	f300 814c 	bgt.w	80152a2 <_dtoa_r+0x6e2>
 801500a:	4b6a      	ldr	r3, [pc, #424]	; (80151b4 <_dtoa_r+0x5f4>)
 801500c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015010:	ed93 7b00 	vldr	d7, [r3]
 8015014:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015016:	2b00      	cmp	r3, #0
 8015018:	ed8d 7b02 	vstr	d7, [sp, #8]
 801501c:	f280 80d8 	bge.w	80151d0 <_dtoa_r+0x610>
 8015020:	f1b9 0f00 	cmp.w	r9, #0
 8015024:	f300 80d4 	bgt.w	80151d0 <_dtoa_r+0x610>
 8015028:	f040 825e 	bne.w	80154e8 <_dtoa_r+0x928>
 801502c:	2200      	movs	r2, #0
 801502e:	4b66      	ldr	r3, [pc, #408]	; (80151c8 <_dtoa_r+0x608>)
 8015030:	ec51 0b17 	vmov	r0, r1, d7
 8015034:	f7eb faf8 	bl	8000628 <__aeabi_dmul>
 8015038:	e9dd 2300 	ldrd	r2, r3, [sp]
 801503c:	f7eb fd7a 	bl	8000b34 <__aeabi_dcmpge>
 8015040:	464f      	mov	r7, r9
 8015042:	464e      	mov	r6, r9
 8015044:	2800      	cmp	r0, #0
 8015046:	f040 8234 	bne.w	80154b2 <_dtoa_r+0x8f2>
 801504a:	2331      	movs	r3, #49	; 0x31
 801504c:	f10b 0501 	add.w	r5, fp, #1
 8015050:	f88b 3000 	strb.w	r3, [fp]
 8015054:	f10a 0a01 	add.w	sl, sl, #1
 8015058:	e22f      	b.n	80154ba <_dtoa_r+0x8fa>
 801505a:	07f2      	lsls	r2, r6, #31
 801505c:	d505      	bpl.n	801506a <_dtoa_r+0x4aa>
 801505e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015062:	f7eb fae1 	bl	8000628 <__aeabi_dmul>
 8015066:	3501      	adds	r5, #1
 8015068:	2301      	movs	r3, #1
 801506a:	1076      	asrs	r6, r6, #1
 801506c:	3708      	adds	r7, #8
 801506e:	e772      	b.n	8014f56 <_dtoa_r+0x396>
 8015070:	2502      	movs	r5, #2
 8015072:	e774      	b.n	8014f5e <_dtoa_r+0x39e>
 8015074:	f8cd a020 	str.w	sl, [sp, #32]
 8015078:	464f      	mov	r7, r9
 801507a:	e791      	b.n	8014fa0 <_dtoa_r+0x3e0>
 801507c:	4b4d      	ldr	r3, [pc, #308]	; (80151b4 <_dtoa_r+0x5f4>)
 801507e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015082:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8015086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015088:	2b00      	cmp	r3, #0
 801508a:	d047      	beq.n	801511c <_dtoa_r+0x55c>
 801508c:	4602      	mov	r2, r0
 801508e:	460b      	mov	r3, r1
 8015090:	2000      	movs	r0, #0
 8015092:	494e      	ldr	r1, [pc, #312]	; (80151cc <_dtoa_r+0x60c>)
 8015094:	f7eb fbf2 	bl	800087c <__aeabi_ddiv>
 8015098:	462a      	mov	r2, r5
 801509a:	4633      	mov	r3, r6
 801509c:	f7eb f90c 	bl	80002b8 <__aeabi_dsub>
 80150a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80150a4:	465d      	mov	r5, fp
 80150a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80150aa:	f7eb fd6d 	bl	8000b88 <__aeabi_d2iz>
 80150ae:	4606      	mov	r6, r0
 80150b0:	f7eb fa50 	bl	8000554 <__aeabi_i2d>
 80150b4:	4602      	mov	r2, r0
 80150b6:	460b      	mov	r3, r1
 80150b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80150bc:	f7eb f8fc 	bl	80002b8 <__aeabi_dsub>
 80150c0:	3630      	adds	r6, #48	; 0x30
 80150c2:	f805 6b01 	strb.w	r6, [r5], #1
 80150c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80150ca:	e9cd 0100 	strd	r0, r1, [sp]
 80150ce:	f7eb fd1d 	bl	8000b0c <__aeabi_dcmplt>
 80150d2:	2800      	cmp	r0, #0
 80150d4:	d163      	bne.n	801519e <_dtoa_r+0x5de>
 80150d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80150da:	2000      	movs	r0, #0
 80150dc:	4937      	ldr	r1, [pc, #220]	; (80151bc <_dtoa_r+0x5fc>)
 80150de:	f7eb f8eb 	bl	80002b8 <__aeabi_dsub>
 80150e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80150e6:	f7eb fd11 	bl	8000b0c <__aeabi_dcmplt>
 80150ea:	2800      	cmp	r0, #0
 80150ec:	f040 80b7 	bne.w	801525e <_dtoa_r+0x69e>
 80150f0:	eba5 030b 	sub.w	r3, r5, fp
 80150f4:	429f      	cmp	r7, r3
 80150f6:	f77f af7c 	ble.w	8014ff2 <_dtoa_r+0x432>
 80150fa:	2200      	movs	r2, #0
 80150fc:	4b30      	ldr	r3, [pc, #192]	; (80151c0 <_dtoa_r+0x600>)
 80150fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015102:	f7eb fa91 	bl	8000628 <__aeabi_dmul>
 8015106:	2200      	movs	r2, #0
 8015108:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801510c:	4b2c      	ldr	r3, [pc, #176]	; (80151c0 <_dtoa_r+0x600>)
 801510e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015112:	f7eb fa89 	bl	8000628 <__aeabi_dmul>
 8015116:	e9cd 0100 	strd	r0, r1, [sp]
 801511a:	e7c4      	b.n	80150a6 <_dtoa_r+0x4e6>
 801511c:	462a      	mov	r2, r5
 801511e:	4633      	mov	r3, r6
 8015120:	f7eb fa82 	bl	8000628 <__aeabi_dmul>
 8015124:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015128:	eb0b 0507 	add.w	r5, fp, r7
 801512c:	465e      	mov	r6, fp
 801512e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015132:	f7eb fd29 	bl	8000b88 <__aeabi_d2iz>
 8015136:	4607      	mov	r7, r0
 8015138:	f7eb fa0c 	bl	8000554 <__aeabi_i2d>
 801513c:	3730      	adds	r7, #48	; 0x30
 801513e:	4602      	mov	r2, r0
 8015140:	460b      	mov	r3, r1
 8015142:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015146:	f7eb f8b7 	bl	80002b8 <__aeabi_dsub>
 801514a:	f806 7b01 	strb.w	r7, [r6], #1
 801514e:	42ae      	cmp	r6, r5
 8015150:	e9cd 0100 	strd	r0, r1, [sp]
 8015154:	f04f 0200 	mov.w	r2, #0
 8015158:	d126      	bne.n	80151a8 <_dtoa_r+0x5e8>
 801515a:	4b1c      	ldr	r3, [pc, #112]	; (80151cc <_dtoa_r+0x60c>)
 801515c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015160:	f7eb f8ac 	bl	80002bc <__adddf3>
 8015164:	4602      	mov	r2, r0
 8015166:	460b      	mov	r3, r1
 8015168:	e9dd 0100 	ldrd	r0, r1, [sp]
 801516c:	f7eb fcec 	bl	8000b48 <__aeabi_dcmpgt>
 8015170:	2800      	cmp	r0, #0
 8015172:	d174      	bne.n	801525e <_dtoa_r+0x69e>
 8015174:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015178:	2000      	movs	r0, #0
 801517a:	4914      	ldr	r1, [pc, #80]	; (80151cc <_dtoa_r+0x60c>)
 801517c:	f7eb f89c 	bl	80002b8 <__aeabi_dsub>
 8015180:	4602      	mov	r2, r0
 8015182:	460b      	mov	r3, r1
 8015184:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015188:	f7eb fcc0 	bl	8000b0c <__aeabi_dcmplt>
 801518c:	2800      	cmp	r0, #0
 801518e:	f43f af30 	beq.w	8014ff2 <_dtoa_r+0x432>
 8015192:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015196:	2b30      	cmp	r3, #48	; 0x30
 8015198:	f105 32ff 	add.w	r2, r5, #4294967295
 801519c:	d002      	beq.n	80151a4 <_dtoa_r+0x5e4>
 801519e:	f8dd a020 	ldr.w	sl, [sp, #32]
 80151a2:	e04a      	b.n	801523a <_dtoa_r+0x67a>
 80151a4:	4615      	mov	r5, r2
 80151a6:	e7f4      	b.n	8015192 <_dtoa_r+0x5d2>
 80151a8:	4b05      	ldr	r3, [pc, #20]	; (80151c0 <_dtoa_r+0x600>)
 80151aa:	f7eb fa3d 	bl	8000628 <__aeabi_dmul>
 80151ae:	e9cd 0100 	strd	r0, r1, [sp]
 80151b2:	e7bc      	b.n	801512e <_dtoa_r+0x56e>
 80151b4:	08018070 	.word	0x08018070
 80151b8:	08018048 	.word	0x08018048
 80151bc:	3ff00000 	.word	0x3ff00000
 80151c0:	40240000 	.word	0x40240000
 80151c4:	401c0000 	.word	0x401c0000
 80151c8:	40140000 	.word	0x40140000
 80151cc:	3fe00000 	.word	0x3fe00000
 80151d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80151d4:	465d      	mov	r5, fp
 80151d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80151da:	4630      	mov	r0, r6
 80151dc:	4639      	mov	r1, r7
 80151de:	f7eb fb4d 	bl	800087c <__aeabi_ddiv>
 80151e2:	f7eb fcd1 	bl	8000b88 <__aeabi_d2iz>
 80151e6:	4680      	mov	r8, r0
 80151e8:	f7eb f9b4 	bl	8000554 <__aeabi_i2d>
 80151ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80151f0:	f7eb fa1a 	bl	8000628 <__aeabi_dmul>
 80151f4:	4602      	mov	r2, r0
 80151f6:	460b      	mov	r3, r1
 80151f8:	4630      	mov	r0, r6
 80151fa:	4639      	mov	r1, r7
 80151fc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8015200:	f7eb f85a 	bl	80002b8 <__aeabi_dsub>
 8015204:	f805 6b01 	strb.w	r6, [r5], #1
 8015208:	eba5 060b 	sub.w	r6, r5, fp
 801520c:	45b1      	cmp	r9, r6
 801520e:	4602      	mov	r2, r0
 8015210:	460b      	mov	r3, r1
 8015212:	d139      	bne.n	8015288 <_dtoa_r+0x6c8>
 8015214:	f7eb f852 	bl	80002bc <__adddf3>
 8015218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801521c:	4606      	mov	r6, r0
 801521e:	460f      	mov	r7, r1
 8015220:	f7eb fc92 	bl	8000b48 <__aeabi_dcmpgt>
 8015224:	b9c8      	cbnz	r0, 801525a <_dtoa_r+0x69a>
 8015226:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801522a:	4630      	mov	r0, r6
 801522c:	4639      	mov	r1, r7
 801522e:	f7eb fc63 	bl	8000af8 <__aeabi_dcmpeq>
 8015232:	b110      	cbz	r0, 801523a <_dtoa_r+0x67a>
 8015234:	f018 0f01 	tst.w	r8, #1
 8015238:	d10f      	bne.n	801525a <_dtoa_r+0x69a>
 801523a:	9904      	ldr	r1, [sp, #16]
 801523c:	4620      	mov	r0, r4
 801523e:	f001 f808 	bl	8016252 <_Bfree>
 8015242:	2300      	movs	r3, #0
 8015244:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015246:	702b      	strb	r3, [r5, #0]
 8015248:	f10a 0301 	add.w	r3, sl, #1
 801524c:	6013      	str	r3, [r2, #0]
 801524e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015250:	2b00      	cmp	r3, #0
 8015252:	f000 8241 	beq.w	80156d8 <_dtoa_r+0xb18>
 8015256:	601d      	str	r5, [r3, #0]
 8015258:	e23e      	b.n	80156d8 <_dtoa_r+0xb18>
 801525a:	f8cd a020 	str.w	sl, [sp, #32]
 801525e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015262:	2a39      	cmp	r2, #57	; 0x39
 8015264:	f105 33ff 	add.w	r3, r5, #4294967295
 8015268:	d108      	bne.n	801527c <_dtoa_r+0x6bc>
 801526a:	459b      	cmp	fp, r3
 801526c:	d10a      	bne.n	8015284 <_dtoa_r+0x6c4>
 801526e:	9b08      	ldr	r3, [sp, #32]
 8015270:	3301      	adds	r3, #1
 8015272:	9308      	str	r3, [sp, #32]
 8015274:	2330      	movs	r3, #48	; 0x30
 8015276:	f88b 3000 	strb.w	r3, [fp]
 801527a:	465b      	mov	r3, fp
 801527c:	781a      	ldrb	r2, [r3, #0]
 801527e:	3201      	adds	r2, #1
 8015280:	701a      	strb	r2, [r3, #0]
 8015282:	e78c      	b.n	801519e <_dtoa_r+0x5de>
 8015284:	461d      	mov	r5, r3
 8015286:	e7ea      	b.n	801525e <_dtoa_r+0x69e>
 8015288:	2200      	movs	r2, #0
 801528a:	4b9b      	ldr	r3, [pc, #620]	; (80154f8 <_dtoa_r+0x938>)
 801528c:	f7eb f9cc 	bl	8000628 <__aeabi_dmul>
 8015290:	2200      	movs	r2, #0
 8015292:	2300      	movs	r3, #0
 8015294:	4606      	mov	r6, r0
 8015296:	460f      	mov	r7, r1
 8015298:	f7eb fc2e 	bl	8000af8 <__aeabi_dcmpeq>
 801529c:	2800      	cmp	r0, #0
 801529e:	d09a      	beq.n	80151d6 <_dtoa_r+0x616>
 80152a0:	e7cb      	b.n	801523a <_dtoa_r+0x67a>
 80152a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80152a4:	2a00      	cmp	r2, #0
 80152a6:	f000 808b 	beq.w	80153c0 <_dtoa_r+0x800>
 80152aa:	9a06      	ldr	r2, [sp, #24]
 80152ac:	2a01      	cmp	r2, #1
 80152ae:	dc6e      	bgt.n	801538e <_dtoa_r+0x7ce>
 80152b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80152b2:	2a00      	cmp	r2, #0
 80152b4:	d067      	beq.n	8015386 <_dtoa_r+0x7c6>
 80152b6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80152ba:	9f07      	ldr	r7, [sp, #28]
 80152bc:	9d05      	ldr	r5, [sp, #20]
 80152be:	9a05      	ldr	r2, [sp, #20]
 80152c0:	2101      	movs	r1, #1
 80152c2:	441a      	add	r2, r3
 80152c4:	4620      	mov	r0, r4
 80152c6:	9205      	str	r2, [sp, #20]
 80152c8:	4498      	add	r8, r3
 80152ca:	f001 f8a0 	bl	801640e <__i2b>
 80152ce:	4606      	mov	r6, r0
 80152d0:	2d00      	cmp	r5, #0
 80152d2:	dd0c      	ble.n	80152ee <_dtoa_r+0x72e>
 80152d4:	f1b8 0f00 	cmp.w	r8, #0
 80152d8:	dd09      	ble.n	80152ee <_dtoa_r+0x72e>
 80152da:	4545      	cmp	r5, r8
 80152dc:	9a05      	ldr	r2, [sp, #20]
 80152de:	462b      	mov	r3, r5
 80152e0:	bfa8      	it	ge
 80152e2:	4643      	movge	r3, r8
 80152e4:	1ad2      	subs	r2, r2, r3
 80152e6:	9205      	str	r2, [sp, #20]
 80152e8:	1aed      	subs	r5, r5, r3
 80152ea:	eba8 0803 	sub.w	r8, r8, r3
 80152ee:	9b07      	ldr	r3, [sp, #28]
 80152f0:	b1eb      	cbz	r3, 801532e <_dtoa_r+0x76e>
 80152f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80152f4:	2b00      	cmp	r3, #0
 80152f6:	d067      	beq.n	80153c8 <_dtoa_r+0x808>
 80152f8:	b18f      	cbz	r7, 801531e <_dtoa_r+0x75e>
 80152fa:	4631      	mov	r1, r6
 80152fc:	463a      	mov	r2, r7
 80152fe:	4620      	mov	r0, r4
 8015300:	f001 f924 	bl	801654c <__pow5mult>
 8015304:	9a04      	ldr	r2, [sp, #16]
 8015306:	4601      	mov	r1, r0
 8015308:	4606      	mov	r6, r0
 801530a:	4620      	mov	r0, r4
 801530c:	f001 f888 	bl	8016420 <__multiply>
 8015310:	9904      	ldr	r1, [sp, #16]
 8015312:	9008      	str	r0, [sp, #32]
 8015314:	4620      	mov	r0, r4
 8015316:	f000 ff9c 	bl	8016252 <_Bfree>
 801531a:	9b08      	ldr	r3, [sp, #32]
 801531c:	9304      	str	r3, [sp, #16]
 801531e:	9b07      	ldr	r3, [sp, #28]
 8015320:	1bda      	subs	r2, r3, r7
 8015322:	d004      	beq.n	801532e <_dtoa_r+0x76e>
 8015324:	9904      	ldr	r1, [sp, #16]
 8015326:	4620      	mov	r0, r4
 8015328:	f001 f910 	bl	801654c <__pow5mult>
 801532c:	9004      	str	r0, [sp, #16]
 801532e:	2101      	movs	r1, #1
 8015330:	4620      	mov	r0, r4
 8015332:	f001 f86c 	bl	801640e <__i2b>
 8015336:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015338:	4607      	mov	r7, r0
 801533a:	2b00      	cmp	r3, #0
 801533c:	f000 81d0 	beq.w	80156e0 <_dtoa_r+0xb20>
 8015340:	461a      	mov	r2, r3
 8015342:	4601      	mov	r1, r0
 8015344:	4620      	mov	r0, r4
 8015346:	f001 f901 	bl	801654c <__pow5mult>
 801534a:	9b06      	ldr	r3, [sp, #24]
 801534c:	2b01      	cmp	r3, #1
 801534e:	4607      	mov	r7, r0
 8015350:	dc40      	bgt.n	80153d4 <_dtoa_r+0x814>
 8015352:	9b00      	ldr	r3, [sp, #0]
 8015354:	2b00      	cmp	r3, #0
 8015356:	d139      	bne.n	80153cc <_dtoa_r+0x80c>
 8015358:	9b01      	ldr	r3, [sp, #4]
 801535a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801535e:	2b00      	cmp	r3, #0
 8015360:	d136      	bne.n	80153d0 <_dtoa_r+0x810>
 8015362:	9b01      	ldr	r3, [sp, #4]
 8015364:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015368:	0d1b      	lsrs	r3, r3, #20
 801536a:	051b      	lsls	r3, r3, #20
 801536c:	b12b      	cbz	r3, 801537a <_dtoa_r+0x7ba>
 801536e:	9b05      	ldr	r3, [sp, #20]
 8015370:	3301      	adds	r3, #1
 8015372:	9305      	str	r3, [sp, #20]
 8015374:	f108 0801 	add.w	r8, r8, #1
 8015378:	2301      	movs	r3, #1
 801537a:	9307      	str	r3, [sp, #28]
 801537c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801537e:	2b00      	cmp	r3, #0
 8015380:	d12a      	bne.n	80153d8 <_dtoa_r+0x818>
 8015382:	2001      	movs	r0, #1
 8015384:	e030      	b.n	80153e8 <_dtoa_r+0x828>
 8015386:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015388:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801538c:	e795      	b.n	80152ba <_dtoa_r+0x6fa>
 801538e:	9b07      	ldr	r3, [sp, #28]
 8015390:	f109 37ff 	add.w	r7, r9, #4294967295
 8015394:	42bb      	cmp	r3, r7
 8015396:	bfbf      	itttt	lt
 8015398:	9b07      	ldrlt	r3, [sp, #28]
 801539a:	9707      	strlt	r7, [sp, #28]
 801539c:	1afa      	sublt	r2, r7, r3
 801539e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80153a0:	bfbb      	ittet	lt
 80153a2:	189b      	addlt	r3, r3, r2
 80153a4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80153a6:	1bdf      	subge	r7, r3, r7
 80153a8:	2700      	movlt	r7, #0
 80153aa:	f1b9 0f00 	cmp.w	r9, #0
 80153ae:	bfb5      	itete	lt
 80153b0:	9b05      	ldrlt	r3, [sp, #20]
 80153b2:	9d05      	ldrge	r5, [sp, #20]
 80153b4:	eba3 0509 	sublt.w	r5, r3, r9
 80153b8:	464b      	movge	r3, r9
 80153ba:	bfb8      	it	lt
 80153bc:	2300      	movlt	r3, #0
 80153be:	e77e      	b.n	80152be <_dtoa_r+0x6fe>
 80153c0:	9f07      	ldr	r7, [sp, #28]
 80153c2:	9d05      	ldr	r5, [sp, #20]
 80153c4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80153c6:	e783      	b.n	80152d0 <_dtoa_r+0x710>
 80153c8:	9a07      	ldr	r2, [sp, #28]
 80153ca:	e7ab      	b.n	8015324 <_dtoa_r+0x764>
 80153cc:	2300      	movs	r3, #0
 80153ce:	e7d4      	b.n	801537a <_dtoa_r+0x7ba>
 80153d0:	9b00      	ldr	r3, [sp, #0]
 80153d2:	e7d2      	b.n	801537a <_dtoa_r+0x7ba>
 80153d4:	2300      	movs	r3, #0
 80153d6:	9307      	str	r3, [sp, #28]
 80153d8:	693b      	ldr	r3, [r7, #16]
 80153da:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80153de:	6918      	ldr	r0, [r3, #16]
 80153e0:	f000 ffc7 	bl	8016372 <__hi0bits>
 80153e4:	f1c0 0020 	rsb	r0, r0, #32
 80153e8:	4440      	add	r0, r8
 80153ea:	f010 001f 	ands.w	r0, r0, #31
 80153ee:	d047      	beq.n	8015480 <_dtoa_r+0x8c0>
 80153f0:	f1c0 0320 	rsb	r3, r0, #32
 80153f4:	2b04      	cmp	r3, #4
 80153f6:	dd3b      	ble.n	8015470 <_dtoa_r+0x8b0>
 80153f8:	9b05      	ldr	r3, [sp, #20]
 80153fa:	f1c0 001c 	rsb	r0, r0, #28
 80153fe:	4403      	add	r3, r0
 8015400:	9305      	str	r3, [sp, #20]
 8015402:	4405      	add	r5, r0
 8015404:	4480      	add	r8, r0
 8015406:	9b05      	ldr	r3, [sp, #20]
 8015408:	2b00      	cmp	r3, #0
 801540a:	dd05      	ble.n	8015418 <_dtoa_r+0x858>
 801540c:	461a      	mov	r2, r3
 801540e:	9904      	ldr	r1, [sp, #16]
 8015410:	4620      	mov	r0, r4
 8015412:	f001 f8e9 	bl	80165e8 <__lshift>
 8015416:	9004      	str	r0, [sp, #16]
 8015418:	f1b8 0f00 	cmp.w	r8, #0
 801541c:	dd05      	ble.n	801542a <_dtoa_r+0x86a>
 801541e:	4639      	mov	r1, r7
 8015420:	4642      	mov	r2, r8
 8015422:	4620      	mov	r0, r4
 8015424:	f001 f8e0 	bl	80165e8 <__lshift>
 8015428:	4607      	mov	r7, r0
 801542a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801542c:	b353      	cbz	r3, 8015484 <_dtoa_r+0x8c4>
 801542e:	4639      	mov	r1, r7
 8015430:	9804      	ldr	r0, [sp, #16]
 8015432:	f001 f92d 	bl	8016690 <__mcmp>
 8015436:	2800      	cmp	r0, #0
 8015438:	da24      	bge.n	8015484 <_dtoa_r+0x8c4>
 801543a:	2300      	movs	r3, #0
 801543c:	220a      	movs	r2, #10
 801543e:	9904      	ldr	r1, [sp, #16]
 8015440:	4620      	mov	r0, r4
 8015442:	f000 ff1d 	bl	8016280 <__multadd>
 8015446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015448:	9004      	str	r0, [sp, #16]
 801544a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801544e:	2b00      	cmp	r3, #0
 8015450:	f000 814d 	beq.w	80156ee <_dtoa_r+0xb2e>
 8015454:	2300      	movs	r3, #0
 8015456:	4631      	mov	r1, r6
 8015458:	220a      	movs	r2, #10
 801545a:	4620      	mov	r0, r4
 801545c:	f000 ff10 	bl	8016280 <__multadd>
 8015460:	9b02      	ldr	r3, [sp, #8]
 8015462:	2b00      	cmp	r3, #0
 8015464:	4606      	mov	r6, r0
 8015466:	dc4f      	bgt.n	8015508 <_dtoa_r+0x948>
 8015468:	9b06      	ldr	r3, [sp, #24]
 801546a:	2b02      	cmp	r3, #2
 801546c:	dd4c      	ble.n	8015508 <_dtoa_r+0x948>
 801546e:	e011      	b.n	8015494 <_dtoa_r+0x8d4>
 8015470:	d0c9      	beq.n	8015406 <_dtoa_r+0x846>
 8015472:	9a05      	ldr	r2, [sp, #20]
 8015474:	331c      	adds	r3, #28
 8015476:	441a      	add	r2, r3
 8015478:	9205      	str	r2, [sp, #20]
 801547a:	441d      	add	r5, r3
 801547c:	4498      	add	r8, r3
 801547e:	e7c2      	b.n	8015406 <_dtoa_r+0x846>
 8015480:	4603      	mov	r3, r0
 8015482:	e7f6      	b.n	8015472 <_dtoa_r+0x8b2>
 8015484:	f1b9 0f00 	cmp.w	r9, #0
 8015488:	dc38      	bgt.n	80154fc <_dtoa_r+0x93c>
 801548a:	9b06      	ldr	r3, [sp, #24]
 801548c:	2b02      	cmp	r3, #2
 801548e:	dd35      	ble.n	80154fc <_dtoa_r+0x93c>
 8015490:	f8cd 9008 	str.w	r9, [sp, #8]
 8015494:	9b02      	ldr	r3, [sp, #8]
 8015496:	b963      	cbnz	r3, 80154b2 <_dtoa_r+0x8f2>
 8015498:	4639      	mov	r1, r7
 801549a:	2205      	movs	r2, #5
 801549c:	4620      	mov	r0, r4
 801549e:	f000 feef 	bl	8016280 <__multadd>
 80154a2:	4601      	mov	r1, r0
 80154a4:	4607      	mov	r7, r0
 80154a6:	9804      	ldr	r0, [sp, #16]
 80154a8:	f001 f8f2 	bl	8016690 <__mcmp>
 80154ac:	2800      	cmp	r0, #0
 80154ae:	f73f adcc 	bgt.w	801504a <_dtoa_r+0x48a>
 80154b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80154b4:	465d      	mov	r5, fp
 80154b6:	ea6f 0a03 	mvn.w	sl, r3
 80154ba:	f04f 0900 	mov.w	r9, #0
 80154be:	4639      	mov	r1, r7
 80154c0:	4620      	mov	r0, r4
 80154c2:	f000 fec6 	bl	8016252 <_Bfree>
 80154c6:	2e00      	cmp	r6, #0
 80154c8:	f43f aeb7 	beq.w	801523a <_dtoa_r+0x67a>
 80154cc:	f1b9 0f00 	cmp.w	r9, #0
 80154d0:	d005      	beq.n	80154de <_dtoa_r+0x91e>
 80154d2:	45b1      	cmp	r9, r6
 80154d4:	d003      	beq.n	80154de <_dtoa_r+0x91e>
 80154d6:	4649      	mov	r1, r9
 80154d8:	4620      	mov	r0, r4
 80154da:	f000 feba 	bl	8016252 <_Bfree>
 80154de:	4631      	mov	r1, r6
 80154e0:	4620      	mov	r0, r4
 80154e2:	f000 feb6 	bl	8016252 <_Bfree>
 80154e6:	e6a8      	b.n	801523a <_dtoa_r+0x67a>
 80154e8:	2700      	movs	r7, #0
 80154ea:	463e      	mov	r6, r7
 80154ec:	e7e1      	b.n	80154b2 <_dtoa_r+0x8f2>
 80154ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 80154f2:	463e      	mov	r6, r7
 80154f4:	e5a9      	b.n	801504a <_dtoa_r+0x48a>
 80154f6:	bf00      	nop
 80154f8:	40240000 	.word	0x40240000
 80154fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80154fe:	f8cd 9008 	str.w	r9, [sp, #8]
 8015502:	2b00      	cmp	r3, #0
 8015504:	f000 80fa 	beq.w	80156fc <_dtoa_r+0xb3c>
 8015508:	2d00      	cmp	r5, #0
 801550a:	dd05      	ble.n	8015518 <_dtoa_r+0x958>
 801550c:	4631      	mov	r1, r6
 801550e:	462a      	mov	r2, r5
 8015510:	4620      	mov	r0, r4
 8015512:	f001 f869 	bl	80165e8 <__lshift>
 8015516:	4606      	mov	r6, r0
 8015518:	9b07      	ldr	r3, [sp, #28]
 801551a:	2b00      	cmp	r3, #0
 801551c:	d04c      	beq.n	80155b8 <_dtoa_r+0x9f8>
 801551e:	6871      	ldr	r1, [r6, #4]
 8015520:	4620      	mov	r0, r4
 8015522:	f000 fe62 	bl	80161ea <_Balloc>
 8015526:	6932      	ldr	r2, [r6, #16]
 8015528:	3202      	adds	r2, #2
 801552a:	4605      	mov	r5, r0
 801552c:	0092      	lsls	r2, r2, #2
 801552e:	f106 010c 	add.w	r1, r6, #12
 8015532:	300c      	adds	r0, #12
 8015534:	f000 fe4e 	bl	80161d4 <memcpy>
 8015538:	2201      	movs	r2, #1
 801553a:	4629      	mov	r1, r5
 801553c:	4620      	mov	r0, r4
 801553e:	f001 f853 	bl	80165e8 <__lshift>
 8015542:	9b00      	ldr	r3, [sp, #0]
 8015544:	f8cd b014 	str.w	fp, [sp, #20]
 8015548:	f003 0301 	and.w	r3, r3, #1
 801554c:	46b1      	mov	r9, r6
 801554e:	9307      	str	r3, [sp, #28]
 8015550:	4606      	mov	r6, r0
 8015552:	4639      	mov	r1, r7
 8015554:	9804      	ldr	r0, [sp, #16]
 8015556:	f7ff faa7 	bl	8014aa8 <quorem>
 801555a:	4649      	mov	r1, r9
 801555c:	4605      	mov	r5, r0
 801555e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015562:	9804      	ldr	r0, [sp, #16]
 8015564:	f001 f894 	bl	8016690 <__mcmp>
 8015568:	4632      	mov	r2, r6
 801556a:	9000      	str	r0, [sp, #0]
 801556c:	4639      	mov	r1, r7
 801556e:	4620      	mov	r0, r4
 8015570:	f001 f8a8 	bl	80166c4 <__mdiff>
 8015574:	68c3      	ldr	r3, [r0, #12]
 8015576:	4602      	mov	r2, r0
 8015578:	bb03      	cbnz	r3, 80155bc <_dtoa_r+0x9fc>
 801557a:	4601      	mov	r1, r0
 801557c:	9008      	str	r0, [sp, #32]
 801557e:	9804      	ldr	r0, [sp, #16]
 8015580:	f001 f886 	bl	8016690 <__mcmp>
 8015584:	9a08      	ldr	r2, [sp, #32]
 8015586:	4603      	mov	r3, r0
 8015588:	4611      	mov	r1, r2
 801558a:	4620      	mov	r0, r4
 801558c:	9308      	str	r3, [sp, #32]
 801558e:	f000 fe60 	bl	8016252 <_Bfree>
 8015592:	9b08      	ldr	r3, [sp, #32]
 8015594:	b9a3      	cbnz	r3, 80155c0 <_dtoa_r+0xa00>
 8015596:	9a06      	ldr	r2, [sp, #24]
 8015598:	b992      	cbnz	r2, 80155c0 <_dtoa_r+0xa00>
 801559a:	9a07      	ldr	r2, [sp, #28]
 801559c:	b982      	cbnz	r2, 80155c0 <_dtoa_r+0xa00>
 801559e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80155a2:	d029      	beq.n	80155f8 <_dtoa_r+0xa38>
 80155a4:	9b00      	ldr	r3, [sp, #0]
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	dd01      	ble.n	80155ae <_dtoa_r+0x9ee>
 80155aa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80155ae:	9b05      	ldr	r3, [sp, #20]
 80155b0:	1c5d      	adds	r5, r3, #1
 80155b2:	f883 8000 	strb.w	r8, [r3]
 80155b6:	e782      	b.n	80154be <_dtoa_r+0x8fe>
 80155b8:	4630      	mov	r0, r6
 80155ba:	e7c2      	b.n	8015542 <_dtoa_r+0x982>
 80155bc:	2301      	movs	r3, #1
 80155be:	e7e3      	b.n	8015588 <_dtoa_r+0x9c8>
 80155c0:	9a00      	ldr	r2, [sp, #0]
 80155c2:	2a00      	cmp	r2, #0
 80155c4:	db04      	blt.n	80155d0 <_dtoa_r+0xa10>
 80155c6:	d125      	bne.n	8015614 <_dtoa_r+0xa54>
 80155c8:	9a06      	ldr	r2, [sp, #24]
 80155ca:	bb1a      	cbnz	r2, 8015614 <_dtoa_r+0xa54>
 80155cc:	9a07      	ldr	r2, [sp, #28]
 80155ce:	bb0a      	cbnz	r2, 8015614 <_dtoa_r+0xa54>
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	ddec      	ble.n	80155ae <_dtoa_r+0x9ee>
 80155d4:	2201      	movs	r2, #1
 80155d6:	9904      	ldr	r1, [sp, #16]
 80155d8:	4620      	mov	r0, r4
 80155da:	f001 f805 	bl	80165e8 <__lshift>
 80155de:	4639      	mov	r1, r7
 80155e0:	9004      	str	r0, [sp, #16]
 80155e2:	f001 f855 	bl	8016690 <__mcmp>
 80155e6:	2800      	cmp	r0, #0
 80155e8:	dc03      	bgt.n	80155f2 <_dtoa_r+0xa32>
 80155ea:	d1e0      	bne.n	80155ae <_dtoa_r+0x9ee>
 80155ec:	f018 0f01 	tst.w	r8, #1
 80155f0:	d0dd      	beq.n	80155ae <_dtoa_r+0x9ee>
 80155f2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80155f6:	d1d8      	bne.n	80155aa <_dtoa_r+0x9ea>
 80155f8:	9b05      	ldr	r3, [sp, #20]
 80155fa:	9a05      	ldr	r2, [sp, #20]
 80155fc:	1c5d      	adds	r5, r3, #1
 80155fe:	2339      	movs	r3, #57	; 0x39
 8015600:	7013      	strb	r3, [r2, #0]
 8015602:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015606:	2b39      	cmp	r3, #57	; 0x39
 8015608:	f105 32ff 	add.w	r2, r5, #4294967295
 801560c:	d04f      	beq.n	80156ae <_dtoa_r+0xaee>
 801560e:	3301      	adds	r3, #1
 8015610:	7013      	strb	r3, [r2, #0]
 8015612:	e754      	b.n	80154be <_dtoa_r+0x8fe>
 8015614:	9a05      	ldr	r2, [sp, #20]
 8015616:	2b00      	cmp	r3, #0
 8015618:	f102 0501 	add.w	r5, r2, #1
 801561c:	dd06      	ble.n	801562c <_dtoa_r+0xa6c>
 801561e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015622:	d0e9      	beq.n	80155f8 <_dtoa_r+0xa38>
 8015624:	f108 0801 	add.w	r8, r8, #1
 8015628:	9b05      	ldr	r3, [sp, #20]
 801562a:	e7c2      	b.n	80155b2 <_dtoa_r+0x9f2>
 801562c:	9a02      	ldr	r2, [sp, #8]
 801562e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8015632:	eba5 030b 	sub.w	r3, r5, fp
 8015636:	4293      	cmp	r3, r2
 8015638:	d021      	beq.n	801567e <_dtoa_r+0xabe>
 801563a:	2300      	movs	r3, #0
 801563c:	220a      	movs	r2, #10
 801563e:	9904      	ldr	r1, [sp, #16]
 8015640:	4620      	mov	r0, r4
 8015642:	f000 fe1d 	bl	8016280 <__multadd>
 8015646:	45b1      	cmp	r9, r6
 8015648:	9004      	str	r0, [sp, #16]
 801564a:	f04f 0300 	mov.w	r3, #0
 801564e:	f04f 020a 	mov.w	r2, #10
 8015652:	4649      	mov	r1, r9
 8015654:	4620      	mov	r0, r4
 8015656:	d105      	bne.n	8015664 <_dtoa_r+0xaa4>
 8015658:	f000 fe12 	bl	8016280 <__multadd>
 801565c:	4681      	mov	r9, r0
 801565e:	4606      	mov	r6, r0
 8015660:	9505      	str	r5, [sp, #20]
 8015662:	e776      	b.n	8015552 <_dtoa_r+0x992>
 8015664:	f000 fe0c 	bl	8016280 <__multadd>
 8015668:	4631      	mov	r1, r6
 801566a:	4681      	mov	r9, r0
 801566c:	2300      	movs	r3, #0
 801566e:	220a      	movs	r2, #10
 8015670:	4620      	mov	r0, r4
 8015672:	f000 fe05 	bl	8016280 <__multadd>
 8015676:	4606      	mov	r6, r0
 8015678:	e7f2      	b.n	8015660 <_dtoa_r+0xaa0>
 801567a:	f04f 0900 	mov.w	r9, #0
 801567e:	2201      	movs	r2, #1
 8015680:	9904      	ldr	r1, [sp, #16]
 8015682:	4620      	mov	r0, r4
 8015684:	f000 ffb0 	bl	80165e8 <__lshift>
 8015688:	4639      	mov	r1, r7
 801568a:	9004      	str	r0, [sp, #16]
 801568c:	f001 f800 	bl	8016690 <__mcmp>
 8015690:	2800      	cmp	r0, #0
 8015692:	dcb6      	bgt.n	8015602 <_dtoa_r+0xa42>
 8015694:	d102      	bne.n	801569c <_dtoa_r+0xadc>
 8015696:	f018 0f01 	tst.w	r8, #1
 801569a:	d1b2      	bne.n	8015602 <_dtoa_r+0xa42>
 801569c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80156a0:	2b30      	cmp	r3, #48	; 0x30
 80156a2:	f105 32ff 	add.w	r2, r5, #4294967295
 80156a6:	f47f af0a 	bne.w	80154be <_dtoa_r+0x8fe>
 80156aa:	4615      	mov	r5, r2
 80156ac:	e7f6      	b.n	801569c <_dtoa_r+0xadc>
 80156ae:	4593      	cmp	fp, r2
 80156b0:	d105      	bne.n	80156be <_dtoa_r+0xafe>
 80156b2:	2331      	movs	r3, #49	; 0x31
 80156b4:	f10a 0a01 	add.w	sl, sl, #1
 80156b8:	f88b 3000 	strb.w	r3, [fp]
 80156bc:	e6ff      	b.n	80154be <_dtoa_r+0x8fe>
 80156be:	4615      	mov	r5, r2
 80156c0:	e79f      	b.n	8015602 <_dtoa_r+0xa42>
 80156c2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015728 <_dtoa_r+0xb68>
 80156c6:	e007      	b.n	80156d8 <_dtoa_r+0xb18>
 80156c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80156ca:	f8df b060 	ldr.w	fp, [pc, #96]	; 801572c <_dtoa_r+0xb6c>
 80156ce:	b11b      	cbz	r3, 80156d8 <_dtoa_r+0xb18>
 80156d0:	f10b 0308 	add.w	r3, fp, #8
 80156d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80156d6:	6013      	str	r3, [r2, #0]
 80156d8:	4658      	mov	r0, fp
 80156da:	b017      	add	sp, #92	; 0x5c
 80156dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156e0:	9b06      	ldr	r3, [sp, #24]
 80156e2:	2b01      	cmp	r3, #1
 80156e4:	f77f ae35 	ble.w	8015352 <_dtoa_r+0x792>
 80156e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80156ea:	9307      	str	r3, [sp, #28]
 80156ec:	e649      	b.n	8015382 <_dtoa_r+0x7c2>
 80156ee:	9b02      	ldr	r3, [sp, #8]
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	dc03      	bgt.n	80156fc <_dtoa_r+0xb3c>
 80156f4:	9b06      	ldr	r3, [sp, #24]
 80156f6:	2b02      	cmp	r3, #2
 80156f8:	f73f aecc 	bgt.w	8015494 <_dtoa_r+0x8d4>
 80156fc:	465d      	mov	r5, fp
 80156fe:	4639      	mov	r1, r7
 8015700:	9804      	ldr	r0, [sp, #16]
 8015702:	f7ff f9d1 	bl	8014aa8 <quorem>
 8015706:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801570a:	f805 8b01 	strb.w	r8, [r5], #1
 801570e:	9a02      	ldr	r2, [sp, #8]
 8015710:	eba5 030b 	sub.w	r3, r5, fp
 8015714:	429a      	cmp	r2, r3
 8015716:	ddb0      	ble.n	801567a <_dtoa_r+0xaba>
 8015718:	2300      	movs	r3, #0
 801571a:	220a      	movs	r2, #10
 801571c:	9904      	ldr	r1, [sp, #16]
 801571e:	4620      	mov	r0, r4
 8015720:	f000 fdae 	bl	8016280 <__multadd>
 8015724:	9004      	str	r0, [sp, #16]
 8015726:	e7ea      	b.n	80156fe <_dtoa_r+0xb3e>
 8015728:	0801816b 	.word	0x0801816b
 801572c:	08017fc8 	.word	0x08017fc8

08015730 <__sflush_r>:
 8015730:	898a      	ldrh	r2, [r1, #12]
 8015732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015736:	4605      	mov	r5, r0
 8015738:	0710      	lsls	r0, r2, #28
 801573a:	460c      	mov	r4, r1
 801573c:	d458      	bmi.n	80157f0 <__sflush_r+0xc0>
 801573e:	684b      	ldr	r3, [r1, #4]
 8015740:	2b00      	cmp	r3, #0
 8015742:	dc05      	bgt.n	8015750 <__sflush_r+0x20>
 8015744:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015746:	2b00      	cmp	r3, #0
 8015748:	dc02      	bgt.n	8015750 <__sflush_r+0x20>
 801574a:	2000      	movs	r0, #0
 801574c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015750:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015752:	2e00      	cmp	r6, #0
 8015754:	d0f9      	beq.n	801574a <__sflush_r+0x1a>
 8015756:	2300      	movs	r3, #0
 8015758:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801575c:	682f      	ldr	r7, [r5, #0]
 801575e:	6a21      	ldr	r1, [r4, #32]
 8015760:	602b      	str	r3, [r5, #0]
 8015762:	d032      	beq.n	80157ca <__sflush_r+0x9a>
 8015764:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015766:	89a3      	ldrh	r3, [r4, #12]
 8015768:	075a      	lsls	r2, r3, #29
 801576a:	d505      	bpl.n	8015778 <__sflush_r+0x48>
 801576c:	6863      	ldr	r3, [r4, #4]
 801576e:	1ac0      	subs	r0, r0, r3
 8015770:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015772:	b10b      	cbz	r3, 8015778 <__sflush_r+0x48>
 8015774:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015776:	1ac0      	subs	r0, r0, r3
 8015778:	2300      	movs	r3, #0
 801577a:	4602      	mov	r2, r0
 801577c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801577e:	6a21      	ldr	r1, [r4, #32]
 8015780:	4628      	mov	r0, r5
 8015782:	47b0      	blx	r6
 8015784:	1c43      	adds	r3, r0, #1
 8015786:	89a3      	ldrh	r3, [r4, #12]
 8015788:	d106      	bne.n	8015798 <__sflush_r+0x68>
 801578a:	6829      	ldr	r1, [r5, #0]
 801578c:	291d      	cmp	r1, #29
 801578e:	d848      	bhi.n	8015822 <__sflush_r+0xf2>
 8015790:	4a29      	ldr	r2, [pc, #164]	; (8015838 <__sflush_r+0x108>)
 8015792:	40ca      	lsrs	r2, r1
 8015794:	07d6      	lsls	r6, r2, #31
 8015796:	d544      	bpl.n	8015822 <__sflush_r+0xf2>
 8015798:	2200      	movs	r2, #0
 801579a:	6062      	str	r2, [r4, #4]
 801579c:	04d9      	lsls	r1, r3, #19
 801579e:	6922      	ldr	r2, [r4, #16]
 80157a0:	6022      	str	r2, [r4, #0]
 80157a2:	d504      	bpl.n	80157ae <__sflush_r+0x7e>
 80157a4:	1c42      	adds	r2, r0, #1
 80157a6:	d101      	bne.n	80157ac <__sflush_r+0x7c>
 80157a8:	682b      	ldr	r3, [r5, #0]
 80157aa:	b903      	cbnz	r3, 80157ae <__sflush_r+0x7e>
 80157ac:	6560      	str	r0, [r4, #84]	; 0x54
 80157ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80157b0:	602f      	str	r7, [r5, #0]
 80157b2:	2900      	cmp	r1, #0
 80157b4:	d0c9      	beq.n	801574a <__sflush_r+0x1a>
 80157b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80157ba:	4299      	cmp	r1, r3
 80157bc:	d002      	beq.n	80157c4 <__sflush_r+0x94>
 80157be:	4628      	mov	r0, r5
 80157c0:	f001 f920 	bl	8016a04 <_free_r>
 80157c4:	2000      	movs	r0, #0
 80157c6:	6360      	str	r0, [r4, #52]	; 0x34
 80157c8:	e7c0      	b.n	801574c <__sflush_r+0x1c>
 80157ca:	2301      	movs	r3, #1
 80157cc:	4628      	mov	r0, r5
 80157ce:	47b0      	blx	r6
 80157d0:	1c41      	adds	r1, r0, #1
 80157d2:	d1c8      	bne.n	8015766 <__sflush_r+0x36>
 80157d4:	682b      	ldr	r3, [r5, #0]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d0c5      	beq.n	8015766 <__sflush_r+0x36>
 80157da:	2b1d      	cmp	r3, #29
 80157dc:	d001      	beq.n	80157e2 <__sflush_r+0xb2>
 80157de:	2b16      	cmp	r3, #22
 80157e0:	d101      	bne.n	80157e6 <__sflush_r+0xb6>
 80157e2:	602f      	str	r7, [r5, #0]
 80157e4:	e7b1      	b.n	801574a <__sflush_r+0x1a>
 80157e6:	89a3      	ldrh	r3, [r4, #12]
 80157e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80157ec:	81a3      	strh	r3, [r4, #12]
 80157ee:	e7ad      	b.n	801574c <__sflush_r+0x1c>
 80157f0:	690f      	ldr	r7, [r1, #16]
 80157f2:	2f00      	cmp	r7, #0
 80157f4:	d0a9      	beq.n	801574a <__sflush_r+0x1a>
 80157f6:	0793      	lsls	r3, r2, #30
 80157f8:	680e      	ldr	r6, [r1, #0]
 80157fa:	bf08      	it	eq
 80157fc:	694b      	ldreq	r3, [r1, #20]
 80157fe:	600f      	str	r7, [r1, #0]
 8015800:	bf18      	it	ne
 8015802:	2300      	movne	r3, #0
 8015804:	eba6 0807 	sub.w	r8, r6, r7
 8015808:	608b      	str	r3, [r1, #8]
 801580a:	f1b8 0f00 	cmp.w	r8, #0
 801580e:	dd9c      	ble.n	801574a <__sflush_r+0x1a>
 8015810:	4643      	mov	r3, r8
 8015812:	463a      	mov	r2, r7
 8015814:	6a21      	ldr	r1, [r4, #32]
 8015816:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015818:	4628      	mov	r0, r5
 801581a:	47b0      	blx	r6
 801581c:	2800      	cmp	r0, #0
 801581e:	dc06      	bgt.n	801582e <__sflush_r+0xfe>
 8015820:	89a3      	ldrh	r3, [r4, #12]
 8015822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015826:	81a3      	strh	r3, [r4, #12]
 8015828:	f04f 30ff 	mov.w	r0, #4294967295
 801582c:	e78e      	b.n	801574c <__sflush_r+0x1c>
 801582e:	4407      	add	r7, r0
 8015830:	eba8 0800 	sub.w	r8, r8, r0
 8015834:	e7e9      	b.n	801580a <__sflush_r+0xda>
 8015836:	bf00      	nop
 8015838:	20400001 	.word	0x20400001

0801583c <_fflush_r>:
 801583c:	b538      	push	{r3, r4, r5, lr}
 801583e:	690b      	ldr	r3, [r1, #16]
 8015840:	4605      	mov	r5, r0
 8015842:	460c      	mov	r4, r1
 8015844:	b1db      	cbz	r3, 801587e <_fflush_r+0x42>
 8015846:	b118      	cbz	r0, 8015850 <_fflush_r+0x14>
 8015848:	6983      	ldr	r3, [r0, #24]
 801584a:	b90b      	cbnz	r3, 8015850 <_fflush_r+0x14>
 801584c:	f000 f860 	bl	8015910 <__sinit>
 8015850:	4b0c      	ldr	r3, [pc, #48]	; (8015884 <_fflush_r+0x48>)
 8015852:	429c      	cmp	r4, r3
 8015854:	d109      	bne.n	801586a <_fflush_r+0x2e>
 8015856:	686c      	ldr	r4, [r5, #4]
 8015858:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801585c:	b17b      	cbz	r3, 801587e <_fflush_r+0x42>
 801585e:	4621      	mov	r1, r4
 8015860:	4628      	mov	r0, r5
 8015862:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015866:	f7ff bf63 	b.w	8015730 <__sflush_r>
 801586a:	4b07      	ldr	r3, [pc, #28]	; (8015888 <_fflush_r+0x4c>)
 801586c:	429c      	cmp	r4, r3
 801586e:	d101      	bne.n	8015874 <_fflush_r+0x38>
 8015870:	68ac      	ldr	r4, [r5, #8]
 8015872:	e7f1      	b.n	8015858 <_fflush_r+0x1c>
 8015874:	4b05      	ldr	r3, [pc, #20]	; (801588c <_fflush_r+0x50>)
 8015876:	429c      	cmp	r4, r3
 8015878:	bf08      	it	eq
 801587a:	68ec      	ldreq	r4, [r5, #12]
 801587c:	e7ec      	b.n	8015858 <_fflush_r+0x1c>
 801587e:	2000      	movs	r0, #0
 8015880:	bd38      	pop	{r3, r4, r5, pc}
 8015882:	bf00      	nop
 8015884:	08017ff8 	.word	0x08017ff8
 8015888:	08018018 	.word	0x08018018
 801588c:	08017fd8 	.word	0x08017fd8

08015890 <std>:
 8015890:	2300      	movs	r3, #0
 8015892:	b510      	push	{r4, lr}
 8015894:	4604      	mov	r4, r0
 8015896:	e9c0 3300 	strd	r3, r3, [r0]
 801589a:	6083      	str	r3, [r0, #8]
 801589c:	8181      	strh	r1, [r0, #12]
 801589e:	6643      	str	r3, [r0, #100]	; 0x64
 80158a0:	81c2      	strh	r2, [r0, #14]
 80158a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80158a6:	6183      	str	r3, [r0, #24]
 80158a8:	4619      	mov	r1, r3
 80158aa:	2208      	movs	r2, #8
 80158ac:	305c      	adds	r0, #92	; 0x5c
 80158ae:	f7fd f9a3 	bl	8012bf8 <memset>
 80158b2:	4b05      	ldr	r3, [pc, #20]	; (80158c8 <std+0x38>)
 80158b4:	6263      	str	r3, [r4, #36]	; 0x24
 80158b6:	4b05      	ldr	r3, [pc, #20]	; (80158cc <std+0x3c>)
 80158b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80158ba:	4b05      	ldr	r3, [pc, #20]	; (80158d0 <std+0x40>)
 80158bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80158be:	4b05      	ldr	r3, [pc, #20]	; (80158d4 <std+0x44>)
 80158c0:	6224      	str	r4, [r4, #32]
 80158c2:	6323      	str	r3, [r4, #48]	; 0x30
 80158c4:	bd10      	pop	{r4, pc}
 80158c6:	bf00      	nop
 80158c8:	08013aad 	.word	0x08013aad
 80158cc:	08013ad3 	.word	0x08013ad3
 80158d0:	08013b0b 	.word	0x08013b0b
 80158d4:	08013b2f 	.word	0x08013b2f

080158d8 <_cleanup_r>:
 80158d8:	4901      	ldr	r1, [pc, #4]	; (80158e0 <_cleanup_r+0x8>)
 80158da:	f000 b885 	b.w	80159e8 <_fwalk_reent>
 80158de:	bf00      	nop
 80158e0:	0801583d 	.word	0x0801583d

080158e4 <__sfmoreglue>:
 80158e4:	b570      	push	{r4, r5, r6, lr}
 80158e6:	1e4a      	subs	r2, r1, #1
 80158e8:	2568      	movs	r5, #104	; 0x68
 80158ea:	4355      	muls	r5, r2
 80158ec:	460e      	mov	r6, r1
 80158ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80158f2:	f001 f8d5 	bl	8016aa0 <_malloc_r>
 80158f6:	4604      	mov	r4, r0
 80158f8:	b140      	cbz	r0, 801590c <__sfmoreglue+0x28>
 80158fa:	2100      	movs	r1, #0
 80158fc:	e9c0 1600 	strd	r1, r6, [r0]
 8015900:	300c      	adds	r0, #12
 8015902:	60a0      	str	r0, [r4, #8]
 8015904:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015908:	f7fd f976 	bl	8012bf8 <memset>
 801590c:	4620      	mov	r0, r4
 801590e:	bd70      	pop	{r4, r5, r6, pc}

08015910 <__sinit>:
 8015910:	6983      	ldr	r3, [r0, #24]
 8015912:	b510      	push	{r4, lr}
 8015914:	4604      	mov	r4, r0
 8015916:	bb33      	cbnz	r3, 8015966 <__sinit+0x56>
 8015918:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801591c:	6503      	str	r3, [r0, #80]	; 0x50
 801591e:	4b12      	ldr	r3, [pc, #72]	; (8015968 <__sinit+0x58>)
 8015920:	4a12      	ldr	r2, [pc, #72]	; (801596c <__sinit+0x5c>)
 8015922:	681b      	ldr	r3, [r3, #0]
 8015924:	6282      	str	r2, [r0, #40]	; 0x28
 8015926:	4298      	cmp	r0, r3
 8015928:	bf04      	itt	eq
 801592a:	2301      	moveq	r3, #1
 801592c:	6183      	streq	r3, [r0, #24]
 801592e:	f000 f81f 	bl	8015970 <__sfp>
 8015932:	6060      	str	r0, [r4, #4]
 8015934:	4620      	mov	r0, r4
 8015936:	f000 f81b 	bl	8015970 <__sfp>
 801593a:	60a0      	str	r0, [r4, #8]
 801593c:	4620      	mov	r0, r4
 801593e:	f000 f817 	bl	8015970 <__sfp>
 8015942:	2200      	movs	r2, #0
 8015944:	60e0      	str	r0, [r4, #12]
 8015946:	2104      	movs	r1, #4
 8015948:	6860      	ldr	r0, [r4, #4]
 801594a:	f7ff ffa1 	bl	8015890 <std>
 801594e:	2201      	movs	r2, #1
 8015950:	2109      	movs	r1, #9
 8015952:	68a0      	ldr	r0, [r4, #8]
 8015954:	f7ff ff9c 	bl	8015890 <std>
 8015958:	2202      	movs	r2, #2
 801595a:	2112      	movs	r1, #18
 801595c:	68e0      	ldr	r0, [r4, #12]
 801595e:	f7ff ff97 	bl	8015890 <std>
 8015962:	2301      	movs	r3, #1
 8015964:	61a3      	str	r3, [r4, #24]
 8015966:	bd10      	pop	{r4, pc}
 8015968:	08017f38 	.word	0x08017f38
 801596c:	080158d9 	.word	0x080158d9

08015970 <__sfp>:
 8015970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015972:	4b1b      	ldr	r3, [pc, #108]	; (80159e0 <__sfp+0x70>)
 8015974:	681e      	ldr	r6, [r3, #0]
 8015976:	69b3      	ldr	r3, [r6, #24]
 8015978:	4607      	mov	r7, r0
 801597a:	b913      	cbnz	r3, 8015982 <__sfp+0x12>
 801597c:	4630      	mov	r0, r6
 801597e:	f7ff ffc7 	bl	8015910 <__sinit>
 8015982:	3648      	adds	r6, #72	; 0x48
 8015984:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015988:	3b01      	subs	r3, #1
 801598a:	d503      	bpl.n	8015994 <__sfp+0x24>
 801598c:	6833      	ldr	r3, [r6, #0]
 801598e:	b133      	cbz	r3, 801599e <__sfp+0x2e>
 8015990:	6836      	ldr	r6, [r6, #0]
 8015992:	e7f7      	b.n	8015984 <__sfp+0x14>
 8015994:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015998:	b16d      	cbz	r5, 80159b6 <__sfp+0x46>
 801599a:	3468      	adds	r4, #104	; 0x68
 801599c:	e7f4      	b.n	8015988 <__sfp+0x18>
 801599e:	2104      	movs	r1, #4
 80159a0:	4638      	mov	r0, r7
 80159a2:	f7ff ff9f 	bl	80158e4 <__sfmoreglue>
 80159a6:	6030      	str	r0, [r6, #0]
 80159a8:	2800      	cmp	r0, #0
 80159aa:	d1f1      	bne.n	8015990 <__sfp+0x20>
 80159ac:	230c      	movs	r3, #12
 80159ae:	603b      	str	r3, [r7, #0]
 80159b0:	4604      	mov	r4, r0
 80159b2:	4620      	mov	r0, r4
 80159b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80159b6:	4b0b      	ldr	r3, [pc, #44]	; (80159e4 <__sfp+0x74>)
 80159b8:	6665      	str	r5, [r4, #100]	; 0x64
 80159ba:	e9c4 5500 	strd	r5, r5, [r4]
 80159be:	60a5      	str	r5, [r4, #8]
 80159c0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80159c4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80159c8:	2208      	movs	r2, #8
 80159ca:	4629      	mov	r1, r5
 80159cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80159d0:	f7fd f912 	bl	8012bf8 <memset>
 80159d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80159d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80159dc:	e7e9      	b.n	80159b2 <__sfp+0x42>
 80159de:	bf00      	nop
 80159e0:	08017f38 	.word	0x08017f38
 80159e4:	ffff0001 	.word	0xffff0001

080159e8 <_fwalk_reent>:
 80159e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159ec:	4680      	mov	r8, r0
 80159ee:	4689      	mov	r9, r1
 80159f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80159f4:	2600      	movs	r6, #0
 80159f6:	b914      	cbnz	r4, 80159fe <_fwalk_reent+0x16>
 80159f8:	4630      	mov	r0, r6
 80159fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80159fe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8015a02:	3f01      	subs	r7, #1
 8015a04:	d501      	bpl.n	8015a0a <_fwalk_reent+0x22>
 8015a06:	6824      	ldr	r4, [r4, #0]
 8015a08:	e7f5      	b.n	80159f6 <_fwalk_reent+0xe>
 8015a0a:	89ab      	ldrh	r3, [r5, #12]
 8015a0c:	2b01      	cmp	r3, #1
 8015a0e:	d907      	bls.n	8015a20 <_fwalk_reent+0x38>
 8015a10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015a14:	3301      	adds	r3, #1
 8015a16:	d003      	beq.n	8015a20 <_fwalk_reent+0x38>
 8015a18:	4629      	mov	r1, r5
 8015a1a:	4640      	mov	r0, r8
 8015a1c:	47c8      	blx	r9
 8015a1e:	4306      	orrs	r6, r0
 8015a20:	3568      	adds	r5, #104	; 0x68
 8015a22:	e7ee      	b.n	8015a02 <_fwalk_reent+0x1a>

08015a24 <rshift>:
 8015a24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015a26:	6906      	ldr	r6, [r0, #16]
 8015a28:	114b      	asrs	r3, r1, #5
 8015a2a:	429e      	cmp	r6, r3
 8015a2c:	f100 0414 	add.w	r4, r0, #20
 8015a30:	dd30      	ble.n	8015a94 <rshift+0x70>
 8015a32:	f011 011f 	ands.w	r1, r1, #31
 8015a36:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8015a3a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8015a3e:	d108      	bne.n	8015a52 <rshift+0x2e>
 8015a40:	4621      	mov	r1, r4
 8015a42:	42b2      	cmp	r2, r6
 8015a44:	460b      	mov	r3, r1
 8015a46:	d211      	bcs.n	8015a6c <rshift+0x48>
 8015a48:	f852 3b04 	ldr.w	r3, [r2], #4
 8015a4c:	f841 3b04 	str.w	r3, [r1], #4
 8015a50:	e7f7      	b.n	8015a42 <rshift+0x1e>
 8015a52:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8015a56:	f1c1 0c20 	rsb	ip, r1, #32
 8015a5a:	40cd      	lsrs	r5, r1
 8015a5c:	3204      	adds	r2, #4
 8015a5e:	4623      	mov	r3, r4
 8015a60:	42b2      	cmp	r2, r6
 8015a62:	4617      	mov	r7, r2
 8015a64:	d30c      	bcc.n	8015a80 <rshift+0x5c>
 8015a66:	601d      	str	r5, [r3, #0]
 8015a68:	b105      	cbz	r5, 8015a6c <rshift+0x48>
 8015a6a:	3304      	adds	r3, #4
 8015a6c:	1b1a      	subs	r2, r3, r4
 8015a6e:	42a3      	cmp	r3, r4
 8015a70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015a74:	bf08      	it	eq
 8015a76:	2300      	moveq	r3, #0
 8015a78:	6102      	str	r2, [r0, #16]
 8015a7a:	bf08      	it	eq
 8015a7c:	6143      	streq	r3, [r0, #20]
 8015a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015a80:	683f      	ldr	r7, [r7, #0]
 8015a82:	fa07 f70c 	lsl.w	r7, r7, ip
 8015a86:	433d      	orrs	r5, r7
 8015a88:	f843 5b04 	str.w	r5, [r3], #4
 8015a8c:	f852 5b04 	ldr.w	r5, [r2], #4
 8015a90:	40cd      	lsrs	r5, r1
 8015a92:	e7e5      	b.n	8015a60 <rshift+0x3c>
 8015a94:	4623      	mov	r3, r4
 8015a96:	e7e9      	b.n	8015a6c <rshift+0x48>

08015a98 <__hexdig_fun>:
 8015a98:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015a9c:	2b09      	cmp	r3, #9
 8015a9e:	d802      	bhi.n	8015aa6 <__hexdig_fun+0xe>
 8015aa0:	3820      	subs	r0, #32
 8015aa2:	b2c0      	uxtb	r0, r0
 8015aa4:	4770      	bx	lr
 8015aa6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015aaa:	2b05      	cmp	r3, #5
 8015aac:	d801      	bhi.n	8015ab2 <__hexdig_fun+0x1a>
 8015aae:	3847      	subs	r0, #71	; 0x47
 8015ab0:	e7f7      	b.n	8015aa2 <__hexdig_fun+0xa>
 8015ab2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015ab6:	2b05      	cmp	r3, #5
 8015ab8:	d801      	bhi.n	8015abe <__hexdig_fun+0x26>
 8015aba:	3827      	subs	r0, #39	; 0x27
 8015abc:	e7f1      	b.n	8015aa2 <__hexdig_fun+0xa>
 8015abe:	2000      	movs	r0, #0
 8015ac0:	4770      	bx	lr

08015ac2 <__gethex>:
 8015ac2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ac6:	b08b      	sub	sp, #44	; 0x2c
 8015ac8:	468a      	mov	sl, r1
 8015aca:	9002      	str	r0, [sp, #8]
 8015acc:	9816      	ldr	r0, [sp, #88]	; 0x58
 8015ace:	9306      	str	r3, [sp, #24]
 8015ad0:	4690      	mov	r8, r2
 8015ad2:	f000 fadf 	bl	8016094 <__localeconv_l>
 8015ad6:	6803      	ldr	r3, [r0, #0]
 8015ad8:	9303      	str	r3, [sp, #12]
 8015ada:	4618      	mov	r0, r3
 8015adc:	f7ea fb90 	bl	8000200 <strlen>
 8015ae0:	9b03      	ldr	r3, [sp, #12]
 8015ae2:	9001      	str	r0, [sp, #4]
 8015ae4:	4403      	add	r3, r0
 8015ae6:	f04f 0b00 	mov.w	fp, #0
 8015aea:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015aee:	9307      	str	r3, [sp, #28]
 8015af0:	f8da 3000 	ldr.w	r3, [sl]
 8015af4:	3302      	adds	r3, #2
 8015af6:	461f      	mov	r7, r3
 8015af8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015afc:	2830      	cmp	r0, #48	; 0x30
 8015afe:	d06c      	beq.n	8015bda <__gethex+0x118>
 8015b00:	f7ff ffca 	bl	8015a98 <__hexdig_fun>
 8015b04:	4604      	mov	r4, r0
 8015b06:	2800      	cmp	r0, #0
 8015b08:	d16a      	bne.n	8015be0 <__gethex+0x11e>
 8015b0a:	9a01      	ldr	r2, [sp, #4]
 8015b0c:	9903      	ldr	r1, [sp, #12]
 8015b0e:	4638      	mov	r0, r7
 8015b10:	f001 fe3e 	bl	8017790 <strncmp>
 8015b14:	2800      	cmp	r0, #0
 8015b16:	d166      	bne.n	8015be6 <__gethex+0x124>
 8015b18:	9b01      	ldr	r3, [sp, #4]
 8015b1a:	5cf8      	ldrb	r0, [r7, r3]
 8015b1c:	18fe      	adds	r6, r7, r3
 8015b1e:	f7ff ffbb 	bl	8015a98 <__hexdig_fun>
 8015b22:	2800      	cmp	r0, #0
 8015b24:	d062      	beq.n	8015bec <__gethex+0x12a>
 8015b26:	4633      	mov	r3, r6
 8015b28:	7818      	ldrb	r0, [r3, #0]
 8015b2a:	2830      	cmp	r0, #48	; 0x30
 8015b2c:	461f      	mov	r7, r3
 8015b2e:	f103 0301 	add.w	r3, r3, #1
 8015b32:	d0f9      	beq.n	8015b28 <__gethex+0x66>
 8015b34:	f7ff ffb0 	bl	8015a98 <__hexdig_fun>
 8015b38:	fab0 f580 	clz	r5, r0
 8015b3c:	096d      	lsrs	r5, r5, #5
 8015b3e:	4634      	mov	r4, r6
 8015b40:	f04f 0b01 	mov.w	fp, #1
 8015b44:	463a      	mov	r2, r7
 8015b46:	4616      	mov	r6, r2
 8015b48:	3201      	adds	r2, #1
 8015b4a:	7830      	ldrb	r0, [r6, #0]
 8015b4c:	f7ff ffa4 	bl	8015a98 <__hexdig_fun>
 8015b50:	2800      	cmp	r0, #0
 8015b52:	d1f8      	bne.n	8015b46 <__gethex+0x84>
 8015b54:	9a01      	ldr	r2, [sp, #4]
 8015b56:	9903      	ldr	r1, [sp, #12]
 8015b58:	4630      	mov	r0, r6
 8015b5a:	f001 fe19 	bl	8017790 <strncmp>
 8015b5e:	b950      	cbnz	r0, 8015b76 <__gethex+0xb4>
 8015b60:	b954      	cbnz	r4, 8015b78 <__gethex+0xb6>
 8015b62:	9b01      	ldr	r3, [sp, #4]
 8015b64:	18f4      	adds	r4, r6, r3
 8015b66:	4622      	mov	r2, r4
 8015b68:	4616      	mov	r6, r2
 8015b6a:	3201      	adds	r2, #1
 8015b6c:	7830      	ldrb	r0, [r6, #0]
 8015b6e:	f7ff ff93 	bl	8015a98 <__hexdig_fun>
 8015b72:	2800      	cmp	r0, #0
 8015b74:	d1f8      	bne.n	8015b68 <__gethex+0xa6>
 8015b76:	b10c      	cbz	r4, 8015b7c <__gethex+0xba>
 8015b78:	1ba4      	subs	r4, r4, r6
 8015b7a:	00a4      	lsls	r4, r4, #2
 8015b7c:	7833      	ldrb	r3, [r6, #0]
 8015b7e:	2b50      	cmp	r3, #80	; 0x50
 8015b80:	d001      	beq.n	8015b86 <__gethex+0xc4>
 8015b82:	2b70      	cmp	r3, #112	; 0x70
 8015b84:	d140      	bne.n	8015c08 <__gethex+0x146>
 8015b86:	7873      	ldrb	r3, [r6, #1]
 8015b88:	2b2b      	cmp	r3, #43	; 0x2b
 8015b8a:	d031      	beq.n	8015bf0 <__gethex+0x12e>
 8015b8c:	2b2d      	cmp	r3, #45	; 0x2d
 8015b8e:	d033      	beq.n	8015bf8 <__gethex+0x136>
 8015b90:	1c71      	adds	r1, r6, #1
 8015b92:	f04f 0900 	mov.w	r9, #0
 8015b96:	7808      	ldrb	r0, [r1, #0]
 8015b98:	f7ff ff7e 	bl	8015a98 <__hexdig_fun>
 8015b9c:	1e43      	subs	r3, r0, #1
 8015b9e:	b2db      	uxtb	r3, r3
 8015ba0:	2b18      	cmp	r3, #24
 8015ba2:	d831      	bhi.n	8015c08 <__gethex+0x146>
 8015ba4:	f1a0 0210 	sub.w	r2, r0, #16
 8015ba8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015bac:	f7ff ff74 	bl	8015a98 <__hexdig_fun>
 8015bb0:	1e43      	subs	r3, r0, #1
 8015bb2:	b2db      	uxtb	r3, r3
 8015bb4:	2b18      	cmp	r3, #24
 8015bb6:	d922      	bls.n	8015bfe <__gethex+0x13c>
 8015bb8:	f1b9 0f00 	cmp.w	r9, #0
 8015bbc:	d000      	beq.n	8015bc0 <__gethex+0xfe>
 8015bbe:	4252      	negs	r2, r2
 8015bc0:	4414      	add	r4, r2
 8015bc2:	f8ca 1000 	str.w	r1, [sl]
 8015bc6:	b30d      	cbz	r5, 8015c0c <__gethex+0x14a>
 8015bc8:	f1bb 0f00 	cmp.w	fp, #0
 8015bcc:	bf0c      	ite	eq
 8015bce:	2706      	moveq	r7, #6
 8015bd0:	2700      	movne	r7, #0
 8015bd2:	4638      	mov	r0, r7
 8015bd4:	b00b      	add	sp, #44	; 0x2c
 8015bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bda:	f10b 0b01 	add.w	fp, fp, #1
 8015bde:	e78a      	b.n	8015af6 <__gethex+0x34>
 8015be0:	2500      	movs	r5, #0
 8015be2:	462c      	mov	r4, r5
 8015be4:	e7ae      	b.n	8015b44 <__gethex+0x82>
 8015be6:	463e      	mov	r6, r7
 8015be8:	2501      	movs	r5, #1
 8015bea:	e7c7      	b.n	8015b7c <__gethex+0xba>
 8015bec:	4604      	mov	r4, r0
 8015bee:	e7fb      	b.n	8015be8 <__gethex+0x126>
 8015bf0:	f04f 0900 	mov.w	r9, #0
 8015bf4:	1cb1      	adds	r1, r6, #2
 8015bf6:	e7ce      	b.n	8015b96 <__gethex+0xd4>
 8015bf8:	f04f 0901 	mov.w	r9, #1
 8015bfc:	e7fa      	b.n	8015bf4 <__gethex+0x132>
 8015bfe:	230a      	movs	r3, #10
 8015c00:	fb03 0202 	mla	r2, r3, r2, r0
 8015c04:	3a10      	subs	r2, #16
 8015c06:	e7cf      	b.n	8015ba8 <__gethex+0xe6>
 8015c08:	4631      	mov	r1, r6
 8015c0a:	e7da      	b.n	8015bc2 <__gethex+0x100>
 8015c0c:	1bf3      	subs	r3, r6, r7
 8015c0e:	3b01      	subs	r3, #1
 8015c10:	4629      	mov	r1, r5
 8015c12:	2b07      	cmp	r3, #7
 8015c14:	dc49      	bgt.n	8015caa <__gethex+0x1e8>
 8015c16:	9802      	ldr	r0, [sp, #8]
 8015c18:	f000 fae7 	bl	80161ea <_Balloc>
 8015c1c:	9b01      	ldr	r3, [sp, #4]
 8015c1e:	f100 0914 	add.w	r9, r0, #20
 8015c22:	f04f 0b00 	mov.w	fp, #0
 8015c26:	f1c3 0301 	rsb	r3, r3, #1
 8015c2a:	4605      	mov	r5, r0
 8015c2c:	f8cd 9010 	str.w	r9, [sp, #16]
 8015c30:	46da      	mov	sl, fp
 8015c32:	9308      	str	r3, [sp, #32]
 8015c34:	42b7      	cmp	r7, r6
 8015c36:	d33b      	bcc.n	8015cb0 <__gethex+0x1ee>
 8015c38:	9804      	ldr	r0, [sp, #16]
 8015c3a:	f840 ab04 	str.w	sl, [r0], #4
 8015c3e:	eba0 0009 	sub.w	r0, r0, r9
 8015c42:	1080      	asrs	r0, r0, #2
 8015c44:	6128      	str	r0, [r5, #16]
 8015c46:	0147      	lsls	r7, r0, #5
 8015c48:	4650      	mov	r0, sl
 8015c4a:	f000 fb92 	bl	8016372 <__hi0bits>
 8015c4e:	f8d8 6000 	ldr.w	r6, [r8]
 8015c52:	1a3f      	subs	r7, r7, r0
 8015c54:	42b7      	cmp	r7, r6
 8015c56:	dd64      	ble.n	8015d22 <__gethex+0x260>
 8015c58:	1bbf      	subs	r7, r7, r6
 8015c5a:	4639      	mov	r1, r7
 8015c5c:	4628      	mov	r0, r5
 8015c5e:	f000 fea1 	bl	80169a4 <__any_on>
 8015c62:	4682      	mov	sl, r0
 8015c64:	b178      	cbz	r0, 8015c86 <__gethex+0x1c4>
 8015c66:	1e7b      	subs	r3, r7, #1
 8015c68:	1159      	asrs	r1, r3, #5
 8015c6a:	f003 021f 	and.w	r2, r3, #31
 8015c6e:	f04f 0a01 	mov.w	sl, #1
 8015c72:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015c76:	fa0a f202 	lsl.w	r2, sl, r2
 8015c7a:	420a      	tst	r2, r1
 8015c7c:	d003      	beq.n	8015c86 <__gethex+0x1c4>
 8015c7e:	4553      	cmp	r3, sl
 8015c80:	dc46      	bgt.n	8015d10 <__gethex+0x24e>
 8015c82:	f04f 0a02 	mov.w	sl, #2
 8015c86:	4639      	mov	r1, r7
 8015c88:	4628      	mov	r0, r5
 8015c8a:	f7ff fecb 	bl	8015a24 <rshift>
 8015c8e:	443c      	add	r4, r7
 8015c90:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015c94:	42a3      	cmp	r3, r4
 8015c96:	da52      	bge.n	8015d3e <__gethex+0x27c>
 8015c98:	4629      	mov	r1, r5
 8015c9a:	9802      	ldr	r0, [sp, #8]
 8015c9c:	f000 fad9 	bl	8016252 <_Bfree>
 8015ca0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015ca2:	2300      	movs	r3, #0
 8015ca4:	6013      	str	r3, [r2, #0]
 8015ca6:	27a3      	movs	r7, #163	; 0xa3
 8015ca8:	e793      	b.n	8015bd2 <__gethex+0x110>
 8015caa:	3101      	adds	r1, #1
 8015cac:	105b      	asrs	r3, r3, #1
 8015cae:	e7b0      	b.n	8015c12 <__gethex+0x150>
 8015cb0:	1e73      	subs	r3, r6, #1
 8015cb2:	9305      	str	r3, [sp, #20]
 8015cb4:	9a07      	ldr	r2, [sp, #28]
 8015cb6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015cba:	4293      	cmp	r3, r2
 8015cbc:	d018      	beq.n	8015cf0 <__gethex+0x22e>
 8015cbe:	f1bb 0f20 	cmp.w	fp, #32
 8015cc2:	d107      	bne.n	8015cd4 <__gethex+0x212>
 8015cc4:	9b04      	ldr	r3, [sp, #16]
 8015cc6:	f8c3 a000 	str.w	sl, [r3]
 8015cca:	3304      	adds	r3, #4
 8015ccc:	f04f 0a00 	mov.w	sl, #0
 8015cd0:	9304      	str	r3, [sp, #16]
 8015cd2:	46d3      	mov	fp, sl
 8015cd4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015cd8:	f7ff fede 	bl	8015a98 <__hexdig_fun>
 8015cdc:	f000 000f 	and.w	r0, r0, #15
 8015ce0:	fa00 f00b 	lsl.w	r0, r0, fp
 8015ce4:	ea4a 0a00 	orr.w	sl, sl, r0
 8015ce8:	f10b 0b04 	add.w	fp, fp, #4
 8015cec:	9b05      	ldr	r3, [sp, #20]
 8015cee:	e00d      	b.n	8015d0c <__gethex+0x24a>
 8015cf0:	9b05      	ldr	r3, [sp, #20]
 8015cf2:	9a08      	ldr	r2, [sp, #32]
 8015cf4:	4413      	add	r3, r2
 8015cf6:	42bb      	cmp	r3, r7
 8015cf8:	d3e1      	bcc.n	8015cbe <__gethex+0x1fc>
 8015cfa:	4618      	mov	r0, r3
 8015cfc:	9a01      	ldr	r2, [sp, #4]
 8015cfe:	9903      	ldr	r1, [sp, #12]
 8015d00:	9309      	str	r3, [sp, #36]	; 0x24
 8015d02:	f001 fd45 	bl	8017790 <strncmp>
 8015d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015d08:	2800      	cmp	r0, #0
 8015d0a:	d1d8      	bne.n	8015cbe <__gethex+0x1fc>
 8015d0c:	461e      	mov	r6, r3
 8015d0e:	e791      	b.n	8015c34 <__gethex+0x172>
 8015d10:	1eb9      	subs	r1, r7, #2
 8015d12:	4628      	mov	r0, r5
 8015d14:	f000 fe46 	bl	80169a4 <__any_on>
 8015d18:	2800      	cmp	r0, #0
 8015d1a:	d0b2      	beq.n	8015c82 <__gethex+0x1c0>
 8015d1c:	f04f 0a03 	mov.w	sl, #3
 8015d20:	e7b1      	b.n	8015c86 <__gethex+0x1c4>
 8015d22:	da09      	bge.n	8015d38 <__gethex+0x276>
 8015d24:	1bf7      	subs	r7, r6, r7
 8015d26:	4629      	mov	r1, r5
 8015d28:	463a      	mov	r2, r7
 8015d2a:	9802      	ldr	r0, [sp, #8]
 8015d2c:	f000 fc5c 	bl	80165e8 <__lshift>
 8015d30:	1be4      	subs	r4, r4, r7
 8015d32:	4605      	mov	r5, r0
 8015d34:	f100 0914 	add.w	r9, r0, #20
 8015d38:	f04f 0a00 	mov.w	sl, #0
 8015d3c:	e7a8      	b.n	8015c90 <__gethex+0x1ce>
 8015d3e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015d42:	42a0      	cmp	r0, r4
 8015d44:	dd6a      	ble.n	8015e1c <__gethex+0x35a>
 8015d46:	1b04      	subs	r4, r0, r4
 8015d48:	42a6      	cmp	r6, r4
 8015d4a:	dc2e      	bgt.n	8015daa <__gethex+0x2e8>
 8015d4c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015d50:	2b02      	cmp	r3, #2
 8015d52:	d022      	beq.n	8015d9a <__gethex+0x2d8>
 8015d54:	2b03      	cmp	r3, #3
 8015d56:	d024      	beq.n	8015da2 <__gethex+0x2e0>
 8015d58:	2b01      	cmp	r3, #1
 8015d5a:	d115      	bne.n	8015d88 <__gethex+0x2c6>
 8015d5c:	42a6      	cmp	r6, r4
 8015d5e:	d113      	bne.n	8015d88 <__gethex+0x2c6>
 8015d60:	2e01      	cmp	r6, #1
 8015d62:	dc0b      	bgt.n	8015d7c <__gethex+0x2ba>
 8015d64:	9a06      	ldr	r2, [sp, #24]
 8015d66:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015d6a:	6013      	str	r3, [r2, #0]
 8015d6c:	2301      	movs	r3, #1
 8015d6e:	612b      	str	r3, [r5, #16]
 8015d70:	f8c9 3000 	str.w	r3, [r9]
 8015d74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015d76:	2762      	movs	r7, #98	; 0x62
 8015d78:	601d      	str	r5, [r3, #0]
 8015d7a:	e72a      	b.n	8015bd2 <__gethex+0x110>
 8015d7c:	1e71      	subs	r1, r6, #1
 8015d7e:	4628      	mov	r0, r5
 8015d80:	f000 fe10 	bl	80169a4 <__any_on>
 8015d84:	2800      	cmp	r0, #0
 8015d86:	d1ed      	bne.n	8015d64 <__gethex+0x2a2>
 8015d88:	4629      	mov	r1, r5
 8015d8a:	9802      	ldr	r0, [sp, #8]
 8015d8c:	f000 fa61 	bl	8016252 <_Bfree>
 8015d90:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015d92:	2300      	movs	r3, #0
 8015d94:	6013      	str	r3, [r2, #0]
 8015d96:	2750      	movs	r7, #80	; 0x50
 8015d98:	e71b      	b.n	8015bd2 <__gethex+0x110>
 8015d9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d0e1      	beq.n	8015d64 <__gethex+0x2a2>
 8015da0:	e7f2      	b.n	8015d88 <__gethex+0x2c6>
 8015da2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d1dd      	bne.n	8015d64 <__gethex+0x2a2>
 8015da8:	e7ee      	b.n	8015d88 <__gethex+0x2c6>
 8015daa:	1e67      	subs	r7, r4, #1
 8015dac:	f1ba 0f00 	cmp.w	sl, #0
 8015db0:	d131      	bne.n	8015e16 <__gethex+0x354>
 8015db2:	b127      	cbz	r7, 8015dbe <__gethex+0x2fc>
 8015db4:	4639      	mov	r1, r7
 8015db6:	4628      	mov	r0, r5
 8015db8:	f000 fdf4 	bl	80169a4 <__any_on>
 8015dbc:	4682      	mov	sl, r0
 8015dbe:	117a      	asrs	r2, r7, #5
 8015dc0:	2301      	movs	r3, #1
 8015dc2:	f007 071f 	and.w	r7, r7, #31
 8015dc6:	fa03 f707 	lsl.w	r7, r3, r7
 8015dca:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8015dce:	4621      	mov	r1, r4
 8015dd0:	421f      	tst	r7, r3
 8015dd2:	4628      	mov	r0, r5
 8015dd4:	bf18      	it	ne
 8015dd6:	f04a 0a02 	orrne.w	sl, sl, #2
 8015dda:	1b36      	subs	r6, r6, r4
 8015ddc:	f7ff fe22 	bl	8015a24 <rshift>
 8015de0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015de4:	2702      	movs	r7, #2
 8015de6:	f1ba 0f00 	cmp.w	sl, #0
 8015dea:	d048      	beq.n	8015e7e <__gethex+0x3bc>
 8015dec:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015df0:	2b02      	cmp	r3, #2
 8015df2:	d015      	beq.n	8015e20 <__gethex+0x35e>
 8015df4:	2b03      	cmp	r3, #3
 8015df6:	d017      	beq.n	8015e28 <__gethex+0x366>
 8015df8:	2b01      	cmp	r3, #1
 8015dfa:	d109      	bne.n	8015e10 <__gethex+0x34e>
 8015dfc:	f01a 0f02 	tst.w	sl, #2
 8015e00:	d006      	beq.n	8015e10 <__gethex+0x34e>
 8015e02:	f8d9 3000 	ldr.w	r3, [r9]
 8015e06:	ea4a 0a03 	orr.w	sl, sl, r3
 8015e0a:	f01a 0f01 	tst.w	sl, #1
 8015e0e:	d10e      	bne.n	8015e2e <__gethex+0x36c>
 8015e10:	f047 0710 	orr.w	r7, r7, #16
 8015e14:	e033      	b.n	8015e7e <__gethex+0x3bc>
 8015e16:	f04f 0a01 	mov.w	sl, #1
 8015e1a:	e7d0      	b.n	8015dbe <__gethex+0x2fc>
 8015e1c:	2701      	movs	r7, #1
 8015e1e:	e7e2      	b.n	8015de6 <__gethex+0x324>
 8015e20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015e22:	f1c3 0301 	rsb	r3, r3, #1
 8015e26:	9315      	str	r3, [sp, #84]	; 0x54
 8015e28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	d0f0      	beq.n	8015e10 <__gethex+0x34e>
 8015e2e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015e32:	f105 0314 	add.w	r3, r5, #20
 8015e36:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8015e3a:	eb03 010a 	add.w	r1, r3, sl
 8015e3e:	f04f 0c00 	mov.w	ip, #0
 8015e42:	4618      	mov	r0, r3
 8015e44:	f853 2b04 	ldr.w	r2, [r3], #4
 8015e48:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015e4c:	d01c      	beq.n	8015e88 <__gethex+0x3c6>
 8015e4e:	3201      	adds	r2, #1
 8015e50:	6002      	str	r2, [r0, #0]
 8015e52:	2f02      	cmp	r7, #2
 8015e54:	f105 0314 	add.w	r3, r5, #20
 8015e58:	d138      	bne.n	8015ecc <__gethex+0x40a>
 8015e5a:	f8d8 2000 	ldr.w	r2, [r8]
 8015e5e:	3a01      	subs	r2, #1
 8015e60:	42b2      	cmp	r2, r6
 8015e62:	d10a      	bne.n	8015e7a <__gethex+0x3b8>
 8015e64:	1171      	asrs	r1, r6, #5
 8015e66:	2201      	movs	r2, #1
 8015e68:	f006 061f 	and.w	r6, r6, #31
 8015e6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015e70:	fa02 f606 	lsl.w	r6, r2, r6
 8015e74:	421e      	tst	r6, r3
 8015e76:	bf18      	it	ne
 8015e78:	4617      	movne	r7, r2
 8015e7a:	f047 0720 	orr.w	r7, r7, #32
 8015e7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015e80:	601d      	str	r5, [r3, #0]
 8015e82:	9b06      	ldr	r3, [sp, #24]
 8015e84:	601c      	str	r4, [r3, #0]
 8015e86:	e6a4      	b.n	8015bd2 <__gethex+0x110>
 8015e88:	4299      	cmp	r1, r3
 8015e8a:	f843 cc04 	str.w	ip, [r3, #-4]
 8015e8e:	d8d8      	bhi.n	8015e42 <__gethex+0x380>
 8015e90:	68ab      	ldr	r3, [r5, #8]
 8015e92:	4599      	cmp	r9, r3
 8015e94:	db12      	blt.n	8015ebc <__gethex+0x3fa>
 8015e96:	6869      	ldr	r1, [r5, #4]
 8015e98:	9802      	ldr	r0, [sp, #8]
 8015e9a:	3101      	adds	r1, #1
 8015e9c:	f000 f9a5 	bl	80161ea <_Balloc>
 8015ea0:	692a      	ldr	r2, [r5, #16]
 8015ea2:	3202      	adds	r2, #2
 8015ea4:	f105 010c 	add.w	r1, r5, #12
 8015ea8:	4683      	mov	fp, r0
 8015eaa:	0092      	lsls	r2, r2, #2
 8015eac:	300c      	adds	r0, #12
 8015eae:	f000 f991 	bl	80161d4 <memcpy>
 8015eb2:	4629      	mov	r1, r5
 8015eb4:	9802      	ldr	r0, [sp, #8]
 8015eb6:	f000 f9cc 	bl	8016252 <_Bfree>
 8015eba:	465d      	mov	r5, fp
 8015ebc:	692b      	ldr	r3, [r5, #16]
 8015ebe:	1c5a      	adds	r2, r3, #1
 8015ec0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8015ec4:	612a      	str	r2, [r5, #16]
 8015ec6:	2201      	movs	r2, #1
 8015ec8:	615a      	str	r2, [r3, #20]
 8015eca:	e7c2      	b.n	8015e52 <__gethex+0x390>
 8015ecc:	692a      	ldr	r2, [r5, #16]
 8015ece:	454a      	cmp	r2, r9
 8015ed0:	dd0b      	ble.n	8015eea <__gethex+0x428>
 8015ed2:	2101      	movs	r1, #1
 8015ed4:	4628      	mov	r0, r5
 8015ed6:	f7ff fda5 	bl	8015a24 <rshift>
 8015eda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ede:	3401      	adds	r4, #1
 8015ee0:	42a3      	cmp	r3, r4
 8015ee2:	f6ff aed9 	blt.w	8015c98 <__gethex+0x1d6>
 8015ee6:	2701      	movs	r7, #1
 8015ee8:	e7c7      	b.n	8015e7a <__gethex+0x3b8>
 8015eea:	f016 061f 	ands.w	r6, r6, #31
 8015eee:	d0fa      	beq.n	8015ee6 <__gethex+0x424>
 8015ef0:	449a      	add	sl, r3
 8015ef2:	f1c6 0620 	rsb	r6, r6, #32
 8015ef6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015efa:	f000 fa3a 	bl	8016372 <__hi0bits>
 8015efe:	42b0      	cmp	r0, r6
 8015f00:	dbe7      	blt.n	8015ed2 <__gethex+0x410>
 8015f02:	e7f0      	b.n	8015ee6 <__gethex+0x424>

08015f04 <L_shift>:
 8015f04:	f1c2 0208 	rsb	r2, r2, #8
 8015f08:	0092      	lsls	r2, r2, #2
 8015f0a:	b570      	push	{r4, r5, r6, lr}
 8015f0c:	f1c2 0620 	rsb	r6, r2, #32
 8015f10:	6843      	ldr	r3, [r0, #4]
 8015f12:	6804      	ldr	r4, [r0, #0]
 8015f14:	fa03 f506 	lsl.w	r5, r3, r6
 8015f18:	432c      	orrs	r4, r5
 8015f1a:	40d3      	lsrs	r3, r2
 8015f1c:	6004      	str	r4, [r0, #0]
 8015f1e:	f840 3f04 	str.w	r3, [r0, #4]!
 8015f22:	4288      	cmp	r0, r1
 8015f24:	d3f4      	bcc.n	8015f10 <L_shift+0xc>
 8015f26:	bd70      	pop	{r4, r5, r6, pc}

08015f28 <__match>:
 8015f28:	b530      	push	{r4, r5, lr}
 8015f2a:	6803      	ldr	r3, [r0, #0]
 8015f2c:	3301      	adds	r3, #1
 8015f2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015f32:	b914      	cbnz	r4, 8015f3a <__match+0x12>
 8015f34:	6003      	str	r3, [r0, #0]
 8015f36:	2001      	movs	r0, #1
 8015f38:	bd30      	pop	{r4, r5, pc}
 8015f3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015f3e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015f42:	2d19      	cmp	r5, #25
 8015f44:	bf98      	it	ls
 8015f46:	3220      	addls	r2, #32
 8015f48:	42a2      	cmp	r2, r4
 8015f4a:	d0f0      	beq.n	8015f2e <__match+0x6>
 8015f4c:	2000      	movs	r0, #0
 8015f4e:	e7f3      	b.n	8015f38 <__match+0x10>

08015f50 <__hexnan>:
 8015f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f54:	680b      	ldr	r3, [r1, #0]
 8015f56:	6801      	ldr	r1, [r0, #0]
 8015f58:	115f      	asrs	r7, r3, #5
 8015f5a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8015f5e:	f013 031f 	ands.w	r3, r3, #31
 8015f62:	b087      	sub	sp, #28
 8015f64:	bf18      	it	ne
 8015f66:	3704      	addne	r7, #4
 8015f68:	2500      	movs	r5, #0
 8015f6a:	1f3e      	subs	r6, r7, #4
 8015f6c:	4682      	mov	sl, r0
 8015f6e:	4690      	mov	r8, r2
 8015f70:	9301      	str	r3, [sp, #4]
 8015f72:	f847 5c04 	str.w	r5, [r7, #-4]
 8015f76:	46b1      	mov	r9, r6
 8015f78:	4634      	mov	r4, r6
 8015f7a:	9502      	str	r5, [sp, #8]
 8015f7c:	46ab      	mov	fp, r5
 8015f7e:	784a      	ldrb	r2, [r1, #1]
 8015f80:	1c4b      	adds	r3, r1, #1
 8015f82:	9303      	str	r3, [sp, #12]
 8015f84:	b342      	cbz	r2, 8015fd8 <__hexnan+0x88>
 8015f86:	4610      	mov	r0, r2
 8015f88:	9105      	str	r1, [sp, #20]
 8015f8a:	9204      	str	r2, [sp, #16]
 8015f8c:	f7ff fd84 	bl	8015a98 <__hexdig_fun>
 8015f90:	2800      	cmp	r0, #0
 8015f92:	d143      	bne.n	801601c <__hexnan+0xcc>
 8015f94:	9a04      	ldr	r2, [sp, #16]
 8015f96:	9905      	ldr	r1, [sp, #20]
 8015f98:	2a20      	cmp	r2, #32
 8015f9a:	d818      	bhi.n	8015fce <__hexnan+0x7e>
 8015f9c:	9b02      	ldr	r3, [sp, #8]
 8015f9e:	459b      	cmp	fp, r3
 8015fa0:	dd13      	ble.n	8015fca <__hexnan+0x7a>
 8015fa2:	454c      	cmp	r4, r9
 8015fa4:	d206      	bcs.n	8015fb4 <__hexnan+0x64>
 8015fa6:	2d07      	cmp	r5, #7
 8015fa8:	dc04      	bgt.n	8015fb4 <__hexnan+0x64>
 8015faa:	462a      	mov	r2, r5
 8015fac:	4649      	mov	r1, r9
 8015fae:	4620      	mov	r0, r4
 8015fb0:	f7ff ffa8 	bl	8015f04 <L_shift>
 8015fb4:	4544      	cmp	r4, r8
 8015fb6:	d944      	bls.n	8016042 <__hexnan+0xf2>
 8015fb8:	2300      	movs	r3, #0
 8015fba:	f1a4 0904 	sub.w	r9, r4, #4
 8015fbe:	f844 3c04 	str.w	r3, [r4, #-4]
 8015fc2:	f8cd b008 	str.w	fp, [sp, #8]
 8015fc6:	464c      	mov	r4, r9
 8015fc8:	461d      	mov	r5, r3
 8015fca:	9903      	ldr	r1, [sp, #12]
 8015fcc:	e7d7      	b.n	8015f7e <__hexnan+0x2e>
 8015fce:	2a29      	cmp	r2, #41	; 0x29
 8015fd0:	d14a      	bne.n	8016068 <__hexnan+0x118>
 8015fd2:	3102      	adds	r1, #2
 8015fd4:	f8ca 1000 	str.w	r1, [sl]
 8015fd8:	f1bb 0f00 	cmp.w	fp, #0
 8015fdc:	d044      	beq.n	8016068 <__hexnan+0x118>
 8015fde:	454c      	cmp	r4, r9
 8015fe0:	d206      	bcs.n	8015ff0 <__hexnan+0xa0>
 8015fe2:	2d07      	cmp	r5, #7
 8015fe4:	dc04      	bgt.n	8015ff0 <__hexnan+0xa0>
 8015fe6:	462a      	mov	r2, r5
 8015fe8:	4649      	mov	r1, r9
 8015fea:	4620      	mov	r0, r4
 8015fec:	f7ff ff8a 	bl	8015f04 <L_shift>
 8015ff0:	4544      	cmp	r4, r8
 8015ff2:	d928      	bls.n	8016046 <__hexnan+0xf6>
 8015ff4:	4643      	mov	r3, r8
 8015ff6:	f854 2b04 	ldr.w	r2, [r4], #4
 8015ffa:	f843 2b04 	str.w	r2, [r3], #4
 8015ffe:	42a6      	cmp	r6, r4
 8016000:	d2f9      	bcs.n	8015ff6 <__hexnan+0xa6>
 8016002:	2200      	movs	r2, #0
 8016004:	f843 2b04 	str.w	r2, [r3], #4
 8016008:	429e      	cmp	r6, r3
 801600a:	d2fb      	bcs.n	8016004 <__hexnan+0xb4>
 801600c:	6833      	ldr	r3, [r6, #0]
 801600e:	b91b      	cbnz	r3, 8016018 <__hexnan+0xc8>
 8016010:	4546      	cmp	r6, r8
 8016012:	d127      	bne.n	8016064 <__hexnan+0x114>
 8016014:	2301      	movs	r3, #1
 8016016:	6033      	str	r3, [r6, #0]
 8016018:	2005      	movs	r0, #5
 801601a:	e026      	b.n	801606a <__hexnan+0x11a>
 801601c:	3501      	adds	r5, #1
 801601e:	2d08      	cmp	r5, #8
 8016020:	f10b 0b01 	add.w	fp, fp, #1
 8016024:	dd06      	ble.n	8016034 <__hexnan+0xe4>
 8016026:	4544      	cmp	r4, r8
 8016028:	d9cf      	bls.n	8015fca <__hexnan+0x7a>
 801602a:	2300      	movs	r3, #0
 801602c:	f844 3c04 	str.w	r3, [r4, #-4]
 8016030:	2501      	movs	r5, #1
 8016032:	3c04      	subs	r4, #4
 8016034:	6822      	ldr	r2, [r4, #0]
 8016036:	f000 000f 	and.w	r0, r0, #15
 801603a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801603e:	6020      	str	r0, [r4, #0]
 8016040:	e7c3      	b.n	8015fca <__hexnan+0x7a>
 8016042:	2508      	movs	r5, #8
 8016044:	e7c1      	b.n	8015fca <__hexnan+0x7a>
 8016046:	9b01      	ldr	r3, [sp, #4]
 8016048:	2b00      	cmp	r3, #0
 801604a:	d0df      	beq.n	801600c <__hexnan+0xbc>
 801604c:	f04f 32ff 	mov.w	r2, #4294967295
 8016050:	f1c3 0320 	rsb	r3, r3, #32
 8016054:	fa22 f303 	lsr.w	r3, r2, r3
 8016058:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801605c:	401a      	ands	r2, r3
 801605e:	f847 2c04 	str.w	r2, [r7, #-4]
 8016062:	e7d3      	b.n	801600c <__hexnan+0xbc>
 8016064:	3e04      	subs	r6, #4
 8016066:	e7d1      	b.n	801600c <__hexnan+0xbc>
 8016068:	2004      	movs	r0, #4
 801606a:	b007      	add	sp, #28
 801606c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016070 <__locale_ctype_ptr_l>:
 8016070:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8016074:	4770      	bx	lr
	...

08016078 <__locale_ctype_ptr>:
 8016078:	4b04      	ldr	r3, [pc, #16]	; (801608c <__locale_ctype_ptr+0x14>)
 801607a:	4a05      	ldr	r2, [pc, #20]	; (8016090 <__locale_ctype_ptr+0x18>)
 801607c:	681b      	ldr	r3, [r3, #0]
 801607e:	6a1b      	ldr	r3, [r3, #32]
 8016080:	2b00      	cmp	r3, #0
 8016082:	bf08      	it	eq
 8016084:	4613      	moveq	r3, r2
 8016086:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801608a:	4770      	bx	lr
 801608c:	2000000c 	.word	0x2000000c
 8016090:	20000070 	.word	0x20000070

08016094 <__localeconv_l>:
 8016094:	30f0      	adds	r0, #240	; 0xf0
 8016096:	4770      	bx	lr

08016098 <_localeconv_r>:
 8016098:	4b04      	ldr	r3, [pc, #16]	; (80160ac <_localeconv_r+0x14>)
 801609a:	681b      	ldr	r3, [r3, #0]
 801609c:	6a18      	ldr	r0, [r3, #32]
 801609e:	4b04      	ldr	r3, [pc, #16]	; (80160b0 <_localeconv_r+0x18>)
 80160a0:	2800      	cmp	r0, #0
 80160a2:	bf08      	it	eq
 80160a4:	4618      	moveq	r0, r3
 80160a6:	30f0      	adds	r0, #240	; 0xf0
 80160a8:	4770      	bx	lr
 80160aa:	bf00      	nop
 80160ac:	2000000c 	.word	0x2000000c
 80160b0:	20000070 	.word	0x20000070

080160b4 <_lseek_r>:
 80160b4:	b538      	push	{r3, r4, r5, lr}
 80160b6:	4c07      	ldr	r4, [pc, #28]	; (80160d4 <_lseek_r+0x20>)
 80160b8:	4605      	mov	r5, r0
 80160ba:	4608      	mov	r0, r1
 80160bc:	4611      	mov	r1, r2
 80160be:	2200      	movs	r2, #0
 80160c0:	6022      	str	r2, [r4, #0]
 80160c2:	461a      	mov	r2, r3
 80160c4:	f7ef fe94 	bl	8005df0 <_lseek>
 80160c8:	1c43      	adds	r3, r0, #1
 80160ca:	d102      	bne.n	80160d2 <_lseek_r+0x1e>
 80160cc:	6823      	ldr	r3, [r4, #0]
 80160ce:	b103      	cbz	r3, 80160d2 <_lseek_r+0x1e>
 80160d0:	602b      	str	r3, [r5, #0]
 80160d2:	bd38      	pop	{r3, r4, r5, pc}
 80160d4:	2003b42c 	.word	0x2003b42c

080160d8 <__swhatbuf_r>:
 80160d8:	b570      	push	{r4, r5, r6, lr}
 80160da:	460e      	mov	r6, r1
 80160dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80160e0:	2900      	cmp	r1, #0
 80160e2:	b096      	sub	sp, #88	; 0x58
 80160e4:	4614      	mov	r4, r2
 80160e6:	461d      	mov	r5, r3
 80160e8:	da07      	bge.n	80160fa <__swhatbuf_r+0x22>
 80160ea:	2300      	movs	r3, #0
 80160ec:	602b      	str	r3, [r5, #0]
 80160ee:	89b3      	ldrh	r3, [r6, #12]
 80160f0:	061a      	lsls	r2, r3, #24
 80160f2:	d410      	bmi.n	8016116 <__swhatbuf_r+0x3e>
 80160f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80160f8:	e00e      	b.n	8016118 <__swhatbuf_r+0x40>
 80160fa:	466a      	mov	r2, sp
 80160fc:	f001 fc2e 	bl	801795c <_fstat_r>
 8016100:	2800      	cmp	r0, #0
 8016102:	dbf2      	blt.n	80160ea <__swhatbuf_r+0x12>
 8016104:	9a01      	ldr	r2, [sp, #4]
 8016106:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801610a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801610e:	425a      	negs	r2, r3
 8016110:	415a      	adcs	r2, r3
 8016112:	602a      	str	r2, [r5, #0]
 8016114:	e7ee      	b.n	80160f4 <__swhatbuf_r+0x1c>
 8016116:	2340      	movs	r3, #64	; 0x40
 8016118:	2000      	movs	r0, #0
 801611a:	6023      	str	r3, [r4, #0]
 801611c:	b016      	add	sp, #88	; 0x58
 801611e:	bd70      	pop	{r4, r5, r6, pc}

08016120 <__smakebuf_r>:
 8016120:	898b      	ldrh	r3, [r1, #12]
 8016122:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016124:	079d      	lsls	r5, r3, #30
 8016126:	4606      	mov	r6, r0
 8016128:	460c      	mov	r4, r1
 801612a:	d507      	bpl.n	801613c <__smakebuf_r+0x1c>
 801612c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016130:	6023      	str	r3, [r4, #0]
 8016132:	6123      	str	r3, [r4, #16]
 8016134:	2301      	movs	r3, #1
 8016136:	6163      	str	r3, [r4, #20]
 8016138:	b002      	add	sp, #8
 801613a:	bd70      	pop	{r4, r5, r6, pc}
 801613c:	ab01      	add	r3, sp, #4
 801613e:	466a      	mov	r2, sp
 8016140:	f7ff ffca 	bl	80160d8 <__swhatbuf_r>
 8016144:	9900      	ldr	r1, [sp, #0]
 8016146:	4605      	mov	r5, r0
 8016148:	4630      	mov	r0, r6
 801614a:	f000 fca9 	bl	8016aa0 <_malloc_r>
 801614e:	b948      	cbnz	r0, 8016164 <__smakebuf_r+0x44>
 8016150:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016154:	059a      	lsls	r2, r3, #22
 8016156:	d4ef      	bmi.n	8016138 <__smakebuf_r+0x18>
 8016158:	f023 0303 	bic.w	r3, r3, #3
 801615c:	f043 0302 	orr.w	r3, r3, #2
 8016160:	81a3      	strh	r3, [r4, #12]
 8016162:	e7e3      	b.n	801612c <__smakebuf_r+0xc>
 8016164:	4b0d      	ldr	r3, [pc, #52]	; (801619c <__smakebuf_r+0x7c>)
 8016166:	62b3      	str	r3, [r6, #40]	; 0x28
 8016168:	89a3      	ldrh	r3, [r4, #12]
 801616a:	6020      	str	r0, [r4, #0]
 801616c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016170:	81a3      	strh	r3, [r4, #12]
 8016172:	9b00      	ldr	r3, [sp, #0]
 8016174:	6163      	str	r3, [r4, #20]
 8016176:	9b01      	ldr	r3, [sp, #4]
 8016178:	6120      	str	r0, [r4, #16]
 801617a:	b15b      	cbz	r3, 8016194 <__smakebuf_r+0x74>
 801617c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016180:	4630      	mov	r0, r6
 8016182:	f001 fbfd 	bl	8017980 <_isatty_r>
 8016186:	b128      	cbz	r0, 8016194 <__smakebuf_r+0x74>
 8016188:	89a3      	ldrh	r3, [r4, #12]
 801618a:	f023 0303 	bic.w	r3, r3, #3
 801618e:	f043 0301 	orr.w	r3, r3, #1
 8016192:	81a3      	strh	r3, [r4, #12]
 8016194:	89a3      	ldrh	r3, [r4, #12]
 8016196:	431d      	orrs	r5, r3
 8016198:	81a5      	strh	r5, [r4, #12]
 801619a:	e7cd      	b.n	8016138 <__smakebuf_r+0x18>
 801619c:	080158d9 	.word	0x080158d9

080161a0 <malloc>:
 80161a0:	4b02      	ldr	r3, [pc, #8]	; (80161ac <malloc+0xc>)
 80161a2:	4601      	mov	r1, r0
 80161a4:	6818      	ldr	r0, [r3, #0]
 80161a6:	f000 bc7b 	b.w	8016aa0 <_malloc_r>
 80161aa:	bf00      	nop
 80161ac:	2000000c 	.word	0x2000000c

080161b0 <__ascii_mbtowc>:
 80161b0:	b082      	sub	sp, #8
 80161b2:	b901      	cbnz	r1, 80161b6 <__ascii_mbtowc+0x6>
 80161b4:	a901      	add	r1, sp, #4
 80161b6:	b142      	cbz	r2, 80161ca <__ascii_mbtowc+0x1a>
 80161b8:	b14b      	cbz	r3, 80161ce <__ascii_mbtowc+0x1e>
 80161ba:	7813      	ldrb	r3, [r2, #0]
 80161bc:	600b      	str	r3, [r1, #0]
 80161be:	7812      	ldrb	r2, [r2, #0]
 80161c0:	1c10      	adds	r0, r2, #0
 80161c2:	bf18      	it	ne
 80161c4:	2001      	movne	r0, #1
 80161c6:	b002      	add	sp, #8
 80161c8:	4770      	bx	lr
 80161ca:	4610      	mov	r0, r2
 80161cc:	e7fb      	b.n	80161c6 <__ascii_mbtowc+0x16>
 80161ce:	f06f 0001 	mvn.w	r0, #1
 80161d2:	e7f8      	b.n	80161c6 <__ascii_mbtowc+0x16>

080161d4 <memcpy>:
 80161d4:	b510      	push	{r4, lr}
 80161d6:	1e43      	subs	r3, r0, #1
 80161d8:	440a      	add	r2, r1
 80161da:	4291      	cmp	r1, r2
 80161dc:	d100      	bne.n	80161e0 <memcpy+0xc>
 80161de:	bd10      	pop	{r4, pc}
 80161e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80161e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80161e8:	e7f7      	b.n	80161da <memcpy+0x6>

080161ea <_Balloc>:
 80161ea:	b570      	push	{r4, r5, r6, lr}
 80161ec:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80161ee:	4604      	mov	r4, r0
 80161f0:	460e      	mov	r6, r1
 80161f2:	b93d      	cbnz	r5, 8016204 <_Balloc+0x1a>
 80161f4:	2010      	movs	r0, #16
 80161f6:	f7ff ffd3 	bl	80161a0 <malloc>
 80161fa:	6260      	str	r0, [r4, #36]	; 0x24
 80161fc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016200:	6005      	str	r5, [r0, #0]
 8016202:	60c5      	str	r5, [r0, #12]
 8016204:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016206:	68eb      	ldr	r3, [r5, #12]
 8016208:	b183      	cbz	r3, 801622c <_Balloc+0x42>
 801620a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801620c:	68db      	ldr	r3, [r3, #12]
 801620e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8016212:	b9b8      	cbnz	r0, 8016244 <_Balloc+0x5a>
 8016214:	2101      	movs	r1, #1
 8016216:	fa01 f506 	lsl.w	r5, r1, r6
 801621a:	1d6a      	adds	r2, r5, #5
 801621c:	0092      	lsls	r2, r2, #2
 801621e:	4620      	mov	r0, r4
 8016220:	f000 fbe1 	bl	80169e6 <_calloc_r>
 8016224:	b160      	cbz	r0, 8016240 <_Balloc+0x56>
 8016226:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801622a:	e00e      	b.n	801624a <_Balloc+0x60>
 801622c:	2221      	movs	r2, #33	; 0x21
 801622e:	2104      	movs	r1, #4
 8016230:	4620      	mov	r0, r4
 8016232:	f000 fbd8 	bl	80169e6 <_calloc_r>
 8016236:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016238:	60e8      	str	r0, [r5, #12]
 801623a:	68db      	ldr	r3, [r3, #12]
 801623c:	2b00      	cmp	r3, #0
 801623e:	d1e4      	bne.n	801620a <_Balloc+0x20>
 8016240:	2000      	movs	r0, #0
 8016242:	bd70      	pop	{r4, r5, r6, pc}
 8016244:	6802      	ldr	r2, [r0, #0]
 8016246:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801624a:	2300      	movs	r3, #0
 801624c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016250:	e7f7      	b.n	8016242 <_Balloc+0x58>

08016252 <_Bfree>:
 8016252:	b570      	push	{r4, r5, r6, lr}
 8016254:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016256:	4606      	mov	r6, r0
 8016258:	460d      	mov	r5, r1
 801625a:	b93c      	cbnz	r4, 801626c <_Bfree+0x1a>
 801625c:	2010      	movs	r0, #16
 801625e:	f7ff ff9f 	bl	80161a0 <malloc>
 8016262:	6270      	str	r0, [r6, #36]	; 0x24
 8016264:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016268:	6004      	str	r4, [r0, #0]
 801626a:	60c4      	str	r4, [r0, #12]
 801626c:	b13d      	cbz	r5, 801627e <_Bfree+0x2c>
 801626e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016270:	686a      	ldr	r2, [r5, #4]
 8016272:	68db      	ldr	r3, [r3, #12]
 8016274:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016278:	6029      	str	r1, [r5, #0]
 801627a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801627e:	bd70      	pop	{r4, r5, r6, pc}

08016280 <__multadd>:
 8016280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016284:	690d      	ldr	r5, [r1, #16]
 8016286:	461f      	mov	r7, r3
 8016288:	4606      	mov	r6, r0
 801628a:	460c      	mov	r4, r1
 801628c:	f101 0c14 	add.w	ip, r1, #20
 8016290:	2300      	movs	r3, #0
 8016292:	f8dc 0000 	ldr.w	r0, [ip]
 8016296:	b281      	uxth	r1, r0
 8016298:	fb02 7101 	mla	r1, r2, r1, r7
 801629c:	0c0f      	lsrs	r7, r1, #16
 801629e:	0c00      	lsrs	r0, r0, #16
 80162a0:	fb02 7000 	mla	r0, r2, r0, r7
 80162a4:	b289      	uxth	r1, r1
 80162a6:	3301      	adds	r3, #1
 80162a8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80162ac:	429d      	cmp	r5, r3
 80162ae:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80162b2:	f84c 1b04 	str.w	r1, [ip], #4
 80162b6:	dcec      	bgt.n	8016292 <__multadd+0x12>
 80162b8:	b1d7      	cbz	r7, 80162f0 <__multadd+0x70>
 80162ba:	68a3      	ldr	r3, [r4, #8]
 80162bc:	42ab      	cmp	r3, r5
 80162be:	dc12      	bgt.n	80162e6 <__multadd+0x66>
 80162c0:	6861      	ldr	r1, [r4, #4]
 80162c2:	4630      	mov	r0, r6
 80162c4:	3101      	adds	r1, #1
 80162c6:	f7ff ff90 	bl	80161ea <_Balloc>
 80162ca:	6922      	ldr	r2, [r4, #16]
 80162cc:	3202      	adds	r2, #2
 80162ce:	f104 010c 	add.w	r1, r4, #12
 80162d2:	4680      	mov	r8, r0
 80162d4:	0092      	lsls	r2, r2, #2
 80162d6:	300c      	adds	r0, #12
 80162d8:	f7ff ff7c 	bl	80161d4 <memcpy>
 80162dc:	4621      	mov	r1, r4
 80162de:	4630      	mov	r0, r6
 80162e0:	f7ff ffb7 	bl	8016252 <_Bfree>
 80162e4:	4644      	mov	r4, r8
 80162e6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80162ea:	3501      	adds	r5, #1
 80162ec:	615f      	str	r7, [r3, #20]
 80162ee:	6125      	str	r5, [r4, #16]
 80162f0:	4620      	mov	r0, r4
 80162f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080162f6 <__s2b>:
 80162f6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80162fa:	460c      	mov	r4, r1
 80162fc:	4615      	mov	r5, r2
 80162fe:	461f      	mov	r7, r3
 8016300:	2209      	movs	r2, #9
 8016302:	3308      	adds	r3, #8
 8016304:	4606      	mov	r6, r0
 8016306:	fb93 f3f2 	sdiv	r3, r3, r2
 801630a:	2100      	movs	r1, #0
 801630c:	2201      	movs	r2, #1
 801630e:	429a      	cmp	r2, r3
 8016310:	db20      	blt.n	8016354 <__s2b+0x5e>
 8016312:	4630      	mov	r0, r6
 8016314:	f7ff ff69 	bl	80161ea <_Balloc>
 8016318:	9b08      	ldr	r3, [sp, #32]
 801631a:	6143      	str	r3, [r0, #20]
 801631c:	2d09      	cmp	r5, #9
 801631e:	f04f 0301 	mov.w	r3, #1
 8016322:	6103      	str	r3, [r0, #16]
 8016324:	dd19      	ble.n	801635a <__s2b+0x64>
 8016326:	f104 0809 	add.w	r8, r4, #9
 801632a:	46c1      	mov	r9, r8
 801632c:	442c      	add	r4, r5
 801632e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8016332:	4601      	mov	r1, r0
 8016334:	3b30      	subs	r3, #48	; 0x30
 8016336:	220a      	movs	r2, #10
 8016338:	4630      	mov	r0, r6
 801633a:	f7ff ffa1 	bl	8016280 <__multadd>
 801633e:	45a1      	cmp	r9, r4
 8016340:	d1f5      	bne.n	801632e <__s2b+0x38>
 8016342:	eb08 0405 	add.w	r4, r8, r5
 8016346:	3c08      	subs	r4, #8
 8016348:	1b2d      	subs	r5, r5, r4
 801634a:	1963      	adds	r3, r4, r5
 801634c:	42bb      	cmp	r3, r7
 801634e:	db07      	blt.n	8016360 <__s2b+0x6a>
 8016350:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016354:	0052      	lsls	r2, r2, #1
 8016356:	3101      	adds	r1, #1
 8016358:	e7d9      	b.n	801630e <__s2b+0x18>
 801635a:	340a      	adds	r4, #10
 801635c:	2509      	movs	r5, #9
 801635e:	e7f3      	b.n	8016348 <__s2b+0x52>
 8016360:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016364:	4601      	mov	r1, r0
 8016366:	3b30      	subs	r3, #48	; 0x30
 8016368:	220a      	movs	r2, #10
 801636a:	4630      	mov	r0, r6
 801636c:	f7ff ff88 	bl	8016280 <__multadd>
 8016370:	e7eb      	b.n	801634a <__s2b+0x54>

08016372 <__hi0bits>:
 8016372:	0c02      	lsrs	r2, r0, #16
 8016374:	0412      	lsls	r2, r2, #16
 8016376:	4603      	mov	r3, r0
 8016378:	b9b2      	cbnz	r2, 80163a8 <__hi0bits+0x36>
 801637a:	0403      	lsls	r3, r0, #16
 801637c:	2010      	movs	r0, #16
 801637e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016382:	bf04      	itt	eq
 8016384:	021b      	lsleq	r3, r3, #8
 8016386:	3008      	addeq	r0, #8
 8016388:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801638c:	bf04      	itt	eq
 801638e:	011b      	lsleq	r3, r3, #4
 8016390:	3004      	addeq	r0, #4
 8016392:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016396:	bf04      	itt	eq
 8016398:	009b      	lsleq	r3, r3, #2
 801639a:	3002      	addeq	r0, #2
 801639c:	2b00      	cmp	r3, #0
 801639e:	db06      	blt.n	80163ae <__hi0bits+0x3c>
 80163a0:	005b      	lsls	r3, r3, #1
 80163a2:	d503      	bpl.n	80163ac <__hi0bits+0x3a>
 80163a4:	3001      	adds	r0, #1
 80163a6:	4770      	bx	lr
 80163a8:	2000      	movs	r0, #0
 80163aa:	e7e8      	b.n	801637e <__hi0bits+0xc>
 80163ac:	2020      	movs	r0, #32
 80163ae:	4770      	bx	lr

080163b0 <__lo0bits>:
 80163b0:	6803      	ldr	r3, [r0, #0]
 80163b2:	f013 0207 	ands.w	r2, r3, #7
 80163b6:	4601      	mov	r1, r0
 80163b8:	d00b      	beq.n	80163d2 <__lo0bits+0x22>
 80163ba:	07da      	lsls	r2, r3, #31
 80163bc:	d423      	bmi.n	8016406 <__lo0bits+0x56>
 80163be:	0798      	lsls	r0, r3, #30
 80163c0:	bf49      	itett	mi
 80163c2:	085b      	lsrmi	r3, r3, #1
 80163c4:	089b      	lsrpl	r3, r3, #2
 80163c6:	2001      	movmi	r0, #1
 80163c8:	600b      	strmi	r3, [r1, #0]
 80163ca:	bf5c      	itt	pl
 80163cc:	600b      	strpl	r3, [r1, #0]
 80163ce:	2002      	movpl	r0, #2
 80163d0:	4770      	bx	lr
 80163d2:	b298      	uxth	r0, r3
 80163d4:	b9a8      	cbnz	r0, 8016402 <__lo0bits+0x52>
 80163d6:	0c1b      	lsrs	r3, r3, #16
 80163d8:	2010      	movs	r0, #16
 80163da:	f013 0fff 	tst.w	r3, #255	; 0xff
 80163de:	bf04      	itt	eq
 80163e0:	0a1b      	lsreq	r3, r3, #8
 80163e2:	3008      	addeq	r0, #8
 80163e4:	071a      	lsls	r2, r3, #28
 80163e6:	bf04      	itt	eq
 80163e8:	091b      	lsreq	r3, r3, #4
 80163ea:	3004      	addeq	r0, #4
 80163ec:	079a      	lsls	r2, r3, #30
 80163ee:	bf04      	itt	eq
 80163f0:	089b      	lsreq	r3, r3, #2
 80163f2:	3002      	addeq	r0, #2
 80163f4:	07da      	lsls	r2, r3, #31
 80163f6:	d402      	bmi.n	80163fe <__lo0bits+0x4e>
 80163f8:	085b      	lsrs	r3, r3, #1
 80163fa:	d006      	beq.n	801640a <__lo0bits+0x5a>
 80163fc:	3001      	adds	r0, #1
 80163fe:	600b      	str	r3, [r1, #0]
 8016400:	4770      	bx	lr
 8016402:	4610      	mov	r0, r2
 8016404:	e7e9      	b.n	80163da <__lo0bits+0x2a>
 8016406:	2000      	movs	r0, #0
 8016408:	4770      	bx	lr
 801640a:	2020      	movs	r0, #32
 801640c:	4770      	bx	lr

0801640e <__i2b>:
 801640e:	b510      	push	{r4, lr}
 8016410:	460c      	mov	r4, r1
 8016412:	2101      	movs	r1, #1
 8016414:	f7ff fee9 	bl	80161ea <_Balloc>
 8016418:	2201      	movs	r2, #1
 801641a:	6144      	str	r4, [r0, #20]
 801641c:	6102      	str	r2, [r0, #16]
 801641e:	bd10      	pop	{r4, pc}

08016420 <__multiply>:
 8016420:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016424:	4614      	mov	r4, r2
 8016426:	690a      	ldr	r2, [r1, #16]
 8016428:	6923      	ldr	r3, [r4, #16]
 801642a:	429a      	cmp	r2, r3
 801642c:	bfb8      	it	lt
 801642e:	460b      	movlt	r3, r1
 8016430:	4688      	mov	r8, r1
 8016432:	bfbc      	itt	lt
 8016434:	46a0      	movlt	r8, r4
 8016436:	461c      	movlt	r4, r3
 8016438:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801643c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8016440:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016444:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016448:	eb07 0609 	add.w	r6, r7, r9
 801644c:	42b3      	cmp	r3, r6
 801644e:	bfb8      	it	lt
 8016450:	3101      	addlt	r1, #1
 8016452:	f7ff feca 	bl	80161ea <_Balloc>
 8016456:	f100 0514 	add.w	r5, r0, #20
 801645a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801645e:	462b      	mov	r3, r5
 8016460:	2200      	movs	r2, #0
 8016462:	4573      	cmp	r3, lr
 8016464:	d316      	bcc.n	8016494 <__multiply+0x74>
 8016466:	f104 0214 	add.w	r2, r4, #20
 801646a:	f108 0114 	add.w	r1, r8, #20
 801646e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016472:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016476:	9300      	str	r3, [sp, #0]
 8016478:	9b00      	ldr	r3, [sp, #0]
 801647a:	9201      	str	r2, [sp, #4]
 801647c:	4293      	cmp	r3, r2
 801647e:	d80c      	bhi.n	801649a <__multiply+0x7a>
 8016480:	2e00      	cmp	r6, #0
 8016482:	dd03      	ble.n	801648c <__multiply+0x6c>
 8016484:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016488:	2b00      	cmp	r3, #0
 801648a:	d05d      	beq.n	8016548 <__multiply+0x128>
 801648c:	6106      	str	r6, [r0, #16]
 801648e:	b003      	add	sp, #12
 8016490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016494:	f843 2b04 	str.w	r2, [r3], #4
 8016498:	e7e3      	b.n	8016462 <__multiply+0x42>
 801649a:	f8b2 b000 	ldrh.w	fp, [r2]
 801649e:	f1bb 0f00 	cmp.w	fp, #0
 80164a2:	d023      	beq.n	80164ec <__multiply+0xcc>
 80164a4:	4689      	mov	r9, r1
 80164a6:	46ac      	mov	ip, r5
 80164a8:	f04f 0800 	mov.w	r8, #0
 80164ac:	f859 4b04 	ldr.w	r4, [r9], #4
 80164b0:	f8dc a000 	ldr.w	sl, [ip]
 80164b4:	b2a3      	uxth	r3, r4
 80164b6:	fa1f fa8a 	uxth.w	sl, sl
 80164ba:	fb0b a303 	mla	r3, fp, r3, sl
 80164be:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80164c2:	f8dc 4000 	ldr.w	r4, [ip]
 80164c6:	4443      	add	r3, r8
 80164c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80164cc:	fb0b 840a 	mla	r4, fp, sl, r8
 80164d0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80164d4:	46e2      	mov	sl, ip
 80164d6:	b29b      	uxth	r3, r3
 80164d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80164dc:	454f      	cmp	r7, r9
 80164de:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80164e2:	f84a 3b04 	str.w	r3, [sl], #4
 80164e6:	d82b      	bhi.n	8016540 <__multiply+0x120>
 80164e8:	f8cc 8004 	str.w	r8, [ip, #4]
 80164ec:	9b01      	ldr	r3, [sp, #4]
 80164ee:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80164f2:	3204      	adds	r2, #4
 80164f4:	f1ba 0f00 	cmp.w	sl, #0
 80164f8:	d020      	beq.n	801653c <__multiply+0x11c>
 80164fa:	682b      	ldr	r3, [r5, #0]
 80164fc:	4689      	mov	r9, r1
 80164fe:	46a8      	mov	r8, r5
 8016500:	f04f 0b00 	mov.w	fp, #0
 8016504:	f8b9 c000 	ldrh.w	ip, [r9]
 8016508:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801650c:	fb0a 440c 	mla	r4, sl, ip, r4
 8016510:	445c      	add	r4, fp
 8016512:	46c4      	mov	ip, r8
 8016514:	b29b      	uxth	r3, r3
 8016516:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801651a:	f84c 3b04 	str.w	r3, [ip], #4
 801651e:	f859 3b04 	ldr.w	r3, [r9], #4
 8016522:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8016526:	0c1b      	lsrs	r3, r3, #16
 8016528:	fb0a b303 	mla	r3, sl, r3, fp
 801652c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016530:	454f      	cmp	r7, r9
 8016532:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8016536:	d805      	bhi.n	8016544 <__multiply+0x124>
 8016538:	f8c8 3004 	str.w	r3, [r8, #4]
 801653c:	3504      	adds	r5, #4
 801653e:	e79b      	b.n	8016478 <__multiply+0x58>
 8016540:	46d4      	mov	ip, sl
 8016542:	e7b3      	b.n	80164ac <__multiply+0x8c>
 8016544:	46e0      	mov	r8, ip
 8016546:	e7dd      	b.n	8016504 <__multiply+0xe4>
 8016548:	3e01      	subs	r6, #1
 801654a:	e799      	b.n	8016480 <__multiply+0x60>

0801654c <__pow5mult>:
 801654c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016550:	4615      	mov	r5, r2
 8016552:	f012 0203 	ands.w	r2, r2, #3
 8016556:	4606      	mov	r6, r0
 8016558:	460f      	mov	r7, r1
 801655a:	d007      	beq.n	801656c <__pow5mult+0x20>
 801655c:	3a01      	subs	r2, #1
 801655e:	4c21      	ldr	r4, [pc, #132]	; (80165e4 <__pow5mult+0x98>)
 8016560:	2300      	movs	r3, #0
 8016562:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016566:	f7ff fe8b 	bl	8016280 <__multadd>
 801656a:	4607      	mov	r7, r0
 801656c:	10ad      	asrs	r5, r5, #2
 801656e:	d035      	beq.n	80165dc <__pow5mult+0x90>
 8016570:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016572:	b93c      	cbnz	r4, 8016584 <__pow5mult+0x38>
 8016574:	2010      	movs	r0, #16
 8016576:	f7ff fe13 	bl	80161a0 <malloc>
 801657a:	6270      	str	r0, [r6, #36]	; 0x24
 801657c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016580:	6004      	str	r4, [r0, #0]
 8016582:	60c4      	str	r4, [r0, #12]
 8016584:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016588:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801658c:	b94c      	cbnz	r4, 80165a2 <__pow5mult+0x56>
 801658e:	f240 2171 	movw	r1, #625	; 0x271
 8016592:	4630      	mov	r0, r6
 8016594:	f7ff ff3b 	bl	801640e <__i2b>
 8016598:	2300      	movs	r3, #0
 801659a:	f8c8 0008 	str.w	r0, [r8, #8]
 801659e:	4604      	mov	r4, r0
 80165a0:	6003      	str	r3, [r0, #0]
 80165a2:	f04f 0800 	mov.w	r8, #0
 80165a6:	07eb      	lsls	r3, r5, #31
 80165a8:	d50a      	bpl.n	80165c0 <__pow5mult+0x74>
 80165aa:	4639      	mov	r1, r7
 80165ac:	4622      	mov	r2, r4
 80165ae:	4630      	mov	r0, r6
 80165b0:	f7ff ff36 	bl	8016420 <__multiply>
 80165b4:	4639      	mov	r1, r7
 80165b6:	4681      	mov	r9, r0
 80165b8:	4630      	mov	r0, r6
 80165ba:	f7ff fe4a 	bl	8016252 <_Bfree>
 80165be:	464f      	mov	r7, r9
 80165c0:	106d      	asrs	r5, r5, #1
 80165c2:	d00b      	beq.n	80165dc <__pow5mult+0x90>
 80165c4:	6820      	ldr	r0, [r4, #0]
 80165c6:	b938      	cbnz	r0, 80165d8 <__pow5mult+0x8c>
 80165c8:	4622      	mov	r2, r4
 80165ca:	4621      	mov	r1, r4
 80165cc:	4630      	mov	r0, r6
 80165ce:	f7ff ff27 	bl	8016420 <__multiply>
 80165d2:	6020      	str	r0, [r4, #0]
 80165d4:	f8c0 8000 	str.w	r8, [r0]
 80165d8:	4604      	mov	r4, r0
 80165da:	e7e4      	b.n	80165a6 <__pow5mult+0x5a>
 80165dc:	4638      	mov	r0, r7
 80165de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80165e2:	bf00      	nop
 80165e4:	08018138 	.word	0x08018138

080165e8 <__lshift>:
 80165e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80165ec:	460c      	mov	r4, r1
 80165ee:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80165f2:	6923      	ldr	r3, [r4, #16]
 80165f4:	6849      	ldr	r1, [r1, #4]
 80165f6:	eb0a 0903 	add.w	r9, sl, r3
 80165fa:	68a3      	ldr	r3, [r4, #8]
 80165fc:	4607      	mov	r7, r0
 80165fe:	4616      	mov	r6, r2
 8016600:	f109 0501 	add.w	r5, r9, #1
 8016604:	42ab      	cmp	r3, r5
 8016606:	db32      	blt.n	801666e <__lshift+0x86>
 8016608:	4638      	mov	r0, r7
 801660a:	f7ff fdee 	bl	80161ea <_Balloc>
 801660e:	2300      	movs	r3, #0
 8016610:	4680      	mov	r8, r0
 8016612:	f100 0114 	add.w	r1, r0, #20
 8016616:	461a      	mov	r2, r3
 8016618:	4553      	cmp	r3, sl
 801661a:	db2b      	blt.n	8016674 <__lshift+0x8c>
 801661c:	6920      	ldr	r0, [r4, #16]
 801661e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016622:	f104 0314 	add.w	r3, r4, #20
 8016626:	f016 021f 	ands.w	r2, r6, #31
 801662a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801662e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016632:	d025      	beq.n	8016680 <__lshift+0x98>
 8016634:	f1c2 0e20 	rsb	lr, r2, #32
 8016638:	2000      	movs	r0, #0
 801663a:	681e      	ldr	r6, [r3, #0]
 801663c:	468a      	mov	sl, r1
 801663e:	4096      	lsls	r6, r2
 8016640:	4330      	orrs	r0, r6
 8016642:	f84a 0b04 	str.w	r0, [sl], #4
 8016646:	f853 0b04 	ldr.w	r0, [r3], #4
 801664a:	459c      	cmp	ip, r3
 801664c:	fa20 f00e 	lsr.w	r0, r0, lr
 8016650:	d814      	bhi.n	801667c <__lshift+0x94>
 8016652:	6048      	str	r0, [r1, #4]
 8016654:	b108      	cbz	r0, 801665a <__lshift+0x72>
 8016656:	f109 0502 	add.w	r5, r9, #2
 801665a:	3d01      	subs	r5, #1
 801665c:	4638      	mov	r0, r7
 801665e:	f8c8 5010 	str.w	r5, [r8, #16]
 8016662:	4621      	mov	r1, r4
 8016664:	f7ff fdf5 	bl	8016252 <_Bfree>
 8016668:	4640      	mov	r0, r8
 801666a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801666e:	3101      	adds	r1, #1
 8016670:	005b      	lsls	r3, r3, #1
 8016672:	e7c7      	b.n	8016604 <__lshift+0x1c>
 8016674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8016678:	3301      	adds	r3, #1
 801667a:	e7cd      	b.n	8016618 <__lshift+0x30>
 801667c:	4651      	mov	r1, sl
 801667e:	e7dc      	b.n	801663a <__lshift+0x52>
 8016680:	3904      	subs	r1, #4
 8016682:	f853 2b04 	ldr.w	r2, [r3], #4
 8016686:	f841 2f04 	str.w	r2, [r1, #4]!
 801668a:	459c      	cmp	ip, r3
 801668c:	d8f9      	bhi.n	8016682 <__lshift+0x9a>
 801668e:	e7e4      	b.n	801665a <__lshift+0x72>

08016690 <__mcmp>:
 8016690:	6903      	ldr	r3, [r0, #16]
 8016692:	690a      	ldr	r2, [r1, #16]
 8016694:	1a9b      	subs	r3, r3, r2
 8016696:	b530      	push	{r4, r5, lr}
 8016698:	d10c      	bne.n	80166b4 <__mcmp+0x24>
 801669a:	0092      	lsls	r2, r2, #2
 801669c:	3014      	adds	r0, #20
 801669e:	3114      	adds	r1, #20
 80166a0:	1884      	adds	r4, r0, r2
 80166a2:	4411      	add	r1, r2
 80166a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80166a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80166ac:	4295      	cmp	r5, r2
 80166ae:	d003      	beq.n	80166b8 <__mcmp+0x28>
 80166b0:	d305      	bcc.n	80166be <__mcmp+0x2e>
 80166b2:	2301      	movs	r3, #1
 80166b4:	4618      	mov	r0, r3
 80166b6:	bd30      	pop	{r4, r5, pc}
 80166b8:	42a0      	cmp	r0, r4
 80166ba:	d3f3      	bcc.n	80166a4 <__mcmp+0x14>
 80166bc:	e7fa      	b.n	80166b4 <__mcmp+0x24>
 80166be:	f04f 33ff 	mov.w	r3, #4294967295
 80166c2:	e7f7      	b.n	80166b4 <__mcmp+0x24>

080166c4 <__mdiff>:
 80166c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80166c8:	460d      	mov	r5, r1
 80166ca:	4607      	mov	r7, r0
 80166cc:	4611      	mov	r1, r2
 80166ce:	4628      	mov	r0, r5
 80166d0:	4614      	mov	r4, r2
 80166d2:	f7ff ffdd 	bl	8016690 <__mcmp>
 80166d6:	1e06      	subs	r6, r0, #0
 80166d8:	d108      	bne.n	80166ec <__mdiff+0x28>
 80166da:	4631      	mov	r1, r6
 80166dc:	4638      	mov	r0, r7
 80166de:	f7ff fd84 	bl	80161ea <_Balloc>
 80166e2:	2301      	movs	r3, #1
 80166e4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80166e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166ec:	bfa4      	itt	ge
 80166ee:	4623      	movge	r3, r4
 80166f0:	462c      	movge	r4, r5
 80166f2:	4638      	mov	r0, r7
 80166f4:	6861      	ldr	r1, [r4, #4]
 80166f6:	bfa6      	itte	ge
 80166f8:	461d      	movge	r5, r3
 80166fa:	2600      	movge	r6, #0
 80166fc:	2601      	movlt	r6, #1
 80166fe:	f7ff fd74 	bl	80161ea <_Balloc>
 8016702:	692b      	ldr	r3, [r5, #16]
 8016704:	60c6      	str	r6, [r0, #12]
 8016706:	6926      	ldr	r6, [r4, #16]
 8016708:	f105 0914 	add.w	r9, r5, #20
 801670c:	f104 0214 	add.w	r2, r4, #20
 8016710:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016714:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016718:	f100 0514 	add.w	r5, r0, #20
 801671c:	f04f 0e00 	mov.w	lr, #0
 8016720:	f852 ab04 	ldr.w	sl, [r2], #4
 8016724:	f859 4b04 	ldr.w	r4, [r9], #4
 8016728:	fa1e f18a 	uxtah	r1, lr, sl
 801672c:	b2a3      	uxth	r3, r4
 801672e:	1ac9      	subs	r1, r1, r3
 8016730:	0c23      	lsrs	r3, r4, #16
 8016732:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8016736:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801673a:	b289      	uxth	r1, r1
 801673c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016740:	45c8      	cmp	r8, r9
 8016742:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8016746:	4694      	mov	ip, r2
 8016748:	f845 3b04 	str.w	r3, [r5], #4
 801674c:	d8e8      	bhi.n	8016720 <__mdiff+0x5c>
 801674e:	45bc      	cmp	ip, r7
 8016750:	d304      	bcc.n	801675c <__mdiff+0x98>
 8016752:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016756:	b183      	cbz	r3, 801677a <__mdiff+0xb6>
 8016758:	6106      	str	r6, [r0, #16]
 801675a:	e7c5      	b.n	80166e8 <__mdiff+0x24>
 801675c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016760:	fa1e f381 	uxtah	r3, lr, r1
 8016764:	141a      	asrs	r2, r3, #16
 8016766:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801676a:	b29b      	uxth	r3, r3
 801676c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016770:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016774:	f845 3b04 	str.w	r3, [r5], #4
 8016778:	e7e9      	b.n	801674e <__mdiff+0x8a>
 801677a:	3e01      	subs	r6, #1
 801677c:	e7e9      	b.n	8016752 <__mdiff+0x8e>
	...

08016780 <__ulp>:
 8016780:	4b12      	ldr	r3, [pc, #72]	; (80167cc <__ulp+0x4c>)
 8016782:	ee10 2a90 	vmov	r2, s1
 8016786:	401a      	ands	r2, r3
 8016788:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 801678c:	2b00      	cmp	r3, #0
 801678e:	dd04      	ble.n	801679a <__ulp+0x1a>
 8016790:	2000      	movs	r0, #0
 8016792:	4619      	mov	r1, r3
 8016794:	ec41 0b10 	vmov	d0, r0, r1
 8016798:	4770      	bx	lr
 801679a:	425b      	negs	r3, r3
 801679c:	151b      	asrs	r3, r3, #20
 801679e:	2b13      	cmp	r3, #19
 80167a0:	f04f 0000 	mov.w	r0, #0
 80167a4:	f04f 0100 	mov.w	r1, #0
 80167a8:	dc04      	bgt.n	80167b4 <__ulp+0x34>
 80167aa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80167ae:	fa42 f103 	asr.w	r1, r2, r3
 80167b2:	e7ef      	b.n	8016794 <__ulp+0x14>
 80167b4:	3b14      	subs	r3, #20
 80167b6:	2b1e      	cmp	r3, #30
 80167b8:	f04f 0201 	mov.w	r2, #1
 80167bc:	bfda      	itte	le
 80167be:	f1c3 031f 	rsble	r3, r3, #31
 80167c2:	fa02 f303 	lslle.w	r3, r2, r3
 80167c6:	4613      	movgt	r3, r2
 80167c8:	4618      	mov	r0, r3
 80167ca:	e7e3      	b.n	8016794 <__ulp+0x14>
 80167cc:	7ff00000 	.word	0x7ff00000

080167d0 <__b2d>:
 80167d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167d2:	6905      	ldr	r5, [r0, #16]
 80167d4:	f100 0714 	add.w	r7, r0, #20
 80167d8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80167dc:	1f2e      	subs	r6, r5, #4
 80167de:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80167e2:	4620      	mov	r0, r4
 80167e4:	f7ff fdc5 	bl	8016372 <__hi0bits>
 80167e8:	f1c0 0320 	rsb	r3, r0, #32
 80167ec:	280a      	cmp	r0, #10
 80167ee:	600b      	str	r3, [r1, #0]
 80167f0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8016868 <__b2d+0x98>
 80167f4:	dc14      	bgt.n	8016820 <__b2d+0x50>
 80167f6:	f1c0 0e0b 	rsb	lr, r0, #11
 80167fa:	fa24 f10e 	lsr.w	r1, r4, lr
 80167fe:	42b7      	cmp	r7, r6
 8016800:	ea41 030c 	orr.w	r3, r1, ip
 8016804:	bf34      	ite	cc
 8016806:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801680a:	2100      	movcs	r1, #0
 801680c:	3015      	adds	r0, #21
 801680e:	fa04 f000 	lsl.w	r0, r4, r0
 8016812:	fa21 f10e 	lsr.w	r1, r1, lr
 8016816:	ea40 0201 	orr.w	r2, r0, r1
 801681a:	ec43 2b10 	vmov	d0, r2, r3
 801681e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016820:	42b7      	cmp	r7, r6
 8016822:	bf3a      	itte	cc
 8016824:	f1a5 0608 	subcc.w	r6, r5, #8
 8016828:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801682c:	2100      	movcs	r1, #0
 801682e:	380b      	subs	r0, #11
 8016830:	d015      	beq.n	801685e <__b2d+0x8e>
 8016832:	4084      	lsls	r4, r0
 8016834:	f1c0 0520 	rsb	r5, r0, #32
 8016838:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 801683c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8016840:	42be      	cmp	r6, r7
 8016842:	fa21 fc05 	lsr.w	ip, r1, r5
 8016846:	ea44 030c 	orr.w	r3, r4, ip
 801684a:	bf8c      	ite	hi
 801684c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8016850:	2400      	movls	r4, #0
 8016852:	fa01 f000 	lsl.w	r0, r1, r0
 8016856:	40ec      	lsrs	r4, r5
 8016858:	ea40 0204 	orr.w	r2, r0, r4
 801685c:	e7dd      	b.n	801681a <__b2d+0x4a>
 801685e:	ea44 030c 	orr.w	r3, r4, ip
 8016862:	460a      	mov	r2, r1
 8016864:	e7d9      	b.n	801681a <__b2d+0x4a>
 8016866:	bf00      	nop
 8016868:	3ff00000 	.word	0x3ff00000

0801686c <__d2b>:
 801686c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016870:	460e      	mov	r6, r1
 8016872:	2101      	movs	r1, #1
 8016874:	ec59 8b10 	vmov	r8, r9, d0
 8016878:	4615      	mov	r5, r2
 801687a:	f7ff fcb6 	bl	80161ea <_Balloc>
 801687e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8016882:	4607      	mov	r7, r0
 8016884:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016888:	bb34      	cbnz	r4, 80168d8 <__d2b+0x6c>
 801688a:	9301      	str	r3, [sp, #4]
 801688c:	f1b8 0300 	subs.w	r3, r8, #0
 8016890:	d027      	beq.n	80168e2 <__d2b+0x76>
 8016892:	a802      	add	r0, sp, #8
 8016894:	f840 3d08 	str.w	r3, [r0, #-8]!
 8016898:	f7ff fd8a 	bl	80163b0 <__lo0bits>
 801689c:	9900      	ldr	r1, [sp, #0]
 801689e:	b1f0      	cbz	r0, 80168de <__d2b+0x72>
 80168a0:	9a01      	ldr	r2, [sp, #4]
 80168a2:	f1c0 0320 	rsb	r3, r0, #32
 80168a6:	fa02 f303 	lsl.w	r3, r2, r3
 80168aa:	430b      	orrs	r3, r1
 80168ac:	40c2      	lsrs	r2, r0
 80168ae:	617b      	str	r3, [r7, #20]
 80168b0:	9201      	str	r2, [sp, #4]
 80168b2:	9b01      	ldr	r3, [sp, #4]
 80168b4:	61bb      	str	r3, [r7, #24]
 80168b6:	2b00      	cmp	r3, #0
 80168b8:	bf14      	ite	ne
 80168ba:	2102      	movne	r1, #2
 80168bc:	2101      	moveq	r1, #1
 80168be:	6139      	str	r1, [r7, #16]
 80168c0:	b1c4      	cbz	r4, 80168f4 <__d2b+0x88>
 80168c2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80168c6:	4404      	add	r4, r0
 80168c8:	6034      	str	r4, [r6, #0]
 80168ca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80168ce:	6028      	str	r0, [r5, #0]
 80168d0:	4638      	mov	r0, r7
 80168d2:	b003      	add	sp, #12
 80168d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80168dc:	e7d5      	b.n	801688a <__d2b+0x1e>
 80168de:	6179      	str	r1, [r7, #20]
 80168e0:	e7e7      	b.n	80168b2 <__d2b+0x46>
 80168e2:	a801      	add	r0, sp, #4
 80168e4:	f7ff fd64 	bl	80163b0 <__lo0bits>
 80168e8:	9b01      	ldr	r3, [sp, #4]
 80168ea:	617b      	str	r3, [r7, #20]
 80168ec:	2101      	movs	r1, #1
 80168ee:	6139      	str	r1, [r7, #16]
 80168f0:	3020      	adds	r0, #32
 80168f2:	e7e5      	b.n	80168c0 <__d2b+0x54>
 80168f4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80168f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80168fc:	6030      	str	r0, [r6, #0]
 80168fe:	6918      	ldr	r0, [r3, #16]
 8016900:	f7ff fd37 	bl	8016372 <__hi0bits>
 8016904:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016908:	e7e1      	b.n	80168ce <__d2b+0x62>

0801690a <__ratio>:
 801690a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801690e:	4688      	mov	r8, r1
 8016910:	4669      	mov	r1, sp
 8016912:	4681      	mov	r9, r0
 8016914:	f7ff ff5c 	bl	80167d0 <__b2d>
 8016918:	a901      	add	r1, sp, #4
 801691a:	4640      	mov	r0, r8
 801691c:	ec57 6b10 	vmov	r6, r7, d0
 8016920:	f7ff ff56 	bl	80167d0 <__b2d>
 8016924:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016928:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801692c:	eba3 0c02 	sub.w	ip, r3, r2
 8016930:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016934:	1a9b      	subs	r3, r3, r2
 8016936:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801693a:	ec5b ab10 	vmov	sl, fp, d0
 801693e:	2b00      	cmp	r3, #0
 8016940:	bfce      	itee	gt
 8016942:	463a      	movgt	r2, r7
 8016944:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016948:	465a      	movle	r2, fp
 801694a:	4659      	mov	r1, fp
 801694c:	463d      	mov	r5, r7
 801694e:	bfd4      	ite	le
 8016950:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8016954:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8016958:	4630      	mov	r0, r6
 801695a:	ee10 2a10 	vmov	r2, s0
 801695e:	460b      	mov	r3, r1
 8016960:	4629      	mov	r1, r5
 8016962:	f7e9 ff8b 	bl	800087c <__aeabi_ddiv>
 8016966:	ec41 0b10 	vmov	d0, r0, r1
 801696a:	b003      	add	sp, #12
 801696c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016970 <__copybits>:
 8016970:	3901      	subs	r1, #1
 8016972:	b510      	push	{r4, lr}
 8016974:	1149      	asrs	r1, r1, #5
 8016976:	6914      	ldr	r4, [r2, #16]
 8016978:	3101      	adds	r1, #1
 801697a:	f102 0314 	add.w	r3, r2, #20
 801697e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016982:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016986:	42a3      	cmp	r3, r4
 8016988:	4602      	mov	r2, r0
 801698a:	d303      	bcc.n	8016994 <__copybits+0x24>
 801698c:	2300      	movs	r3, #0
 801698e:	428a      	cmp	r2, r1
 8016990:	d305      	bcc.n	801699e <__copybits+0x2e>
 8016992:	bd10      	pop	{r4, pc}
 8016994:	f853 2b04 	ldr.w	r2, [r3], #4
 8016998:	f840 2b04 	str.w	r2, [r0], #4
 801699c:	e7f3      	b.n	8016986 <__copybits+0x16>
 801699e:	f842 3b04 	str.w	r3, [r2], #4
 80169a2:	e7f4      	b.n	801698e <__copybits+0x1e>

080169a4 <__any_on>:
 80169a4:	f100 0214 	add.w	r2, r0, #20
 80169a8:	6900      	ldr	r0, [r0, #16]
 80169aa:	114b      	asrs	r3, r1, #5
 80169ac:	4298      	cmp	r0, r3
 80169ae:	b510      	push	{r4, lr}
 80169b0:	db11      	blt.n	80169d6 <__any_on+0x32>
 80169b2:	dd0a      	ble.n	80169ca <__any_on+0x26>
 80169b4:	f011 011f 	ands.w	r1, r1, #31
 80169b8:	d007      	beq.n	80169ca <__any_on+0x26>
 80169ba:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80169be:	fa24 f001 	lsr.w	r0, r4, r1
 80169c2:	fa00 f101 	lsl.w	r1, r0, r1
 80169c6:	428c      	cmp	r4, r1
 80169c8:	d10b      	bne.n	80169e2 <__any_on+0x3e>
 80169ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80169ce:	4293      	cmp	r3, r2
 80169d0:	d803      	bhi.n	80169da <__any_on+0x36>
 80169d2:	2000      	movs	r0, #0
 80169d4:	bd10      	pop	{r4, pc}
 80169d6:	4603      	mov	r3, r0
 80169d8:	e7f7      	b.n	80169ca <__any_on+0x26>
 80169da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80169de:	2900      	cmp	r1, #0
 80169e0:	d0f5      	beq.n	80169ce <__any_on+0x2a>
 80169e2:	2001      	movs	r0, #1
 80169e4:	e7f6      	b.n	80169d4 <__any_on+0x30>

080169e6 <_calloc_r>:
 80169e6:	b538      	push	{r3, r4, r5, lr}
 80169e8:	fb02 f401 	mul.w	r4, r2, r1
 80169ec:	4621      	mov	r1, r4
 80169ee:	f000 f857 	bl	8016aa0 <_malloc_r>
 80169f2:	4605      	mov	r5, r0
 80169f4:	b118      	cbz	r0, 80169fe <_calloc_r+0x18>
 80169f6:	4622      	mov	r2, r4
 80169f8:	2100      	movs	r1, #0
 80169fa:	f7fc f8fd 	bl	8012bf8 <memset>
 80169fe:	4628      	mov	r0, r5
 8016a00:	bd38      	pop	{r3, r4, r5, pc}
	...

08016a04 <_free_r>:
 8016a04:	b538      	push	{r3, r4, r5, lr}
 8016a06:	4605      	mov	r5, r0
 8016a08:	2900      	cmp	r1, #0
 8016a0a:	d045      	beq.n	8016a98 <_free_r+0x94>
 8016a0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016a10:	1f0c      	subs	r4, r1, #4
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	bfb8      	it	lt
 8016a16:	18e4      	addlt	r4, r4, r3
 8016a18:	f000 ffdb 	bl	80179d2 <__malloc_lock>
 8016a1c:	4a1f      	ldr	r2, [pc, #124]	; (8016a9c <_free_r+0x98>)
 8016a1e:	6813      	ldr	r3, [r2, #0]
 8016a20:	4610      	mov	r0, r2
 8016a22:	b933      	cbnz	r3, 8016a32 <_free_r+0x2e>
 8016a24:	6063      	str	r3, [r4, #4]
 8016a26:	6014      	str	r4, [r2, #0]
 8016a28:	4628      	mov	r0, r5
 8016a2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016a2e:	f000 bfd1 	b.w	80179d4 <__malloc_unlock>
 8016a32:	42a3      	cmp	r3, r4
 8016a34:	d90c      	bls.n	8016a50 <_free_r+0x4c>
 8016a36:	6821      	ldr	r1, [r4, #0]
 8016a38:	1862      	adds	r2, r4, r1
 8016a3a:	4293      	cmp	r3, r2
 8016a3c:	bf04      	itt	eq
 8016a3e:	681a      	ldreq	r2, [r3, #0]
 8016a40:	685b      	ldreq	r3, [r3, #4]
 8016a42:	6063      	str	r3, [r4, #4]
 8016a44:	bf04      	itt	eq
 8016a46:	1852      	addeq	r2, r2, r1
 8016a48:	6022      	streq	r2, [r4, #0]
 8016a4a:	6004      	str	r4, [r0, #0]
 8016a4c:	e7ec      	b.n	8016a28 <_free_r+0x24>
 8016a4e:	4613      	mov	r3, r2
 8016a50:	685a      	ldr	r2, [r3, #4]
 8016a52:	b10a      	cbz	r2, 8016a58 <_free_r+0x54>
 8016a54:	42a2      	cmp	r2, r4
 8016a56:	d9fa      	bls.n	8016a4e <_free_r+0x4a>
 8016a58:	6819      	ldr	r1, [r3, #0]
 8016a5a:	1858      	adds	r0, r3, r1
 8016a5c:	42a0      	cmp	r0, r4
 8016a5e:	d10b      	bne.n	8016a78 <_free_r+0x74>
 8016a60:	6820      	ldr	r0, [r4, #0]
 8016a62:	4401      	add	r1, r0
 8016a64:	1858      	adds	r0, r3, r1
 8016a66:	4282      	cmp	r2, r0
 8016a68:	6019      	str	r1, [r3, #0]
 8016a6a:	d1dd      	bne.n	8016a28 <_free_r+0x24>
 8016a6c:	6810      	ldr	r0, [r2, #0]
 8016a6e:	6852      	ldr	r2, [r2, #4]
 8016a70:	605a      	str	r2, [r3, #4]
 8016a72:	4401      	add	r1, r0
 8016a74:	6019      	str	r1, [r3, #0]
 8016a76:	e7d7      	b.n	8016a28 <_free_r+0x24>
 8016a78:	d902      	bls.n	8016a80 <_free_r+0x7c>
 8016a7a:	230c      	movs	r3, #12
 8016a7c:	602b      	str	r3, [r5, #0]
 8016a7e:	e7d3      	b.n	8016a28 <_free_r+0x24>
 8016a80:	6820      	ldr	r0, [r4, #0]
 8016a82:	1821      	adds	r1, r4, r0
 8016a84:	428a      	cmp	r2, r1
 8016a86:	bf04      	itt	eq
 8016a88:	6811      	ldreq	r1, [r2, #0]
 8016a8a:	6852      	ldreq	r2, [r2, #4]
 8016a8c:	6062      	str	r2, [r4, #4]
 8016a8e:	bf04      	itt	eq
 8016a90:	1809      	addeq	r1, r1, r0
 8016a92:	6021      	streq	r1, [r4, #0]
 8016a94:	605c      	str	r4, [r3, #4]
 8016a96:	e7c7      	b.n	8016a28 <_free_r+0x24>
 8016a98:	bd38      	pop	{r3, r4, r5, pc}
 8016a9a:	bf00      	nop
 8016a9c:	20036a8c 	.word	0x20036a8c

08016aa0 <_malloc_r>:
 8016aa0:	b570      	push	{r4, r5, r6, lr}
 8016aa2:	1ccd      	adds	r5, r1, #3
 8016aa4:	f025 0503 	bic.w	r5, r5, #3
 8016aa8:	3508      	adds	r5, #8
 8016aaa:	2d0c      	cmp	r5, #12
 8016aac:	bf38      	it	cc
 8016aae:	250c      	movcc	r5, #12
 8016ab0:	2d00      	cmp	r5, #0
 8016ab2:	4606      	mov	r6, r0
 8016ab4:	db01      	blt.n	8016aba <_malloc_r+0x1a>
 8016ab6:	42a9      	cmp	r1, r5
 8016ab8:	d903      	bls.n	8016ac2 <_malloc_r+0x22>
 8016aba:	230c      	movs	r3, #12
 8016abc:	6033      	str	r3, [r6, #0]
 8016abe:	2000      	movs	r0, #0
 8016ac0:	bd70      	pop	{r4, r5, r6, pc}
 8016ac2:	f000 ff86 	bl	80179d2 <__malloc_lock>
 8016ac6:	4a21      	ldr	r2, [pc, #132]	; (8016b4c <_malloc_r+0xac>)
 8016ac8:	6814      	ldr	r4, [r2, #0]
 8016aca:	4621      	mov	r1, r4
 8016acc:	b991      	cbnz	r1, 8016af4 <_malloc_r+0x54>
 8016ace:	4c20      	ldr	r4, [pc, #128]	; (8016b50 <_malloc_r+0xb0>)
 8016ad0:	6823      	ldr	r3, [r4, #0]
 8016ad2:	b91b      	cbnz	r3, 8016adc <_malloc_r+0x3c>
 8016ad4:	4630      	mov	r0, r6
 8016ad6:	f000 fe19 	bl	801770c <_sbrk_r>
 8016ada:	6020      	str	r0, [r4, #0]
 8016adc:	4629      	mov	r1, r5
 8016ade:	4630      	mov	r0, r6
 8016ae0:	f000 fe14 	bl	801770c <_sbrk_r>
 8016ae4:	1c43      	adds	r3, r0, #1
 8016ae6:	d124      	bne.n	8016b32 <_malloc_r+0x92>
 8016ae8:	230c      	movs	r3, #12
 8016aea:	6033      	str	r3, [r6, #0]
 8016aec:	4630      	mov	r0, r6
 8016aee:	f000 ff71 	bl	80179d4 <__malloc_unlock>
 8016af2:	e7e4      	b.n	8016abe <_malloc_r+0x1e>
 8016af4:	680b      	ldr	r3, [r1, #0]
 8016af6:	1b5b      	subs	r3, r3, r5
 8016af8:	d418      	bmi.n	8016b2c <_malloc_r+0x8c>
 8016afa:	2b0b      	cmp	r3, #11
 8016afc:	d90f      	bls.n	8016b1e <_malloc_r+0x7e>
 8016afe:	600b      	str	r3, [r1, #0]
 8016b00:	50cd      	str	r5, [r1, r3]
 8016b02:	18cc      	adds	r4, r1, r3
 8016b04:	4630      	mov	r0, r6
 8016b06:	f000 ff65 	bl	80179d4 <__malloc_unlock>
 8016b0a:	f104 000b 	add.w	r0, r4, #11
 8016b0e:	1d23      	adds	r3, r4, #4
 8016b10:	f020 0007 	bic.w	r0, r0, #7
 8016b14:	1ac3      	subs	r3, r0, r3
 8016b16:	d0d3      	beq.n	8016ac0 <_malloc_r+0x20>
 8016b18:	425a      	negs	r2, r3
 8016b1a:	50e2      	str	r2, [r4, r3]
 8016b1c:	e7d0      	b.n	8016ac0 <_malloc_r+0x20>
 8016b1e:	428c      	cmp	r4, r1
 8016b20:	684b      	ldr	r3, [r1, #4]
 8016b22:	bf16      	itet	ne
 8016b24:	6063      	strne	r3, [r4, #4]
 8016b26:	6013      	streq	r3, [r2, #0]
 8016b28:	460c      	movne	r4, r1
 8016b2a:	e7eb      	b.n	8016b04 <_malloc_r+0x64>
 8016b2c:	460c      	mov	r4, r1
 8016b2e:	6849      	ldr	r1, [r1, #4]
 8016b30:	e7cc      	b.n	8016acc <_malloc_r+0x2c>
 8016b32:	1cc4      	adds	r4, r0, #3
 8016b34:	f024 0403 	bic.w	r4, r4, #3
 8016b38:	42a0      	cmp	r0, r4
 8016b3a:	d005      	beq.n	8016b48 <_malloc_r+0xa8>
 8016b3c:	1a21      	subs	r1, r4, r0
 8016b3e:	4630      	mov	r0, r6
 8016b40:	f000 fde4 	bl	801770c <_sbrk_r>
 8016b44:	3001      	adds	r0, #1
 8016b46:	d0cf      	beq.n	8016ae8 <_malloc_r+0x48>
 8016b48:	6025      	str	r5, [r4, #0]
 8016b4a:	e7db      	b.n	8016b04 <_malloc_r+0x64>
 8016b4c:	20036a8c 	.word	0x20036a8c
 8016b50:	20036a90 	.word	0x20036a90

08016b54 <__ssputs_r>:
 8016b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016b58:	688e      	ldr	r6, [r1, #8]
 8016b5a:	429e      	cmp	r6, r3
 8016b5c:	4682      	mov	sl, r0
 8016b5e:	460c      	mov	r4, r1
 8016b60:	4690      	mov	r8, r2
 8016b62:	4699      	mov	r9, r3
 8016b64:	d837      	bhi.n	8016bd6 <__ssputs_r+0x82>
 8016b66:	898a      	ldrh	r2, [r1, #12]
 8016b68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016b6c:	d031      	beq.n	8016bd2 <__ssputs_r+0x7e>
 8016b6e:	6825      	ldr	r5, [r4, #0]
 8016b70:	6909      	ldr	r1, [r1, #16]
 8016b72:	1a6f      	subs	r7, r5, r1
 8016b74:	6965      	ldr	r5, [r4, #20]
 8016b76:	2302      	movs	r3, #2
 8016b78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016b7c:	fb95 f5f3 	sdiv	r5, r5, r3
 8016b80:	f109 0301 	add.w	r3, r9, #1
 8016b84:	443b      	add	r3, r7
 8016b86:	429d      	cmp	r5, r3
 8016b88:	bf38      	it	cc
 8016b8a:	461d      	movcc	r5, r3
 8016b8c:	0553      	lsls	r3, r2, #21
 8016b8e:	d530      	bpl.n	8016bf2 <__ssputs_r+0x9e>
 8016b90:	4629      	mov	r1, r5
 8016b92:	f7ff ff85 	bl	8016aa0 <_malloc_r>
 8016b96:	4606      	mov	r6, r0
 8016b98:	b950      	cbnz	r0, 8016bb0 <__ssputs_r+0x5c>
 8016b9a:	230c      	movs	r3, #12
 8016b9c:	f8ca 3000 	str.w	r3, [sl]
 8016ba0:	89a3      	ldrh	r3, [r4, #12]
 8016ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016ba6:	81a3      	strh	r3, [r4, #12]
 8016ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8016bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016bb0:	463a      	mov	r2, r7
 8016bb2:	6921      	ldr	r1, [r4, #16]
 8016bb4:	f7ff fb0e 	bl	80161d4 <memcpy>
 8016bb8:	89a3      	ldrh	r3, [r4, #12]
 8016bba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016bc2:	81a3      	strh	r3, [r4, #12]
 8016bc4:	6126      	str	r6, [r4, #16]
 8016bc6:	6165      	str	r5, [r4, #20]
 8016bc8:	443e      	add	r6, r7
 8016bca:	1bed      	subs	r5, r5, r7
 8016bcc:	6026      	str	r6, [r4, #0]
 8016bce:	60a5      	str	r5, [r4, #8]
 8016bd0:	464e      	mov	r6, r9
 8016bd2:	454e      	cmp	r6, r9
 8016bd4:	d900      	bls.n	8016bd8 <__ssputs_r+0x84>
 8016bd6:	464e      	mov	r6, r9
 8016bd8:	4632      	mov	r2, r6
 8016bda:	4641      	mov	r1, r8
 8016bdc:	6820      	ldr	r0, [r4, #0]
 8016bde:	f000 fedf 	bl	80179a0 <memmove>
 8016be2:	68a3      	ldr	r3, [r4, #8]
 8016be4:	1b9b      	subs	r3, r3, r6
 8016be6:	60a3      	str	r3, [r4, #8]
 8016be8:	6823      	ldr	r3, [r4, #0]
 8016bea:	441e      	add	r6, r3
 8016bec:	6026      	str	r6, [r4, #0]
 8016bee:	2000      	movs	r0, #0
 8016bf0:	e7dc      	b.n	8016bac <__ssputs_r+0x58>
 8016bf2:	462a      	mov	r2, r5
 8016bf4:	f000 feef 	bl	80179d6 <_realloc_r>
 8016bf8:	4606      	mov	r6, r0
 8016bfa:	2800      	cmp	r0, #0
 8016bfc:	d1e2      	bne.n	8016bc4 <__ssputs_r+0x70>
 8016bfe:	6921      	ldr	r1, [r4, #16]
 8016c00:	4650      	mov	r0, sl
 8016c02:	f7ff feff 	bl	8016a04 <_free_r>
 8016c06:	e7c8      	b.n	8016b9a <__ssputs_r+0x46>

08016c08 <_svfiprintf_r>:
 8016c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c0c:	461d      	mov	r5, r3
 8016c0e:	898b      	ldrh	r3, [r1, #12]
 8016c10:	061f      	lsls	r7, r3, #24
 8016c12:	b09d      	sub	sp, #116	; 0x74
 8016c14:	4680      	mov	r8, r0
 8016c16:	460c      	mov	r4, r1
 8016c18:	4616      	mov	r6, r2
 8016c1a:	d50f      	bpl.n	8016c3c <_svfiprintf_r+0x34>
 8016c1c:	690b      	ldr	r3, [r1, #16]
 8016c1e:	b96b      	cbnz	r3, 8016c3c <_svfiprintf_r+0x34>
 8016c20:	2140      	movs	r1, #64	; 0x40
 8016c22:	f7ff ff3d 	bl	8016aa0 <_malloc_r>
 8016c26:	6020      	str	r0, [r4, #0]
 8016c28:	6120      	str	r0, [r4, #16]
 8016c2a:	b928      	cbnz	r0, 8016c38 <_svfiprintf_r+0x30>
 8016c2c:	230c      	movs	r3, #12
 8016c2e:	f8c8 3000 	str.w	r3, [r8]
 8016c32:	f04f 30ff 	mov.w	r0, #4294967295
 8016c36:	e0c8      	b.n	8016dca <_svfiprintf_r+0x1c2>
 8016c38:	2340      	movs	r3, #64	; 0x40
 8016c3a:	6163      	str	r3, [r4, #20]
 8016c3c:	2300      	movs	r3, #0
 8016c3e:	9309      	str	r3, [sp, #36]	; 0x24
 8016c40:	2320      	movs	r3, #32
 8016c42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016c46:	2330      	movs	r3, #48	; 0x30
 8016c48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016c4c:	9503      	str	r5, [sp, #12]
 8016c4e:	f04f 0b01 	mov.w	fp, #1
 8016c52:	4637      	mov	r7, r6
 8016c54:	463d      	mov	r5, r7
 8016c56:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016c5a:	b10b      	cbz	r3, 8016c60 <_svfiprintf_r+0x58>
 8016c5c:	2b25      	cmp	r3, #37	; 0x25
 8016c5e:	d13e      	bne.n	8016cde <_svfiprintf_r+0xd6>
 8016c60:	ebb7 0a06 	subs.w	sl, r7, r6
 8016c64:	d00b      	beq.n	8016c7e <_svfiprintf_r+0x76>
 8016c66:	4653      	mov	r3, sl
 8016c68:	4632      	mov	r2, r6
 8016c6a:	4621      	mov	r1, r4
 8016c6c:	4640      	mov	r0, r8
 8016c6e:	f7ff ff71 	bl	8016b54 <__ssputs_r>
 8016c72:	3001      	adds	r0, #1
 8016c74:	f000 80a4 	beq.w	8016dc0 <_svfiprintf_r+0x1b8>
 8016c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016c7a:	4453      	add	r3, sl
 8016c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8016c7e:	783b      	ldrb	r3, [r7, #0]
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	f000 809d 	beq.w	8016dc0 <_svfiprintf_r+0x1b8>
 8016c86:	2300      	movs	r3, #0
 8016c88:	f04f 32ff 	mov.w	r2, #4294967295
 8016c8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016c90:	9304      	str	r3, [sp, #16]
 8016c92:	9307      	str	r3, [sp, #28]
 8016c94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016c98:	931a      	str	r3, [sp, #104]	; 0x68
 8016c9a:	462f      	mov	r7, r5
 8016c9c:	2205      	movs	r2, #5
 8016c9e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8016ca2:	4850      	ldr	r0, [pc, #320]	; (8016de4 <_svfiprintf_r+0x1dc>)
 8016ca4:	f7e9 fab4 	bl	8000210 <memchr>
 8016ca8:	9b04      	ldr	r3, [sp, #16]
 8016caa:	b9d0      	cbnz	r0, 8016ce2 <_svfiprintf_r+0xda>
 8016cac:	06d9      	lsls	r1, r3, #27
 8016cae:	bf44      	itt	mi
 8016cb0:	2220      	movmi	r2, #32
 8016cb2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016cb6:	071a      	lsls	r2, r3, #28
 8016cb8:	bf44      	itt	mi
 8016cba:	222b      	movmi	r2, #43	; 0x2b
 8016cbc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016cc0:	782a      	ldrb	r2, [r5, #0]
 8016cc2:	2a2a      	cmp	r2, #42	; 0x2a
 8016cc4:	d015      	beq.n	8016cf2 <_svfiprintf_r+0xea>
 8016cc6:	9a07      	ldr	r2, [sp, #28]
 8016cc8:	462f      	mov	r7, r5
 8016cca:	2000      	movs	r0, #0
 8016ccc:	250a      	movs	r5, #10
 8016cce:	4639      	mov	r1, r7
 8016cd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016cd4:	3b30      	subs	r3, #48	; 0x30
 8016cd6:	2b09      	cmp	r3, #9
 8016cd8:	d94d      	bls.n	8016d76 <_svfiprintf_r+0x16e>
 8016cda:	b1b8      	cbz	r0, 8016d0c <_svfiprintf_r+0x104>
 8016cdc:	e00f      	b.n	8016cfe <_svfiprintf_r+0xf6>
 8016cde:	462f      	mov	r7, r5
 8016ce0:	e7b8      	b.n	8016c54 <_svfiprintf_r+0x4c>
 8016ce2:	4a40      	ldr	r2, [pc, #256]	; (8016de4 <_svfiprintf_r+0x1dc>)
 8016ce4:	1a80      	subs	r0, r0, r2
 8016ce6:	fa0b f000 	lsl.w	r0, fp, r0
 8016cea:	4318      	orrs	r0, r3
 8016cec:	9004      	str	r0, [sp, #16]
 8016cee:	463d      	mov	r5, r7
 8016cf0:	e7d3      	b.n	8016c9a <_svfiprintf_r+0x92>
 8016cf2:	9a03      	ldr	r2, [sp, #12]
 8016cf4:	1d11      	adds	r1, r2, #4
 8016cf6:	6812      	ldr	r2, [r2, #0]
 8016cf8:	9103      	str	r1, [sp, #12]
 8016cfa:	2a00      	cmp	r2, #0
 8016cfc:	db01      	blt.n	8016d02 <_svfiprintf_r+0xfa>
 8016cfe:	9207      	str	r2, [sp, #28]
 8016d00:	e004      	b.n	8016d0c <_svfiprintf_r+0x104>
 8016d02:	4252      	negs	r2, r2
 8016d04:	f043 0302 	orr.w	r3, r3, #2
 8016d08:	9207      	str	r2, [sp, #28]
 8016d0a:	9304      	str	r3, [sp, #16]
 8016d0c:	783b      	ldrb	r3, [r7, #0]
 8016d0e:	2b2e      	cmp	r3, #46	; 0x2e
 8016d10:	d10c      	bne.n	8016d2c <_svfiprintf_r+0x124>
 8016d12:	787b      	ldrb	r3, [r7, #1]
 8016d14:	2b2a      	cmp	r3, #42	; 0x2a
 8016d16:	d133      	bne.n	8016d80 <_svfiprintf_r+0x178>
 8016d18:	9b03      	ldr	r3, [sp, #12]
 8016d1a:	1d1a      	adds	r2, r3, #4
 8016d1c:	681b      	ldr	r3, [r3, #0]
 8016d1e:	9203      	str	r2, [sp, #12]
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	bfb8      	it	lt
 8016d24:	f04f 33ff 	movlt.w	r3, #4294967295
 8016d28:	3702      	adds	r7, #2
 8016d2a:	9305      	str	r3, [sp, #20]
 8016d2c:	4d2e      	ldr	r5, [pc, #184]	; (8016de8 <_svfiprintf_r+0x1e0>)
 8016d2e:	7839      	ldrb	r1, [r7, #0]
 8016d30:	2203      	movs	r2, #3
 8016d32:	4628      	mov	r0, r5
 8016d34:	f7e9 fa6c 	bl	8000210 <memchr>
 8016d38:	b138      	cbz	r0, 8016d4a <_svfiprintf_r+0x142>
 8016d3a:	2340      	movs	r3, #64	; 0x40
 8016d3c:	1b40      	subs	r0, r0, r5
 8016d3e:	fa03 f000 	lsl.w	r0, r3, r0
 8016d42:	9b04      	ldr	r3, [sp, #16]
 8016d44:	4303      	orrs	r3, r0
 8016d46:	3701      	adds	r7, #1
 8016d48:	9304      	str	r3, [sp, #16]
 8016d4a:	7839      	ldrb	r1, [r7, #0]
 8016d4c:	4827      	ldr	r0, [pc, #156]	; (8016dec <_svfiprintf_r+0x1e4>)
 8016d4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016d52:	2206      	movs	r2, #6
 8016d54:	1c7e      	adds	r6, r7, #1
 8016d56:	f7e9 fa5b 	bl	8000210 <memchr>
 8016d5a:	2800      	cmp	r0, #0
 8016d5c:	d038      	beq.n	8016dd0 <_svfiprintf_r+0x1c8>
 8016d5e:	4b24      	ldr	r3, [pc, #144]	; (8016df0 <_svfiprintf_r+0x1e8>)
 8016d60:	bb13      	cbnz	r3, 8016da8 <_svfiprintf_r+0x1a0>
 8016d62:	9b03      	ldr	r3, [sp, #12]
 8016d64:	3307      	adds	r3, #7
 8016d66:	f023 0307 	bic.w	r3, r3, #7
 8016d6a:	3308      	adds	r3, #8
 8016d6c:	9303      	str	r3, [sp, #12]
 8016d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016d70:	444b      	add	r3, r9
 8016d72:	9309      	str	r3, [sp, #36]	; 0x24
 8016d74:	e76d      	b.n	8016c52 <_svfiprintf_r+0x4a>
 8016d76:	fb05 3202 	mla	r2, r5, r2, r3
 8016d7a:	2001      	movs	r0, #1
 8016d7c:	460f      	mov	r7, r1
 8016d7e:	e7a6      	b.n	8016cce <_svfiprintf_r+0xc6>
 8016d80:	2300      	movs	r3, #0
 8016d82:	3701      	adds	r7, #1
 8016d84:	9305      	str	r3, [sp, #20]
 8016d86:	4619      	mov	r1, r3
 8016d88:	250a      	movs	r5, #10
 8016d8a:	4638      	mov	r0, r7
 8016d8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016d90:	3a30      	subs	r2, #48	; 0x30
 8016d92:	2a09      	cmp	r2, #9
 8016d94:	d903      	bls.n	8016d9e <_svfiprintf_r+0x196>
 8016d96:	2b00      	cmp	r3, #0
 8016d98:	d0c8      	beq.n	8016d2c <_svfiprintf_r+0x124>
 8016d9a:	9105      	str	r1, [sp, #20]
 8016d9c:	e7c6      	b.n	8016d2c <_svfiprintf_r+0x124>
 8016d9e:	fb05 2101 	mla	r1, r5, r1, r2
 8016da2:	2301      	movs	r3, #1
 8016da4:	4607      	mov	r7, r0
 8016da6:	e7f0      	b.n	8016d8a <_svfiprintf_r+0x182>
 8016da8:	ab03      	add	r3, sp, #12
 8016daa:	9300      	str	r3, [sp, #0]
 8016dac:	4622      	mov	r2, r4
 8016dae:	4b11      	ldr	r3, [pc, #68]	; (8016df4 <_svfiprintf_r+0x1ec>)
 8016db0:	a904      	add	r1, sp, #16
 8016db2:	4640      	mov	r0, r8
 8016db4:	f7fb ffbc 	bl	8012d30 <_printf_float>
 8016db8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016dbc:	4681      	mov	r9, r0
 8016dbe:	d1d6      	bne.n	8016d6e <_svfiprintf_r+0x166>
 8016dc0:	89a3      	ldrh	r3, [r4, #12]
 8016dc2:	065b      	lsls	r3, r3, #25
 8016dc4:	f53f af35 	bmi.w	8016c32 <_svfiprintf_r+0x2a>
 8016dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016dca:	b01d      	add	sp, #116	; 0x74
 8016dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016dd0:	ab03      	add	r3, sp, #12
 8016dd2:	9300      	str	r3, [sp, #0]
 8016dd4:	4622      	mov	r2, r4
 8016dd6:	4b07      	ldr	r3, [pc, #28]	; (8016df4 <_svfiprintf_r+0x1ec>)
 8016dd8:	a904      	add	r1, sp, #16
 8016dda:	4640      	mov	r0, r8
 8016ddc:	f7fc fa5e 	bl	801329c <_printf_i>
 8016de0:	e7ea      	b.n	8016db8 <_svfiprintf_r+0x1b0>
 8016de2:	bf00      	nop
 8016de4:	08018144 	.word	0x08018144
 8016de8:	0801814a 	.word	0x0801814a
 8016dec:	0801814e 	.word	0x0801814e
 8016df0:	08012d31 	.word	0x08012d31
 8016df4:	08016b55 	.word	0x08016b55

08016df8 <_sungetc_r>:
 8016df8:	b538      	push	{r3, r4, r5, lr}
 8016dfa:	1c4b      	adds	r3, r1, #1
 8016dfc:	4614      	mov	r4, r2
 8016dfe:	d103      	bne.n	8016e08 <_sungetc_r+0x10>
 8016e00:	f04f 35ff 	mov.w	r5, #4294967295
 8016e04:	4628      	mov	r0, r5
 8016e06:	bd38      	pop	{r3, r4, r5, pc}
 8016e08:	8993      	ldrh	r3, [r2, #12]
 8016e0a:	f023 0320 	bic.w	r3, r3, #32
 8016e0e:	8193      	strh	r3, [r2, #12]
 8016e10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016e12:	6852      	ldr	r2, [r2, #4]
 8016e14:	b2cd      	uxtb	r5, r1
 8016e16:	b18b      	cbz	r3, 8016e3c <_sungetc_r+0x44>
 8016e18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016e1a:	4293      	cmp	r3, r2
 8016e1c:	dd08      	ble.n	8016e30 <_sungetc_r+0x38>
 8016e1e:	6823      	ldr	r3, [r4, #0]
 8016e20:	1e5a      	subs	r2, r3, #1
 8016e22:	6022      	str	r2, [r4, #0]
 8016e24:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016e28:	6863      	ldr	r3, [r4, #4]
 8016e2a:	3301      	adds	r3, #1
 8016e2c:	6063      	str	r3, [r4, #4]
 8016e2e:	e7e9      	b.n	8016e04 <_sungetc_r+0xc>
 8016e30:	4621      	mov	r1, r4
 8016e32:	f000 fd4b 	bl	80178cc <__submore>
 8016e36:	2800      	cmp	r0, #0
 8016e38:	d0f1      	beq.n	8016e1e <_sungetc_r+0x26>
 8016e3a:	e7e1      	b.n	8016e00 <_sungetc_r+0x8>
 8016e3c:	6921      	ldr	r1, [r4, #16]
 8016e3e:	6823      	ldr	r3, [r4, #0]
 8016e40:	b151      	cbz	r1, 8016e58 <_sungetc_r+0x60>
 8016e42:	4299      	cmp	r1, r3
 8016e44:	d208      	bcs.n	8016e58 <_sungetc_r+0x60>
 8016e46:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016e4a:	42a9      	cmp	r1, r5
 8016e4c:	d104      	bne.n	8016e58 <_sungetc_r+0x60>
 8016e4e:	3b01      	subs	r3, #1
 8016e50:	3201      	adds	r2, #1
 8016e52:	6023      	str	r3, [r4, #0]
 8016e54:	6062      	str	r2, [r4, #4]
 8016e56:	e7d5      	b.n	8016e04 <_sungetc_r+0xc>
 8016e58:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016e5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016e60:	6363      	str	r3, [r4, #52]	; 0x34
 8016e62:	2303      	movs	r3, #3
 8016e64:	63a3      	str	r3, [r4, #56]	; 0x38
 8016e66:	4623      	mov	r3, r4
 8016e68:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016e6c:	6023      	str	r3, [r4, #0]
 8016e6e:	2301      	movs	r3, #1
 8016e70:	e7dc      	b.n	8016e2c <_sungetc_r+0x34>

08016e72 <__ssrefill_r>:
 8016e72:	b510      	push	{r4, lr}
 8016e74:	460c      	mov	r4, r1
 8016e76:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016e78:	b169      	cbz	r1, 8016e96 <__ssrefill_r+0x24>
 8016e7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016e7e:	4299      	cmp	r1, r3
 8016e80:	d001      	beq.n	8016e86 <__ssrefill_r+0x14>
 8016e82:	f7ff fdbf 	bl	8016a04 <_free_r>
 8016e86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016e88:	6063      	str	r3, [r4, #4]
 8016e8a:	2000      	movs	r0, #0
 8016e8c:	6360      	str	r0, [r4, #52]	; 0x34
 8016e8e:	b113      	cbz	r3, 8016e96 <__ssrefill_r+0x24>
 8016e90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016e92:	6023      	str	r3, [r4, #0]
 8016e94:	bd10      	pop	{r4, pc}
 8016e96:	6923      	ldr	r3, [r4, #16]
 8016e98:	6023      	str	r3, [r4, #0]
 8016e9a:	2300      	movs	r3, #0
 8016e9c:	6063      	str	r3, [r4, #4]
 8016e9e:	89a3      	ldrh	r3, [r4, #12]
 8016ea0:	f043 0320 	orr.w	r3, r3, #32
 8016ea4:	81a3      	strh	r3, [r4, #12]
 8016ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8016eaa:	e7f3      	b.n	8016e94 <__ssrefill_r+0x22>

08016eac <__ssvfiscanf_r>:
 8016eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016eb0:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8016eb4:	460c      	mov	r4, r1
 8016eb6:	2100      	movs	r1, #0
 8016eb8:	9144      	str	r1, [sp, #272]	; 0x110
 8016eba:	9145      	str	r1, [sp, #276]	; 0x114
 8016ebc:	499f      	ldr	r1, [pc, #636]	; (801713c <__ssvfiscanf_r+0x290>)
 8016ebe:	91a0      	str	r1, [sp, #640]	; 0x280
 8016ec0:	f10d 0804 	add.w	r8, sp, #4
 8016ec4:	499e      	ldr	r1, [pc, #632]	; (8017140 <__ssvfiscanf_r+0x294>)
 8016ec6:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8017144 <__ssvfiscanf_r+0x298>
 8016eca:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016ece:	4606      	mov	r6, r0
 8016ed0:	4692      	mov	sl, r2
 8016ed2:	91a1      	str	r1, [sp, #644]	; 0x284
 8016ed4:	9300      	str	r3, [sp, #0]
 8016ed6:	270a      	movs	r7, #10
 8016ed8:	f89a 3000 	ldrb.w	r3, [sl]
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	f000 812a 	beq.w	8017136 <__ssvfiscanf_r+0x28a>
 8016ee2:	4655      	mov	r5, sl
 8016ee4:	f7ff f8c8 	bl	8016078 <__locale_ctype_ptr>
 8016ee8:	f815 bb01 	ldrb.w	fp, [r5], #1
 8016eec:	4458      	add	r0, fp
 8016eee:	7843      	ldrb	r3, [r0, #1]
 8016ef0:	f013 0308 	ands.w	r3, r3, #8
 8016ef4:	d01c      	beq.n	8016f30 <__ssvfiscanf_r+0x84>
 8016ef6:	6863      	ldr	r3, [r4, #4]
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	dd12      	ble.n	8016f22 <__ssvfiscanf_r+0x76>
 8016efc:	f7ff f8bc 	bl	8016078 <__locale_ctype_ptr>
 8016f00:	6823      	ldr	r3, [r4, #0]
 8016f02:	781a      	ldrb	r2, [r3, #0]
 8016f04:	4410      	add	r0, r2
 8016f06:	7842      	ldrb	r2, [r0, #1]
 8016f08:	0712      	lsls	r2, r2, #28
 8016f0a:	d401      	bmi.n	8016f10 <__ssvfiscanf_r+0x64>
 8016f0c:	46aa      	mov	sl, r5
 8016f0e:	e7e3      	b.n	8016ed8 <__ssvfiscanf_r+0x2c>
 8016f10:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016f12:	3201      	adds	r2, #1
 8016f14:	9245      	str	r2, [sp, #276]	; 0x114
 8016f16:	6862      	ldr	r2, [r4, #4]
 8016f18:	3301      	adds	r3, #1
 8016f1a:	3a01      	subs	r2, #1
 8016f1c:	6062      	str	r2, [r4, #4]
 8016f1e:	6023      	str	r3, [r4, #0]
 8016f20:	e7e9      	b.n	8016ef6 <__ssvfiscanf_r+0x4a>
 8016f22:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016f24:	4621      	mov	r1, r4
 8016f26:	4630      	mov	r0, r6
 8016f28:	4798      	blx	r3
 8016f2a:	2800      	cmp	r0, #0
 8016f2c:	d0e6      	beq.n	8016efc <__ssvfiscanf_r+0x50>
 8016f2e:	e7ed      	b.n	8016f0c <__ssvfiscanf_r+0x60>
 8016f30:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8016f34:	f040 8082 	bne.w	801703c <__ssvfiscanf_r+0x190>
 8016f38:	9343      	str	r3, [sp, #268]	; 0x10c
 8016f3a:	9341      	str	r3, [sp, #260]	; 0x104
 8016f3c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8016f40:	2b2a      	cmp	r3, #42	; 0x2a
 8016f42:	d103      	bne.n	8016f4c <__ssvfiscanf_r+0xa0>
 8016f44:	2310      	movs	r3, #16
 8016f46:	9341      	str	r3, [sp, #260]	; 0x104
 8016f48:	f10a 0502 	add.w	r5, sl, #2
 8016f4c:	46aa      	mov	sl, r5
 8016f4e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8016f52:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8016f56:	2a09      	cmp	r2, #9
 8016f58:	d922      	bls.n	8016fa0 <__ssvfiscanf_r+0xf4>
 8016f5a:	2203      	movs	r2, #3
 8016f5c:	4879      	ldr	r0, [pc, #484]	; (8017144 <__ssvfiscanf_r+0x298>)
 8016f5e:	f7e9 f957 	bl	8000210 <memchr>
 8016f62:	b138      	cbz	r0, 8016f74 <__ssvfiscanf_r+0xc8>
 8016f64:	eba0 0309 	sub.w	r3, r0, r9
 8016f68:	2001      	movs	r0, #1
 8016f6a:	4098      	lsls	r0, r3
 8016f6c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016f6e:	4318      	orrs	r0, r3
 8016f70:	9041      	str	r0, [sp, #260]	; 0x104
 8016f72:	46aa      	mov	sl, r5
 8016f74:	f89a 3000 	ldrb.w	r3, [sl]
 8016f78:	2b67      	cmp	r3, #103	; 0x67
 8016f7a:	f10a 0501 	add.w	r5, sl, #1
 8016f7e:	d82b      	bhi.n	8016fd8 <__ssvfiscanf_r+0x12c>
 8016f80:	2b65      	cmp	r3, #101	; 0x65
 8016f82:	f080 809f 	bcs.w	80170c4 <__ssvfiscanf_r+0x218>
 8016f86:	2b47      	cmp	r3, #71	; 0x47
 8016f88:	d810      	bhi.n	8016fac <__ssvfiscanf_r+0x100>
 8016f8a:	2b45      	cmp	r3, #69	; 0x45
 8016f8c:	f080 809a 	bcs.w	80170c4 <__ssvfiscanf_r+0x218>
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	d06c      	beq.n	801706e <__ssvfiscanf_r+0x1c2>
 8016f94:	2b25      	cmp	r3, #37	; 0x25
 8016f96:	d051      	beq.n	801703c <__ssvfiscanf_r+0x190>
 8016f98:	2303      	movs	r3, #3
 8016f9a:	9347      	str	r3, [sp, #284]	; 0x11c
 8016f9c:	9742      	str	r7, [sp, #264]	; 0x108
 8016f9e:	e027      	b.n	8016ff0 <__ssvfiscanf_r+0x144>
 8016fa0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8016fa2:	fb07 1303 	mla	r3, r7, r3, r1
 8016fa6:	3b30      	subs	r3, #48	; 0x30
 8016fa8:	9343      	str	r3, [sp, #268]	; 0x10c
 8016faa:	e7cf      	b.n	8016f4c <__ssvfiscanf_r+0xa0>
 8016fac:	2b5b      	cmp	r3, #91	; 0x5b
 8016fae:	d06a      	beq.n	8017086 <__ssvfiscanf_r+0x1da>
 8016fb0:	d80c      	bhi.n	8016fcc <__ssvfiscanf_r+0x120>
 8016fb2:	2b58      	cmp	r3, #88	; 0x58
 8016fb4:	d1f0      	bne.n	8016f98 <__ssvfiscanf_r+0xec>
 8016fb6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016fb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016fbc:	9241      	str	r2, [sp, #260]	; 0x104
 8016fbe:	2210      	movs	r2, #16
 8016fc0:	9242      	str	r2, [sp, #264]	; 0x108
 8016fc2:	2b6e      	cmp	r3, #110	; 0x6e
 8016fc4:	bf8c      	ite	hi
 8016fc6:	2304      	movhi	r3, #4
 8016fc8:	2303      	movls	r3, #3
 8016fca:	e010      	b.n	8016fee <__ssvfiscanf_r+0x142>
 8016fcc:	2b63      	cmp	r3, #99	; 0x63
 8016fce:	d065      	beq.n	801709c <__ssvfiscanf_r+0x1f0>
 8016fd0:	2b64      	cmp	r3, #100	; 0x64
 8016fd2:	d1e1      	bne.n	8016f98 <__ssvfiscanf_r+0xec>
 8016fd4:	9742      	str	r7, [sp, #264]	; 0x108
 8016fd6:	e7f4      	b.n	8016fc2 <__ssvfiscanf_r+0x116>
 8016fd8:	2b70      	cmp	r3, #112	; 0x70
 8016fda:	d04b      	beq.n	8017074 <__ssvfiscanf_r+0x1c8>
 8016fdc:	d826      	bhi.n	801702c <__ssvfiscanf_r+0x180>
 8016fde:	2b6e      	cmp	r3, #110	; 0x6e
 8016fe0:	d062      	beq.n	80170a8 <__ssvfiscanf_r+0x1fc>
 8016fe2:	d84c      	bhi.n	801707e <__ssvfiscanf_r+0x1d2>
 8016fe4:	2b69      	cmp	r3, #105	; 0x69
 8016fe6:	d1d7      	bne.n	8016f98 <__ssvfiscanf_r+0xec>
 8016fe8:	2300      	movs	r3, #0
 8016fea:	9342      	str	r3, [sp, #264]	; 0x108
 8016fec:	2303      	movs	r3, #3
 8016fee:	9347      	str	r3, [sp, #284]	; 0x11c
 8016ff0:	6863      	ldr	r3, [r4, #4]
 8016ff2:	2b00      	cmp	r3, #0
 8016ff4:	dd68      	ble.n	80170c8 <__ssvfiscanf_r+0x21c>
 8016ff6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016ff8:	0659      	lsls	r1, r3, #25
 8016ffa:	d407      	bmi.n	801700c <__ssvfiscanf_r+0x160>
 8016ffc:	f7ff f83c 	bl	8016078 <__locale_ctype_ptr>
 8017000:	6823      	ldr	r3, [r4, #0]
 8017002:	781a      	ldrb	r2, [r3, #0]
 8017004:	4410      	add	r0, r2
 8017006:	7842      	ldrb	r2, [r0, #1]
 8017008:	0712      	lsls	r2, r2, #28
 801700a:	d464      	bmi.n	80170d6 <__ssvfiscanf_r+0x22a>
 801700c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801700e:	2b02      	cmp	r3, #2
 8017010:	dc73      	bgt.n	80170fa <__ssvfiscanf_r+0x24e>
 8017012:	466b      	mov	r3, sp
 8017014:	4622      	mov	r2, r4
 8017016:	a941      	add	r1, sp, #260	; 0x104
 8017018:	4630      	mov	r0, r6
 801701a:	f000 f9d7 	bl	80173cc <_scanf_chars>
 801701e:	2801      	cmp	r0, #1
 8017020:	f000 8089 	beq.w	8017136 <__ssvfiscanf_r+0x28a>
 8017024:	2802      	cmp	r0, #2
 8017026:	f47f af71 	bne.w	8016f0c <__ssvfiscanf_r+0x60>
 801702a:	e01d      	b.n	8017068 <__ssvfiscanf_r+0x1bc>
 801702c:	2b75      	cmp	r3, #117	; 0x75
 801702e:	d0d1      	beq.n	8016fd4 <__ssvfiscanf_r+0x128>
 8017030:	2b78      	cmp	r3, #120	; 0x78
 8017032:	d0c0      	beq.n	8016fb6 <__ssvfiscanf_r+0x10a>
 8017034:	2b73      	cmp	r3, #115	; 0x73
 8017036:	d1af      	bne.n	8016f98 <__ssvfiscanf_r+0xec>
 8017038:	2302      	movs	r3, #2
 801703a:	e7d8      	b.n	8016fee <__ssvfiscanf_r+0x142>
 801703c:	6863      	ldr	r3, [r4, #4]
 801703e:	2b00      	cmp	r3, #0
 8017040:	dd0c      	ble.n	801705c <__ssvfiscanf_r+0x1b0>
 8017042:	6823      	ldr	r3, [r4, #0]
 8017044:	781a      	ldrb	r2, [r3, #0]
 8017046:	455a      	cmp	r2, fp
 8017048:	d175      	bne.n	8017136 <__ssvfiscanf_r+0x28a>
 801704a:	3301      	adds	r3, #1
 801704c:	6862      	ldr	r2, [r4, #4]
 801704e:	6023      	str	r3, [r4, #0]
 8017050:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8017052:	3a01      	subs	r2, #1
 8017054:	3301      	adds	r3, #1
 8017056:	6062      	str	r2, [r4, #4]
 8017058:	9345      	str	r3, [sp, #276]	; 0x114
 801705a:	e757      	b.n	8016f0c <__ssvfiscanf_r+0x60>
 801705c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801705e:	4621      	mov	r1, r4
 8017060:	4630      	mov	r0, r6
 8017062:	4798      	blx	r3
 8017064:	2800      	cmp	r0, #0
 8017066:	d0ec      	beq.n	8017042 <__ssvfiscanf_r+0x196>
 8017068:	9844      	ldr	r0, [sp, #272]	; 0x110
 801706a:	2800      	cmp	r0, #0
 801706c:	d159      	bne.n	8017122 <__ssvfiscanf_r+0x276>
 801706e:	f04f 30ff 	mov.w	r0, #4294967295
 8017072:	e05c      	b.n	801712e <__ssvfiscanf_r+0x282>
 8017074:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017076:	f042 0220 	orr.w	r2, r2, #32
 801707a:	9241      	str	r2, [sp, #260]	; 0x104
 801707c:	e79b      	b.n	8016fb6 <__ssvfiscanf_r+0x10a>
 801707e:	2308      	movs	r3, #8
 8017080:	9342      	str	r3, [sp, #264]	; 0x108
 8017082:	2304      	movs	r3, #4
 8017084:	e7b3      	b.n	8016fee <__ssvfiscanf_r+0x142>
 8017086:	4629      	mov	r1, r5
 8017088:	4640      	mov	r0, r8
 801708a:	f000 fb4f 	bl	801772c <__sccl>
 801708e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017094:	9341      	str	r3, [sp, #260]	; 0x104
 8017096:	4605      	mov	r5, r0
 8017098:	2301      	movs	r3, #1
 801709a:	e7a8      	b.n	8016fee <__ssvfiscanf_r+0x142>
 801709c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801709e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80170a2:	9341      	str	r3, [sp, #260]	; 0x104
 80170a4:	2300      	movs	r3, #0
 80170a6:	e7a2      	b.n	8016fee <__ssvfiscanf_r+0x142>
 80170a8:	9841      	ldr	r0, [sp, #260]	; 0x104
 80170aa:	06c3      	lsls	r3, r0, #27
 80170ac:	f53f af2e 	bmi.w	8016f0c <__ssvfiscanf_r+0x60>
 80170b0:	9b00      	ldr	r3, [sp, #0]
 80170b2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80170b4:	1d19      	adds	r1, r3, #4
 80170b6:	9100      	str	r1, [sp, #0]
 80170b8:	681b      	ldr	r3, [r3, #0]
 80170ba:	07c0      	lsls	r0, r0, #31
 80170bc:	bf4c      	ite	mi
 80170be:	801a      	strhmi	r2, [r3, #0]
 80170c0:	601a      	strpl	r2, [r3, #0]
 80170c2:	e723      	b.n	8016f0c <__ssvfiscanf_r+0x60>
 80170c4:	2305      	movs	r3, #5
 80170c6:	e792      	b.n	8016fee <__ssvfiscanf_r+0x142>
 80170c8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80170ca:	4621      	mov	r1, r4
 80170cc:	4630      	mov	r0, r6
 80170ce:	4798      	blx	r3
 80170d0:	2800      	cmp	r0, #0
 80170d2:	d090      	beq.n	8016ff6 <__ssvfiscanf_r+0x14a>
 80170d4:	e7c8      	b.n	8017068 <__ssvfiscanf_r+0x1bc>
 80170d6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80170d8:	3201      	adds	r2, #1
 80170da:	9245      	str	r2, [sp, #276]	; 0x114
 80170dc:	6862      	ldr	r2, [r4, #4]
 80170de:	3a01      	subs	r2, #1
 80170e0:	2a00      	cmp	r2, #0
 80170e2:	6062      	str	r2, [r4, #4]
 80170e4:	dd02      	ble.n	80170ec <__ssvfiscanf_r+0x240>
 80170e6:	3301      	adds	r3, #1
 80170e8:	6023      	str	r3, [r4, #0]
 80170ea:	e787      	b.n	8016ffc <__ssvfiscanf_r+0x150>
 80170ec:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80170ee:	4621      	mov	r1, r4
 80170f0:	4630      	mov	r0, r6
 80170f2:	4798      	blx	r3
 80170f4:	2800      	cmp	r0, #0
 80170f6:	d081      	beq.n	8016ffc <__ssvfiscanf_r+0x150>
 80170f8:	e7b6      	b.n	8017068 <__ssvfiscanf_r+0x1bc>
 80170fa:	2b04      	cmp	r3, #4
 80170fc:	dc06      	bgt.n	801710c <__ssvfiscanf_r+0x260>
 80170fe:	466b      	mov	r3, sp
 8017100:	4622      	mov	r2, r4
 8017102:	a941      	add	r1, sp, #260	; 0x104
 8017104:	4630      	mov	r0, r6
 8017106:	f000 f9c5 	bl	8017494 <_scanf_i>
 801710a:	e788      	b.n	801701e <__ssvfiscanf_r+0x172>
 801710c:	4b0e      	ldr	r3, [pc, #56]	; (8017148 <__ssvfiscanf_r+0x29c>)
 801710e:	2b00      	cmp	r3, #0
 8017110:	f43f aefc 	beq.w	8016f0c <__ssvfiscanf_r+0x60>
 8017114:	466b      	mov	r3, sp
 8017116:	4622      	mov	r2, r4
 8017118:	a941      	add	r1, sp, #260	; 0x104
 801711a:	4630      	mov	r0, r6
 801711c:	f7fc f9d0 	bl	80134c0 <_scanf_float>
 8017120:	e77d      	b.n	801701e <__ssvfiscanf_r+0x172>
 8017122:	89a3      	ldrh	r3, [r4, #12]
 8017124:	f013 0f40 	tst.w	r3, #64	; 0x40
 8017128:	bf18      	it	ne
 801712a:	f04f 30ff 	movne.w	r0, #4294967295
 801712e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8017132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017136:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017138:	e7f9      	b.n	801712e <__ssvfiscanf_r+0x282>
 801713a:	bf00      	nop
 801713c:	08016df9 	.word	0x08016df9
 8017140:	08016e73 	.word	0x08016e73
 8017144:	0801814a 	.word	0x0801814a
 8017148:	080134c1 	.word	0x080134c1

0801714c <__sfputc_r>:
 801714c:	6893      	ldr	r3, [r2, #8]
 801714e:	3b01      	subs	r3, #1
 8017150:	2b00      	cmp	r3, #0
 8017152:	b410      	push	{r4}
 8017154:	6093      	str	r3, [r2, #8]
 8017156:	da08      	bge.n	801716a <__sfputc_r+0x1e>
 8017158:	6994      	ldr	r4, [r2, #24]
 801715a:	42a3      	cmp	r3, r4
 801715c:	db01      	blt.n	8017162 <__sfputc_r+0x16>
 801715e:	290a      	cmp	r1, #10
 8017160:	d103      	bne.n	801716a <__sfputc_r+0x1e>
 8017162:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017166:	f7fd bbbd 	b.w	80148e4 <__swbuf_r>
 801716a:	6813      	ldr	r3, [r2, #0]
 801716c:	1c58      	adds	r0, r3, #1
 801716e:	6010      	str	r0, [r2, #0]
 8017170:	7019      	strb	r1, [r3, #0]
 8017172:	4608      	mov	r0, r1
 8017174:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017178:	4770      	bx	lr

0801717a <__sfputs_r>:
 801717a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801717c:	4606      	mov	r6, r0
 801717e:	460f      	mov	r7, r1
 8017180:	4614      	mov	r4, r2
 8017182:	18d5      	adds	r5, r2, r3
 8017184:	42ac      	cmp	r4, r5
 8017186:	d101      	bne.n	801718c <__sfputs_r+0x12>
 8017188:	2000      	movs	r0, #0
 801718a:	e007      	b.n	801719c <__sfputs_r+0x22>
 801718c:	463a      	mov	r2, r7
 801718e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017192:	4630      	mov	r0, r6
 8017194:	f7ff ffda 	bl	801714c <__sfputc_r>
 8017198:	1c43      	adds	r3, r0, #1
 801719a:	d1f3      	bne.n	8017184 <__sfputs_r+0xa>
 801719c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080171a0 <_vfiprintf_r>:
 80171a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171a4:	460c      	mov	r4, r1
 80171a6:	b09d      	sub	sp, #116	; 0x74
 80171a8:	4617      	mov	r7, r2
 80171aa:	461d      	mov	r5, r3
 80171ac:	4606      	mov	r6, r0
 80171ae:	b118      	cbz	r0, 80171b8 <_vfiprintf_r+0x18>
 80171b0:	6983      	ldr	r3, [r0, #24]
 80171b2:	b90b      	cbnz	r3, 80171b8 <_vfiprintf_r+0x18>
 80171b4:	f7fe fbac 	bl	8015910 <__sinit>
 80171b8:	4b7c      	ldr	r3, [pc, #496]	; (80173ac <_vfiprintf_r+0x20c>)
 80171ba:	429c      	cmp	r4, r3
 80171bc:	d158      	bne.n	8017270 <_vfiprintf_r+0xd0>
 80171be:	6874      	ldr	r4, [r6, #4]
 80171c0:	89a3      	ldrh	r3, [r4, #12]
 80171c2:	0718      	lsls	r0, r3, #28
 80171c4:	d55e      	bpl.n	8017284 <_vfiprintf_r+0xe4>
 80171c6:	6923      	ldr	r3, [r4, #16]
 80171c8:	2b00      	cmp	r3, #0
 80171ca:	d05b      	beq.n	8017284 <_vfiprintf_r+0xe4>
 80171cc:	2300      	movs	r3, #0
 80171ce:	9309      	str	r3, [sp, #36]	; 0x24
 80171d0:	2320      	movs	r3, #32
 80171d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80171d6:	2330      	movs	r3, #48	; 0x30
 80171d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80171dc:	9503      	str	r5, [sp, #12]
 80171de:	f04f 0b01 	mov.w	fp, #1
 80171e2:	46b8      	mov	r8, r7
 80171e4:	4645      	mov	r5, r8
 80171e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80171ea:	b10b      	cbz	r3, 80171f0 <_vfiprintf_r+0x50>
 80171ec:	2b25      	cmp	r3, #37	; 0x25
 80171ee:	d154      	bne.n	801729a <_vfiprintf_r+0xfa>
 80171f0:	ebb8 0a07 	subs.w	sl, r8, r7
 80171f4:	d00b      	beq.n	801720e <_vfiprintf_r+0x6e>
 80171f6:	4653      	mov	r3, sl
 80171f8:	463a      	mov	r2, r7
 80171fa:	4621      	mov	r1, r4
 80171fc:	4630      	mov	r0, r6
 80171fe:	f7ff ffbc 	bl	801717a <__sfputs_r>
 8017202:	3001      	adds	r0, #1
 8017204:	f000 80c2 	beq.w	801738c <_vfiprintf_r+0x1ec>
 8017208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801720a:	4453      	add	r3, sl
 801720c:	9309      	str	r3, [sp, #36]	; 0x24
 801720e:	f898 3000 	ldrb.w	r3, [r8]
 8017212:	2b00      	cmp	r3, #0
 8017214:	f000 80ba 	beq.w	801738c <_vfiprintf_r+0x1ec>
 8017218:	2300      	movs	r3, #0
 801721a:	f04f 32ff 	mov.w	r2, #4294967295
 801721e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017222:	9304      	str	r3, [sp, #16]
 8017224:	9307      	str	r3, [sp, #28]
 8017226:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801722a:	931a      	str	r3, [sp, #104]	; 0x68
 801722c:	46a8      	mov	r8, r5
 801722e:	2205      	movs	r2, #5
 8017230:	f818 1b01 	ldrb.w	r1, [r8], #1
 8017234:	485e      	ldr	r0, [pc, #376]	; (80173b0 <_vfiprintf_r+0x210>)
 8017236:	f7e8 ffeb 	bl	8000210 <memchr>
 801723a:	9b04      	ldr	r3, [sp, #16]
 801723c:	bb78      	cbnz	r0, 801729e <_vfiprintf_r+0xfe>
 801723e:	06d9      	lsls	r1, r3, #27
 8017240:	bf44      	itt	mi
 8017242:	2220      	movmi	r2, #32
 8017244:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017248:	071a      	lsls	r2, r3, #28
 801724a:	bf44      	itt	mi
 801724c:	222b      	movmi	r2, #43	; 0x2b
 801724e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017252:	782a      	ldrb	r2, [r5, #0]
 8017254:	2a2a      	cmp	r2, #42	; 0x2a
 8017256:	d02a      	beq.n	80172ae <_vfiprintf_r+0x10e>
 8017258:	9a07      	ldr	r2, [sp, #28]
 801725a:	46a8      	mov	r8, r5
 801725c:	2000      	movs	r0, #0
 801725e:	250a      	movs	r5, #10
 8017260:	4641      	mov	r1, r8
 8017262:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017266:	3b30      	subs	r3, #48	; 0x30
 8017268:	2b09      	cmp	r3, #9
 801726a:	d969      	bls.n	8017340 <_vfiprintf_r+0x1a0>
 801726c:	b360      	cbz	r0, 80172c8 <_vfiprintf_r+0x128>
 801726e:	e024      	b.n	80172ba <_vfiprintf_r+0x11a>
 8017270:	4b50      	ldr	r3, [pc, #320]	; (80173b4 <_vfiprintf_r+0x214>)
 8017272:	429c      	cmp	r4, r3
 8017274:	d101      	bne.n	801727a <_vfiprintf_r+0xda>
 8017276:	68b4      	ldr	r4, [r6, #8]
 8017278:	e7a2      	b.n	80171c0 <_vfiprintf_r+0x20>
 801727a:	4b4f      	ldr	r3, [pc, #316]	; (80173b8 <_vfiprintf_r+0x218>)
 801727c:	429c      	cmp	r4, r3
 801727e:	bf08      	it	eq
 8017280:	68f4      	ldreq	r4, [r6, #12]
 8017282:	e79d      	b.n	80171c0 <_vfiprintf_r+0x20>
 8017284:	4621      	mov	r1, r4
 8017286:	4630      	mov	r0, r6
 8017288:	f7fd fb90 	bl	80149ac <__swsetup_r>
 801728c:	2800      	cmp	r0, #0
 801728e:	d09d      	beq.n	80171cc <_vfiprintf_r+0x2c>
 8017290:	f04f 30ff 	mov.w	r0, #4294967295
 8017294:	b01d      	add	sp, #116	; 0x74
 8017296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801729a:	46a8      	mov	r8, r5
 801729c:	e7a2      	b.n	80171e4 <_vfiprintf_r+0x44>
 801729e:	4a44      	ldr	r2, [pc, #272]	; (80173b0 <_vfiprintf_r+0x210>)
 80172a0:	1a80      	subs	r0, r0, r2
 80172a2:	fa0b f000 	lsl.w	r0, fp, r0
 80172a6:	4318      	orrs	r0, r3
 80172a8:	9004      	str	r0, [sp, #16]
 80172aa:	4645      	mov	r5, r8
 80172ac:	e7be      	b.n	801722c <_vfiprintf_r+0x8c>
 80172ae:	9a03      	ldr	r2, [sp, #12]
 80172b0:	1d11      	adds	r1, r2, #4
 80172b2:	6812      	ldr	r2, [r2, #0]
 80172b4:	9103      	str	r1, [sp, #12]
 80172b6:	2a00      	cmp	r2, #0
 80172b8:	db01      	blt.n	80172be <_vfiprintf_r+0x11e>
 80172ba:	9207      	str	r2, [sp, #28]
 80172bc:	e004      	b.n	80172c8 <_vfiprintf_r+0x128>
 80172be:	4252      	negs	r2, r2
 80172c0:	f043 0302 	orr.w	r3, r3, #2
 80172c4:	9207      	str	r2, [sp, #28]
 80172c6:	9304      	str	r3, [sp, #16]
 80172c8:	f898 3000 	ldrb.w	r3, [r8]
 80172cc:	2b2e      	cmp	r3, #46	; 0x2e
 80172ce:	d10e      	bne.n	80172ee <_vfiprintf_r+0x14e>
 80172d0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80172d4:	2b2a      	cmp	r3, #42	; 0x2a
 80172d6:	d138      	bne.n	801734a <_vfiprintf_r+0x1aa>
 80172d8:	9b03      	ldr	r3, [sp, #12]
 80172da:	1d1a      	adds	r2, r3, #4
 80172dc:	681b      	ldr	r3, [r3, #0]
 80172de:	9203      	str	r2, [sp, #12]
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	bfb8      	it	lt
 80172e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80172e8:	f108 0802 	add.w	r8, r8, #2
 80172ec:	9305      	str	r3, [sp, #20]
 80172ee:	4d33      	ldr	r5, [pc, #204]	; (80173bc <_vfiprintf_r+0x21c>)
 80172f0:	f898 1000 	ldrb.w	r1, [r8]
 80172f4:	2203      	movs	r2, #3
 80172f6:	4628      	mov	r0, r5
 80172f8:	f7e8 ff8a 	bl	8000210 <memchr>
 80172fc:	b140      	cbz	r0, 8017310 <_vfiprintf_r+0x170>
 80172fe:	2340      	movs	r3, #64	; 0x40
 8017300:	1b40      	subs	r0, r0, r5
 8017302:	fa03 f000 	lsl.w	r0, r3, r0
 8017306:	9b04      	ldr	r3, [sp, #16]
 8017308:	4303      	orrs	r3, r0
 801730a:	f108 0801 	add.w	r8, r8, #1
 801730e:	9304      	str	r3, [sp, #16]
 8017310:	f898 1000 	ldrb.w	r1, [r8]
 8017314:	482a      	ldr	r0, [pc, #168]	; (80173c0 <_vfiprintf_r+0x220>)
 8017316:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801731a:	2206      	movs	r2, #6
 801731c:	f108 0701 	add.w	r7, r8, #1
 8017320:	f7e8 ff76 	bl	8000210 <memchr>
 8017324:	2800      	cmp	r0, #0
 8017326:	d037      	beq.n	8017398 <_vfiprintf_r+0x1f8>
 8017328:	4b26      	ldr	r3, [pc, #152]	; (80173c4 <_vfiprintf_r+0x224>)
 801732a:	bb1b      	cbnz	r3, 8017374 <_vfiprintf_r+0x1d4>
 801732c:	9b03      	ldr	r3, [sp, #12]
 801732e:	3307      	adds	r3, #7
 8017330:	f023 0307 	bic.w	r3, r3, #7
 8017334:	3308      	adds	r3, #8
 8017336:	9303      	str	r3, [sp, #12]
 8017338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801733a:	444b      	add	r3, r9
 801733c:	9309      	str	r3, [sp, #36]	; 0x24
 801733e:	e750      	b.n	80171e2 <_vfiprintf_r+0x42>
 8017340:	fb05 3202 	mla	r2, r5, r2, r3
 8017344:	2001      	movs	r0, #1
 8017346:	4688      	mov	r8, r1
 8017348:	e78a      	b.n	8017260 <_vfiprintf_r+0xc0>
 801734a:	2300      	movs	r3, #0
 801734c:	f108 0801 	add.w	r8, r8, #1
 8017350:	9305      	str	r3, [sp, #20]
 8017352:	4619      	mov	r1, r3
 8017354:	250a      	movs	r5, #10
 8017356:	4640      	mov	r0, r8
 8017358:	f810 2b01 	ldrb.w	r2, [r0], #1
 801735c:	3a30      	subs	r2, #48	; 0x30
 801735e:	2a09      	cmp	r2, #9
 8017360:	d903      	bls.n	801736a <_vfiprintf_r+0x1ca>
 8017362:	2b00      	cmp	r3, #0
 8017364:	d0c3      	beq.n	80172ee <_vfiprintf_r+0x14e>
 8017366:	9105      	str	r1, [sp, #20]
 8017368:	e7c1      	b.n	80172ee <_vfiprintf_r+0x14e>
 801736a:	fb05 2101 	mla	r1, r5, r1, r2
 801736e:	2301      	movs	r3, #1
 8017370:	4680      	mov	r8, r0
 8017372:	e7f0      	b.n	8017356 <_vfiprintf_r+0x1b6>
 8017374:	ab03      	add	r3, sp, #12
 8017376:	9300      	str	r3, [sp, #0]
 8017378:	4622      	mov	r2, r4
 801737a:	4b13      	ldr	r3, [pc, #76]	; (80173c8 <_vfiprintf_r+0x228>)
 801737c:	a904      	add	r1, sp, #16
 801737e:	4630      	mov	r0, r6
 8017380:	f7fb fcd6 	bl	8012d30 <_printf_float>
 8017384:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017388:	4681      	mov	r9, r0
 801738a:	d1d5      	bne.n	8017338 <_vfiprintf_r+0x198>
 801738c:	89a3      	ldrh	r3, [r4, #12]
 801738e:	065b      	lsls	r3, r3, #25
 8017390:	f53f af7e 	bmi.w	8017290 <_vfiprintf_r+0xf0>
 8017394:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017396:	e77d      	b.n	8017294 <_vfiprintf_r+0xf4>
 8017398:	ab03      	add	r3, sp, #12
 801739a:	9300      	str	r3, [sp, #0]
 801739c:	4622      	mov	r2, r4
 801739e:	4b0a      	ldr	r3, [pc, #40]	; (80173c8 <_vfiprintf_r+0x228>)
 80173a0:	a904      	add	r1, sp, #16
 80173a2:	4630      	mov	r0, r6
 80173a4:	f7fb ff7a 	bl	801329c <_printf_i>
 80173a8:	e7ec      	b.n	8017384 <_vfiprintf_r+0x1e4>
 80173aa:	bf00      	nop
 80173ac:	08017ff8 	.word	0x08017ff8
 80173b0:	08018144 	.word	0x08018144
 80173b4:	08018018 	.word	0x08018018
 80173b8:	08017fd8 	.word	0x08017fd8
 80173bc:	0801814a 	.word	0x0801814a
 80173c0:	0801814e 	.word	0x0801814e
 80173c4:	08012d31 	.word	0x08012d31
 80173c8:	0801717b 	.word	0x0801717b

080173cc <_scanf_chars>:
 80173cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173d0:	4615      	mov	r5, r2
 80173d2:	688a      	ldr	r2, [r1, #8]
 80173d4:	4680      	mov	r8, r0
 80173d6:	460c      	mov	r4, r1
 80173d8:	b932      	cbnz	r2, 80173e8 <_scanf_chars+0x1c>
 80173da:	698a      	ldr	r2, [r1, #24]
 80173dc:	2a00      	cmp	r2, #0
 80173de:	bf14      	ite	ne
 80173e0:	f04f 32ff 	movne.w	r2, #4294967295
 80173e4:	2201      	moveq	r2, #1
 80173e6:	608a      	str	r2, [r1, #8]
 80173e8:	6822      	ldr	r2, [r4, #0]
 80173ea:	06d1      	lsls	r1, r2, #27
 80173ec:	bf5f      	itttt	pl
 80173ee:	681a      	ldrpl	r2, [r3, #0]
 80173f0:	1d11      	addpl	r1, r2, #4
 80173f2:	6019      	strpl	r1, [r3, #0]
 80173f4:	6817      	ldrpl	r7, [r2, #0]
 80173f6:	2600      	movs	r6, #0
 80173f8:	69a3      	ldr	r3, [r4, #24]
 80173fa:	b1db      	cbz	r3, 8017434 <_scanf_chars+0x68>
 80173fc:	2b01      	cmp	r3, #1
 80173fe:	d107      	bne.n	8017410 <_scanf_chars+0x44>
 8017400:	682b      	ldr	r3, [r5, #0]
 8017402:	6962      	ldr	r2, [r4, #20]
 8017404:	781b      	ldrb	r3, [r3, #0]
 8017406:	5cd3      	ldrb	r3, [r2, r3]
 8017408:	b9a3      	cbnz	r3, 8017434 <_scanf_chars+0x68>
 801740a:	2e00      	cmp	r6, #0
 801740c:	d132      	bne.n	8017474 <_scanf_chars+0xa8>
 801740e:	e006      	b.n	801741e <_scanf_chars+0x52>
 8017410:	2b02      	cmp	r3, #2
 8017412:	d007      	beq.n	8017424 <_scanf_chars+0x58>
 8017414:	2e00      	cmp	r6, #0
 8017416:	d12d      	bne.n	8017474 <_scanf_chars+0xa8>
 8017418:	69a3      	ldr	r3, [r4, #24]
 801741a:	2b01      	cmp	r3, #1
 801741c:	d12a      	bne.n	8017474 <_scanf_chars+0xa8>
 801741e:	2001      	movs	r0, #1
 8017420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017424:	f7fe fe28 	bl	8016078 <__locale_ctype_ptr>
 8017428:	682b      	ldr	r3, [r5, #0]
 801742a:	781b      	ldrb	r3, [r3, #0]
 801742c:	4418      	add	r0, r3
 801742e:	7843      	ldrb	r3, [r0, #1]
 8017430:	071b      	lsls	r3, r3, #28
 8017432:	d4ef      	bmi.n	8017414 <_scanf_chars+0x48>
 8017434:	6823      	ldr	r3, [r4, #0]
 8017436:	06da      	lsls	r2, r3, #27
 8017438:	bf5e      	ittt	pl
 801743a:	682b      	ldrpl	r3, [r5, #0]
 801743c:	781b      	ldrbpl	r3, [r3, #0]
 801743e:	703b      	strbpl	r3, [r7, #0]
 8017440:	682a      	ldr	r2, [r5, #0]
 8017442:	686b      	ldr	r3, [r5, #4]
 8017444:	f102 0201 	add.w	r2, r2, #1
 8017448:	602a      	str	r2, [r5, #0]
 801744a:	68a2      	ldr	r2, [r4, #8]
 801744c:	f103 33ff 	add.w	r3, r3, #4294967295
 8017450:	f102 32ff 	add.w	r2, r2, #4294967295
 8017454:	606b      	str	r3, [r5, #4]
 8017456:	f106 0601 	add.w	r6, r6, #1
 801745a:	bf58      	it	pl
 801745c:	3701      	addpl	r7, #1
 801745e:	60a2      	str	r2, [r4, #8]
 8017460:	b142      	cbz	r2, 8017474 <_scanf_chars+0xa8>
 8017462:	2b00      	cmp	r3, #0
 8017464:	dcc8      	bgt.n	80173f8 <_scanf_chars+0x2c>
 8017466:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801746a:	4629      	mov	r1, r5
 801746c:	4640      	mov	r0, r8
 801746e:	4798      	blx	r3
 8017470:	2800      	cmp	r0, #0
 8017472:	d0c1      	beq.n	80173f8 <_scanf_chars+0x2c>
 8017474:	6823      	ldr	r3, [r4, #0]
 8017476:	f013 0310 	ands.w	r3, r3, #16
 801747a:	d105      	bne.n	8017488 <_scanf_chars+0xbc>
 801747c:	68e2      	ldr	r2, [r4, #12]
 801747e:	3201      	adds	r2, #1
 8017480:	60e2      	str	r2, [r4, #12]
 8017482:	69a2      	ldr	r2, [r4, #24]
 8017484:	b102      	cbz	r2, 8017488 <_scanf_chars+0xbc>
 8017486:	703b      	strb	r3, [r7, #0]
 8017488:	6923      	ldr	r3, [r4, #16]
 801748a:	441e      	add	r6, r3
 801748c:	6126      	str	r6, [r4, #16]
 801748e:	2000      	movs	r0, #0
 8017490:	e7c6      	b.n	8017420 <_scanf_chars+0x54>
	...

08017494 <_scanf_i>:
 8017494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017498:	469a      	mov	sl, r3
 801749a:	4b74      	ldr	r3, [pc, #464]	; (801766c <_scanf_i+0x1d8>)
 801749c:	460c      	mov	r4, r1
 801749e:	4683      	mov	fp, r0
 80174a0:	4616      	mov	r6, r2
 80174a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80174a6:	b087      	sub	sp, #28
 80174a8:	ab03      	add	r3, sp, #12
 80174aa:	68a7      	ldr	r7, [r4, #8]
 80174ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80174b0:	4b6f      	ldr	r3, [pc, #444]	; (8017670 <_scanf_i+0x1dc>)
 80174b2:	69a1      	ldr	r1, [r4, #24]
 80174b4:	4a6f      	ldr	r2, [pc, #444]	; (8017674 <_scanf_i+0x1e0>)
 80174b6:	2903      	cmp	r1, #3
 80174b8:	bf08      	it	eq
 80174ba:	461a      	moveq	r2, r3
 80174bc:	1e7b      	subs	r3, r7, #1
 80174be:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80174c2:	bf84      	itt	hi
 80174c4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80174c8:	60a3      	strhi	r3, [r4, #8]
 80174ca:	6823      	ldr	r3, [r4, #0]
 80174cc:	9200      	str	r2, [sp, #0]
 80174ce:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80174d2:	bf88      	it	hi
 80174d4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80174d8:	f104 091c 	add.w	r9, r4, #28
 80174dc:	6023      	str	r3, [r4, #0]
 80174de:	bf8c      	ite	hi
 80174e0:	197f      	addhi	r7, r7, r5
 80174e2:	2700      	movls	r7, #0
 80174e4:	464b      	mov	r3, r9
 80174e6:	f04f 0800 	mov.w	r8, #0
 80174ea:	9301      	str	r3, [sp, #4]
 80174ec:	6831      	ldr	r1, [r6, #0]
 80174ee:	ab03      	add	r3, sp, #12
 80174f0:	2202      	movs	r2, #2
 80174f2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80174f6:	7809      	ldrb	r1, [r1, #0]
 80174f8:	f7e8 fe8a 	bl	8000210 <memchr>
 80174fc:	9b01      	ldr	r3, [sp, #4]
 80174fe:	b330      	cbz	r0, 801754e <_scanf_i+0xba>
 8017500:	f1b8 0f01 	cmp.w	r8, #1
 8017504:	d15a      	bne.n	80175bc <_scanf_i+0x128>
 8017506:	6862      	ldr	r2, [r4, #4]
 8017508:	b92a      	cbnz	r2, 8017516 <_scanf_i+0x82>
 801750a:	6822      	ldr	r2, [r4, #0]
 801750c:	2108      	movs	r1, #8
 801750e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017512:	6061      	str	r1, [r4, #4]
 8017514:	6022      	str	r2, [r4, #0]
 8017516:	6822      	ldr	r2, [r4, #0]
 8017518:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801751c:	6022      	str	r2, [r4, #0]
 801751e:	68a2      	ldr	r2, [r4, #8]
 8017520:	1e51      	subs	r1, r2, #1
 8017522:	60a1      	str	r1, [r4, #8]
 8017524:	b19a      	cbz	r2, 801754e <_scanf_i+0xba>
 8017526:	6832      	ldr	r2, [r6, #0]
 8017528:	1c51      	adds	r1, r2, #1
 801752a:	6031      	str	r1, [r6, #0]
 801752c:	7812      	ldrb	r2, [r2, #0]
 801752e:	701a      	strb	r2, [r3, #0]
 8017530:	1c5d      	adds	r5, r3, #1
 8017532:	6873      	ldr	r3, [r6, #4]
 8017534:	3b01      	subs	r3, #1
 8017536:	2b00      	cmp	r3, #0
 8017538:	6073      	str	r3, [r6, #4]
 801753a:	dc07      	bgt.n	801754c <_scanf_i+0xb8>
 801753c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017540:	4631      	mov	r1, r6
 8017542:	4658      	mov	r0, fp
 8017544:	4798      	blx	r3
 8017546:	2800      	cmp	r0, #0
 8017548:	f040 8086 	bne.w	8017658 <_scanf_i+0x1c4>
 801754c:	462b      	mov	r3, r5
 801754e:	f108 0801 	add.w	r8, r8, #1
 8017552:	f1b8 0f03 	cmp.w	r8, #3
 8017556:	d1c8      	bne.n	80174ea <_scanf_i+0x56>
 8017558:	6862      	ldr	r2, [r4, #4]
 801755a:	b90a      	cbnz	r2, 8017560 <_scanf_i+0xcc>
 801755c:	220a      	movs	r2, #10
 801755e:	6062      	str	r2, [r4, #4]
 8017560:	6862      	ldr	r2, [r4, #4]
 8017562:	4945      	ldr	r1, [pc, #276]	; (8017678 <_scanf_i+0x1e4>)
 8017564:	6960      	ldr	r0, [r4, #20]
 8017566:	9301      	str	r3, [sp, #4]
 8017568:	1a89      	subs	r1, r1, r2
 801756a:	f000 f8df 	bl	801772c <__sccl>
 801756e:	9b01      	ldr	r3, [sp, #4]
 8017570:	f04f 0800 	mov.w	r8, #0
 8017574:	461d      	mov	r5, r3
 8017576:	68a3      	ldr	r3, [r4, #8]
 8017578:	6822      	ldr	r2, [r4, #0]
 801757a:	2b00      	cmp	r3, #0
 801757c:	d03a      	beq.n	80175f4 <_scanf_i+0x160>
 801757e:	6831      	ldr	r1, [r6, #0]
 8017580:	6960      	ldr	r0, [r4, #20]
 8017582:	f891 c000 	ldrb.w	ip, [r1]
 8017586:	f810 000c 	ldrb.w	r0, [r0, ip]
 801758a:	2800      	cmp	r0, #0
 801758c:	d032      	beq.n	80175f4 <_scanf_i+0x160>
 801758e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017592:	d121      	bne.n	80175d8 <_scanf_i+0x144>
 8017594:	0510      	lsls	r0, r2, #20
 8017596:	d51f      	bpl.n	80175d8 <_scanf_i+0x144>
 8017598:	f108 0801 	add.w	r8, r8, #1
 801759c:	b117      	cbz	r7, 80175a4 <_scanf_i+0x110>
 801759e:	3301      	adds	r3, #1
 80175a0:	3f01      	subs	r7, #1
 80175a2:	60a3      	str	r3, [r4, #8]
 80175a4:	6873      	ldr	r3, [r6, #4]
 80175a6:	3b01      	subs	r3, #1
 80175a8:	2b00      	cmp	r3, #0
 80175aa:	6073      	str	r3, [r6, #4]
 80175ac:	dd1b      	ble.n	80175e6 <_scanf_i+0x152>
 80175ae:	6833      	ldr	r3, [r6, #0]
 80175b0:	3301      	adds	r3, #1
 80175b2:	6033      	str	r3, [r6, #0]
 80175b4:	68a3      	ldr	r3, [r4, #8]
 80175b6:	3b01      	subs	r3, #1
 80175b8:	60a3      	str	r3, [r4, #8]
 80175ba:	e7dc      	b.n	8017576 <_scanf_i+0xe2>
 80175bc:	f1b8 0f02 	cmp.w	r8, #2
 80175c0:	d1ad      	bne.n	801751e <_scanf_i+0x8a>
 80175c2:	6822      	ldr	r2, [r4, #0]
 80175c4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80175c8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80175cc:	d1bf      	bne.n	801754e <_scanf_i+0xba>
 80175ce:	2110      	movs	r1, #16
 80175d0:	6061      	str	r1, [r4, #4]
 80175d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80175d6:	e7a1      	b.n	801751c <_scanf_i+0x88>
 80175d8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80175dc:	6022      	str	r2, [r4, #0]
 80175de:	780b      	ldrb	r3, [r1, #0]
 80175e0:	702b      	strb	r3, [r5, #0]
 80175e2:	3501      	adds	r5, #1
 80175e4:	e7de      	b.n	80175a4 <_scanf_i+0x110>
 80175e6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80175ea:	4631      	mov	r1, r6
 80175ec:	4658      	mov	r0, fp
 80175ee:	4798      	blx	r3
 80175f0:	2800      	cmp	r0, #0
 80175f2:	d0df      	beq.n	80175b4 <_scanf_i+0x120>
 80175f4:	6823      	ldr	r3, [r4, #0]
 80175f6:	05d9      	lsls	r1, r3, #23
 80175f8:	d50c      	bpl.n	8017614 <_scanf_i+0x180>
 80175fa:	454d      	cmp	r5, r9
 80175fc:	d908      	bls.n	8017610 <_scanf_i+0x17c>
 80175fe:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017602:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017606:	4632      	mov	r2, r6
 8017608:	4658      	mov	r0, fp
 801760a:	4798      	blx	r3
 801760c:	1e6f      	subs	r7, r5, #1
 801760e:	463d      	mov	r5, r7
 8017610:	454d      	cmp	r5, r9
 8017612:	d029      	beq.n	8017668 <_scanf_i+0x1d4>
 8017614:	6822      	ldr	r2, [r4, #0]
 8017616:	f012 0210 	ands.w	r2, r2, #16
 801761a:	d113      	bne.n	8017644 <_scanf_i+0x1b0>
 801761c:	702a      	strb	r2, [r5, #0]
 801761e:	6863      	ldr	r3, [r4, #4]
 8017620:	9e00      	ldr	r6, [sp, #0]
 8017622:	4649      	mov	r1, r9
 8017624:	4658      	mov	r0, fp
 8017626:	47b0      	blx	r6
 8017628:	f8da 3000 	ldr.w	r3, [sl]
 801762c:	6821      	ldr	r1, [r4, #0]
 801762e:	1d1a      	adds	r2, r3, #4
 8017630:	f8ca 2000 	str.w	r2, [sl]
 8017634:	f011 0f20 	tst.w	r1, #32
 8017638:	681b      	ldr	r3, [r3, #0]
 801763a:	d010      	beq.n	801765e <_scanf_i+0x1ca>
 801763c:	6018      	str	r0, [r3, #0]
 801763e:	68e3      	ldr	r3, [r4, #12]
 8017640:	3301      	adds	r3, #1
 8017642:	60e3      	str	r3, [r4, #12]
 8017644:	eba5 0509 	sub.w	r5, r5, r9
 8017648:	44a8      	add	r8, r5
 801764a:	6925      	ldr	r5, [r4, #16]
 801764c:	4445      	add	r5, r8
 801764e:	6125      	str	r5, [r4, #16]
 8017650:	2000      	movs	r0, #0
 8017652:	b007      	add	sp, #28
 8017654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017658:	f04f 0800 	mov.w	r8, #0
 801765c:	e7ca      	b.n	80175f4 <_scanf_i+0x160>
 801765e:	07ca      	lsls	r2, r1, #31
 8017660:	bf4c      	ite	mi
 8017662:	8018      	strhmi	r0, [r3, #0]
 8017664:	6018      	strpl	r0, [r3, #0]
 8017666:	e7ea      	b.n	801763e <_scanf_i+0x1aa>
 8017668:	2001      	movs	r0, #1
 801766a:	e7f2      	b.n	8017652 <_scanf_i+0x1be>
 801766c:	08017c94 	.word	0x08017c94
 8017670:	08014881 	.word	0x08014881
 8017674:	080178a9 	.word	0x080178a9
 8017678:	08018165 	.word	0x08018165

0801767c <_putc_r>:
 801767c:	b570      	push	{r4, r5, r6, lr}
 801767e:	460d      	mov	r5, r1
 8017680:	4614      	mov	r4, r2
 8017682:	4606      	mov	r6, r0
 8017684:	b118      	cbz	r0, 801768e <_putc_r+0x12>
 8017686:	6983      	ldr	r3, [r0, #24]
 8017688:	b90b      	cbnz	r3, 801768e <_putc_r+0x12>
 801768a:	f7fe f941 	bl	8015910 <__sinit>
 801768e:	4b13      	ldr	r3, [pc, #76]	; (80176dc <_putc_r+0x60>)
 8017690:	429c      	cmp	r4, r3
 8017692:	d112      	bne.n	80176ba <_putc_r+0x3e>
 8017694:	6874      	ldr	r4, [r6, #4]
 8017696:	68a3      	ldr	r3, [r4, #8]
 8017698:	3b01      	subs	r3, #1
 801769a:	2b00      	cmp	r3, #0
 801769c:	60a3      	str	r3, [r4, #8]
 801769e:	da16      	bge.n	80176ce <_putc_r+0x52>
 80176a0:	69a2      	ldr	r2, [r4, #24]
 80176a2:	4293      	cmp	r3, r2
 80176a4:	db02      	blt.n	80176ac <_putc_r+0x30>
 80176a6:	b2eb      	uxtb	r3, r5
 80176a8:	2b0a      	cmp	r3, #10
 80176aa:	d110      	bne.n	80176ce <_putc_r+0x52>
 80176ac:	4622      	mov	r2, r4
 80176ae:	4629      	mov	r1, r5
 80176b0:	4630      	mov	r0, r6
 80176b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80176b6:	f7fd b915 	b.w	80148e4 <__swbuf_r>
 80176ba:	4b09      	ldr	r3, [pc, #36]	; (80176e0 <_putc_r+0x64>)
 80176bc:	429c      	cmp	r4, r3
 80176be:	d101      	bne.n	80176c4 <_putc_r+0x48>
 80176c0:	68b4      	ldr	r4, [r6, #8]
 80176c2:	e7e8      	b.n	8017696 <_putc_r+0x1a>
 80176c4:	4b07      	ldr	r3, [pc, #28]	; (80176e4 <_putc_r+0x68>)
 80176c6:	429c      	cmp	r4, r3
 80176c8:	bf08      	it	eq
 80176ca:	68f4      	ldreq	r4, [r6, #12]
 80176cc:	e7e3      	b.n	8017696 <_putc_r+0x1a>
 80176ce:	6823      	ldr	r3, [r4, #0]
 80176d0:	1c5a      	adds	r2, r3, #1
 80176d2:	6022      	str	r2, [r4, #0]
 80176d4:	701d      	strb	r5, [r3, #0]
 80176d6:	b2e8      	uxtb	r0, r5
 80176d8:	bd70      	pop	{r4, r5, r6, pc}
 80176da:	bf00      	nop
 80176dc:	08017ff8 	.word	0x08017ff8
 80176e0:	08018018 	.word	0x08018018
 80176e4:	08017fd8 	.word	0x08017fd8

080176e8 <_read_r>:
 80176e8:	b538      	push	{r3, r4, r5, lr}
 80176ea:	4c07      	ldr	r4, [pc, #28]	; (8017708 <_read_r+0x20>)
 80176ec:	4605      	mov	r5, r0
 80176ee:	4608      	mov	r0, r1
 80176f0:	4611      	mov	r1, r2
 80176f2:	2200      	movs	r2, #0
 80176f4:	6022      	str	r2, [r4, #0]
 80176f6:	461a      	mov	r2, r3
 80176f8:	f7ee fb36 	bl	8005d68 <_read>
 80176fc:	1c43      	adds	r3, r0, #1
 80176fe:	d102      	bne.n	8017706 <_read_r+0x1e>
 8017700:	6823      	ldr	r3, [r4, #0]
 8017702:	b103      	cbz	r3, 8017706 <_read_r+0x1e>
 8017704:	602b      	str	r3, [r5, #0]
 8017706:	bd38      	pop	{r3, r4, r5, pc}
 8017708:	2003b42c 	.word	0x2003b42c

0801770c <_sbrk_r>:
 801770c:	b538      	push	{r3, r4, r5, lr}
 801770e:	4c06      	ldr	r4, [pc, #24]	; (8017728 <_sbrk_r+0x1c>)
 8017710:	2300      	movs	r3, #0
 8017712:	4605      	mov	r5, r0
 8017714:	4608      	mov	r0, r1
 8017716:	6023      	str	r3, [r4, #0]
 8017718:	f7ee fb78 	bl	8005e0c <_sbrk>
 801771c:	1c43      	adds	r3, r0, #1
 801771e:	d102      	bne.n	8017726 <_sbrk_r+0x1a>
 8017720:	6823      	ldr	r3, [r4, #0]
 8017722:	b103      	cbz	r3, 8017726 <_sbrk_r+0x1a>
 8017724:	602b      	str	r3, [r5, #0]
 8017726:	bd38      	pop	{r3, r4, r5, pc}
 8017728:	2003b42c 	.word	0x2003b42c

0801772c <__sccl>:
 801772c:	b570      	push	{r4, r5, r6, lr}
 801772e:	780b      	ldrb	r3, [r1, #0]
 8017730:	2b5e      	cmp	r3, #94	; 0x5e
 8017732:	bf13      	iteet	ne
 8017734:	1c4a      	addne	r2, r1, #1
 8017736:	1c8a      	addeq	r2, r1, #2
 8017738:	784b      	ldrbeq	r3, [r1, #1]
 801773a:	2100      	movne	r1, #0
 801773c:	bf08      	it	eq
 801773e:	2101      	moveq	r1, #1
 8017740:	1e44      	subs	r4, r0, #1
 8017742:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8017746:	f804 1f01 	strb.w	r1, [r4, #1]!
 801774a:	42ac      	cmp	r4, r5
 801774c:	d1fb      	bne.n	8017746 <__sccl+0x1a>
 801774e:	b913      	cbnz	r3, 8017756 <__sccl+0x2a>
 8017750:	3a01      	subs	r2, #1
 8017752:	4610      	mov	r0, r2
 8017754:	bd70      	pop	{r4, r5, r6, pc}
 8017756:	f081 0401 	eor.w	r4, r1, #1
 801775a:	54c4      	strb	r4, [r0, r3]
 801775c:	1c51      	adds	r1, r2, #1
 801775e:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8017762:	2d2d      	cmp	r5, #45	; 0x2d
 8017764:	f101 36ff 	add.w	r6, r1, #4294967295
 8017768:	460a      	mov	r2, r1
 801776a:	d006      	beq.n	801777a <__sccl+0x4e>
 801776c:	2d5d      	cmp	r5, #93	; 0x5d
 801776e:	d0f0      	beq.n	8017752 <__sccl+0x26>
 8017770:	b90d      	cbnz	r5, 8017776 <__sccl+0x4a>
 8017772:	4632      	mov	r2, r6
 8017774:	e7ed      	b.n	8017752 <__sccl+0x26>
 8017776:	462b      	mov	r3, r5
 8017778:	e7ef      	b.n	801775a <__sccl+0x2e>
 801777a:	780e      	ldrb	r6, [r1, #0]
 801777c:	2e5d      	cmp	r6, #93	; 0x5d
 801777e:	d0fa      	beq.n	8017776 <__sccl+0x4a>
 8017780:	42b3      	cmp	r3, r6
 8017782:	dcf8      	bgt.n	8017776 <__sccl+0x4a>
 8017784:	3301      	adds	r3, #1
 8017786:	429e      	cmp	r6, r3
 8017788:	54c4      	strb	r4, [r0, r3]
 801778a:	dcfb      	bgt.n	8017784 <__sccl+0x58>
 801778c:	3102      	adds	r1, #2
 801778e:	e7e6      	b.n	801775e <__sccl+0x32>

08017790 <strncmp>:
 8017790:	b510      	push	{r4, lr}
 8017792:	b16a      	cbz	r2, 80177b0 <strncmp+0x20>
 8017794:	3901      	subs	r1, #1
 8017796:	1884      	adds	r4, r0, r2
 8017798:	f810 3b01 	ldrb.w	r3, [r0], #1
 801779c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80177a0:	4293      	cmp	r3, r2
 80177a2:	d103      	bne.n	80177ac <strncmp+0x1c>
 80177a4:	42a0      	cmp	r0, r4
 80177a6:	d001      	beq.n	80177ac <strncmp+0x1c>
 80177a8:	2b00      	cmp	r3, #0
 80177aa:	d1f5      	bne.n	8017798 <strncmp+0x8>
 80177ac:	1a98      	subs	r0, r3, r2
 80177ae:	bd10      	pop	{r4, pc}
 80177b0:	4610      	mov	r0, r2
 80177b2:	e7fc      	b.n	80177ae <strncmp+0x1e>

080177b4 <_strtoul_l.isra.0>:
 80177b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80177b8:	4680      	mov	r8, r0
 80177ba:	4689      	mov	r9, r1
 80177bc:	4692      	mov	sl, r2
 80177be:	461e      	mov	r6, r3
 80177c0:	460f      	mov	r7, r1
 80177c2:	463d      	mov	r5, r7
 80177c4:	9808      	ldr	r0, [sp, #32]
 80177c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80177ca:	f7fe fc51 	bl	8016070 <__locale_ctype_ptr_l>
 80177ce:	4420      	add	r0, r4
 80177d0:	7843      	ldrb	r3, [r0, #1]
 80177d2:	f013 0308 	ands.w	r3, r3, #8
 80177d6:	d130      	bne.n	801783a <_strtoul_l.isra.0+0x86>
 80177d8:	2c2d      	cmp	r4, #45	; 0x2d
 80177da:	d130      	bne.n	801783e <_strtoul_l.isra.0+0x8a>
 80177dc:	787c      	ldrb	r4, [r7, #1]
 80177de:	1cbd      	adds	r5, r7, #2
 80177e0:	2101      	movs	r1, #1
 80177e2:	2e00      	cmp	r6, #0
 80177e4:	d05c      	beq.n	80178a0 <_strtoul_l.isra.0+0xec>
 80177e6:	2e10      	cmp	r6, #16
 80177e8:	d109      	bne.n	80177fe <_strtoul_l.isra.0+0x4a>
 80177ea:	2c30      	cmp	r4, #48	; 0x30
 80177ec:	d107      	bne.n	80177fe <_strtoul_l.isra.0+0x4a>
 80177ee:	782b      	ldrb	r3, [r5, #0]
 80177f0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80177f4:	2b58      	cmp	r3, #88	; 0x58
 80177f6:	d14e      	bne.n	8017896 <_strtoul_l.isra.0+0xe2>
 80177f8:	786c      	ldrb	r4, [r5, #1]
 80177fa:	2610      	movs	r6, #16
 80177fc:	3502      	adds	r5, #2
 80177fe:	f04f 32ff 	mov.w	r2, #4294967295
 8017802:	2300      	movs	r3, #0
 8017804:	fbb2 f2f6 	udiv	r2, r2, r6
 8017808:	fb06 fc02 	mul.w	ip, r6, r2
 801780c:	ea6f 0c0c 	mvn.w	ip, ip
 8017810:	4618      	mov	r0, r3
 8017812:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8017816:	2f09      	cmp	r7, #9
 8017818:	d817      	bhi.n	801784a <_strtoul_l.isra.0+0x96>
 801781a:	463c      	mov	r4, r7
 801781c:	42a6      	cmp	r6, r4
 801781e:	dd23      	ble.n	8017868 <_strtoul_l.isra.0+0xb4>
 8017820:	2b00      	cmp	r3, #0
 8017822:	db1e      	blt.n	8017862 <_strtoul_l.isra.0+0xae>
 8017824:	4282      	cmp	r2, r0
 8017826:	d31c      	bcc.n	8017862 <_strtoul_l.isra.0+0xae>
 8017828:	d101      	bne.n	801782e <_strtoul_l.isra.0+0x7a>
 801782a:	45a4      	cmp	ip, r4
 801782c:	db19      	blt.n	8017862 <_strtoul_l.isra.0+0xae>
 801782e:	fb00 4006 	mla	r0, r0, r6, r4
 8017832:	2301      	movs	r3, #1
 8017834:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017838:	e7eb      	b.n	8017812 <_strtoul_l.isra.0+0x5e>
 801783a:	462f      	mov	r7, r5
 801783c:	e7c1      	b.n	80177c2 <_strtoul_l.isra.0+0xe>
 801783e:	2c2b      	cmp	r4, #43	; 0x2b
 8017840:	bf04      	itt	eq
 8017842:	1cbd      	addeq	r5, r7, #2
 8017844:	787c      	ldrbeq	r4, [r7, #1]
 8017846:	4619      	mov	r1, r3
 8017848:	e7cb      	b.n	80177e2 <_strtoul_l.isra.0+0x2e>
 801784a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801784e:	2f19      	cmp	r7, #25
 8017850:	d801      	bhi.n	8017856 <_strtoul_l.isra.0+0xa2>
 8017852:	3c37      	subs	r4, #55	; 0x37
 8017854:	e7e2      	b.n	801781c <_strtoul_l.isra.0+0x68>
 8017856:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801785a:	2f19      	cmp	r7, #25
 801785c:	d804      	bhi.n	8017868 <_strtoul_l.isra.0+0xb4>
 801785e:	3c57      	subs	r4, #87	; 0x57
 8017860:	e7dc      	b.n	801781c <_strtoul_l.isra.0+0x68>
 8017862:	f04f 33ff 	mov.w	r3, #4294967295
 8017866:	e7e5      	b.n	8017834 <_strtoul_l.isra.0+0x80>
 8017868:	2b00      	cmp	r3, #0
 801786a:	da09      	bge.n	8017880 <_strtoul_l.isra.0+0xcc>
 801786c:	2322      	movs	r3, #34	; 0x22
 801786e:	f8c8 3000 	str.w	r3, [r8]
 8017872:	f04f 30ff 	mov.w	r0, #4294967295
 8017876:	f1ba 0f00 	cmp.w	sl, #0
 801787a:	d107      	bne.n	801788c <_strtoul_l.isra.0+0xd8>
 801787c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017880:	b101      	cbz	r1, 8017884 <_strtoul_l.isra.0+0xd0>
 8017882:	4240      	negs	r0, r0
 8017884:	f1ba 0f00 	cmp.w	sl, #0
 8017888:	d0f8      	beq.n	801787c <_strtoul_l.isra.0+0xc8>
 801788a:	b10b      	cbz	r3, 8017890 <_strtoul_l.isra.0+0xdc>
 801788c:	f105 39ff 	add.w	r9, r5, #4294967295
 8017890:	f8ca 9000 	str.w	r9, [sl]
 8017894:	e7f2      	b.n	801787c <_strtoul_l.isra.0+0xc8>
 8017896:	2430      	movs	r4, #48	; 0x30
 8017898:	2e00      	cmp	r6, #0
 801789a:	d1b0      	bne.n	80177fe <_strtoul_l.isra.0+0x4a>
 801789c:	2608      	movs	r6, #8
 801789e:	e7ae      	b.n	80177fe <_strtoul_l.isra.0+0x4a>
 80178a0:	2c30      	cmp	r4, #48	; 0x30
 80178a2:	d0a4      	beq.n	80177ee <_strtoul_l.isra.0+0x3a>
 80178a4:	260a      	movs	r6, #10
 80178a6:	e7aa      	b.n	80177fe <_strtoul_l.isra.0+0x4a>

080178a8 <_strtoul_r>:
 80178a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80178aa:	4c06      	ldr	r4, [pc, #24]	; (80178c4 <_strtoul_r+0x1c>)
 80178ac:	4d06      	ldr	r5, [pc, #24]	; (80178c8 <_strtoul_r+0x20>)
 80178ae:	6824      	ldr	r4, [r4, #0]
 80178b0:	6a24      	ldr	r4, [r4, #32]
 80178b2:	2c00      	cmp	r4, #0
 80178b4:	bf08      	it	eq
 80178b6:	462c      	moveq	r4, r5
 80178b8:	9400      	str	r4, [sp, #0]
 80178ba:	f7ff ff7b 	bl	80177b4 <_strtoul_l.isra.0>
 80178be:	b003      	add	sp, #12
 80178c0:	bd30      	pop	{r4, r5, pc}
 80178c2:	bf00      	nop
 80178c4:	2000000c 	.word	0x2000000c
 80178c8:	20000070 	.word	0x20000070

080178cc <__submore>:
 80178cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80178d0:	460c      	mov	r4, r1
 80178d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80178d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80178d8:	4299      	cmp	r1, r3
 80178da:	d11d      	bne.n	8017918 <__submore+0x4c>
 80178dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80178e0:	f7ff f8de 	bl	8016aa0 <_malloc_r>
 80178e4:	b918      	cbnz	r0, 80178ee <__submore+0x22>
 80178e6:	f04f 30ff 	mov.w	r0, #4294967295
 80178ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80178f2:	63a3      	str	r3, [r4, #56]	; 0x38
 80178f4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80178f8:	6360      	str	r0, [r4, #52]	; 0x34
 80178fa:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80178fe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017902:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8017906:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801790a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801790e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017912:	6020      	str	r0, [r4, #0]
 8017914:	2000      	movs	r0, #0
 8017916:	e7e8      	b.n	80178ea <__submore+0x1e>
 8017918:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801791a:	0077      	lsls	r7, r6, #1
 801791c:	463a      	mov	r2, r7
 801791e:	f000 f85a 	bl	80179d6 <_realloc_r>
 8017922:	4605      	mov	r5, r0
 8017924:	2800      	cmp	r0, #0
 8017926:	d0de      	beq.n	80178e6 <__submore+0x1a>
 8017928:	eb00 0806 	add.w	r8, r0, r6
 801792c:	4601      	mov	r1, r0
 801792e:	4632      	mov	r2, r6
 8017930:	4640      	mov	r0, r8
 8017932:	f7fe fc4f 	bl	80161d4 <memcpy>
 8017936:	f8c4 8000 	str.w	r8, [r4]
 801793a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801793e:	e7e9      	b.n	8017914 <__submore+0x48>

08017940 <__ascii_wctomb>:
 8017940:	b149      	cbz	r1, 8017956 <__ascii_wctomb+0x16>
 8017942:	2aff      	cmp	r2, #255	; 0xff
 8017944:	bf85      	ittet	hi
 8017946:	238a      	movhi	r3, #138	; 0x8a
 8017948:	6003      	strhi	r3, [r0, #0]
 801794a:	700a      	strbls	r2, [r1, #0]
 801794c:	f04f 30ff 	movhi.w	r0, #4294967295
 8017950:	bf98      	it	ls
 8017952:	2001      	movls	r0, #1
 8017954:	4770      	bx	lr
 8017956:	4608      	mov	r0, r1
 8017958:	4770      	bx	lr
	...

0801795c <_fstat_r>:
 801795c:	b538      	push	{r3, r4, r5, lr}
 801795e:	4c07      	ldr	r4, [pc, #28]	; (801797c <_fstat_r+0x20>)
 8017960:	2300      	movs	r3, #0
 8017962:	4605      	mov	r5, r0
 8017964:	4608      	mov	r0, r1
 8017966:	4611      	mov	r1, r2
 8017968:	6023      	str	r3, [r4, #0]
 801796a:	f7ee fa26 	bl	8005dba <_fstat>
 801796e:	1c43      	adds	r3, r0, #1
 8017970:	d102      	bne.n	8017978 <_fstat_r+0x1c>
 8017972:	6823      	ldr	r3, [r4, #0]
 8017974:	b103      	cbz	r3, 8017978 <_fstat_r+0x1c>
 8017976:	602b      	str	r3, [r5, #0]
 8017978:	bd38      	pop	{r3, r4, r5, pc}
 801797a:	bf00      	nop
 801797c:	2003b42c 	.word	0x2003b42c

08017980 <_isatty_r>:
 8017980:	b538      	push	{r3, r4, r5, lr}
 8017982:	4c06      	ldr	r4, [pc, #24]	; (801799c <_isatty_r+0x1c>)
 8017984:	2300      	movs	r3, #0
 8017986:	4605      	mov	r5, r0
 8017988:	4608      	mov	r0, r1
 801798a:	6023      	str	r3, [r4, #0]
 801798c:	f7ee fa25 	bl	8005dda <_isatty>
 8017990:	1c43      	adds	r3, r0, #1
 8017992:	d102      	bne.n	801799a <_isatty_r+0x1a>
 8017994:	6823      	ldr	r3, [r4, #0]
 8017996:	b103      	cbz	r3, 801799a <_isatty_r+0x1a>
 8017998:	602b      	str	r3, [r5, #0]
 801799a:	bd38      	pop	{r3, r4, r5, pc}
 801799c:	2003b42c 	.word	0x2003b42c

080179a0 <memmove>:
 80179a0:	4288      	cmp	r0, r1
 80179a2:	b510      	push	{r4, lr}
 80179a4:	eb01 0302 	add.w	r3, r1, r2
 80179a8:	d807      	bhi.n	80179ba <memmove+0x1a>
 80179aa:	1e42      	subs	r2, r0, #1
 80179ac:	4299      	cmp	r1, r3
 80179ae:	d00a      	beq.n	80179c6 <memmove+0x26>
 80179b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80179b4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80179b8:	e7f8      	b.n	80179ac <memmove+0xc>
 80179ba:	4283      	cmp	r3, r0
 80179bc:	d9f5      	bls.n	80179aa <memmove+0xa>
 80179be:	1881      	adds	r1, r0, r2
 80179c0:	1ad2      	subs	r2, r2, r3
 80179c2:	42d3      	cmn	r3, r2
 80179c4:	d100      	bne.n	80179c8 <memmove+0x28>
 80179c6:	bd10      	pop	{r4, pc}
 80179c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80179cc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80179d0:	e7f7      	b.n	80179c2 <memmove+0x22>

080179d2 <__malloc_lock>:
 80179d2:	4770      	bx	lr

080179d4 <__malloc_unlock>:
 80179d4:	4770      	bx	lr

080179d6 <_realloc_r>:
 80179d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179d8:	4607      	mov	r7, r0
 80179da:	4614      	mov	r4, r2
 80179dc:	460e      	mov	r6, r1
 80179de:	b921      	cbnz	r1, 80179ea <_realloc_r+0x14>
 80179e0:	4611      	mov	r1, r2
 80179e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80179e6:	f7ff b85b 	b.w	8016aa0 <_malloc_r>
 80179ea:	b922      	cbnz	r2, 80179f6 <_realloc_r+0x20>
 80179ec:	f7ff f80a 	bl	8016a04 <_free_r>
 80179f0:	4625      	mov	r5, r4
 80179f2:	4628      	mov	r0, r5
 80179f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80179f6:	f000 f814 	bl	8017a22 <_malloc_usable_size_r>
 80179fa:	42a0      	cmp	r0, r4
 80179fc:	d20f      	bcs.n	8017a1e <_realloc_r+0x48>
 80179fe:	4621      	mov	r1, r4
 8017a00:	4638      	mov	r0, r7
 8017a02:	f7ff f84d 	bl	8016aa0 <_malloc_r>
 8017a06:	4605      	mov	r5, r0
 8017a08:	2800      	cmp	r0, #0
 8017a0a:	d0f2      	beq.n	80179f2 <_realloc_r+0x1c>
 8017a0c:	4631      	mov	r1, r6
 8017a0e:	4622      	mov	r2, r4
 8017a10:	f7fe fbe0 	bl	80161d4 <memcpy>
 8017a14:	4631      	mov	r1, r6
 8017a16:	4638      	mov	r0, r7
 8017a18:	f7fe fff4 	bl	8016a04 <_free_r>
 8017a1c:	e7e9      	b.n	80179f2 <_realloc_r+0x1c>
 8017a1e:	4635      	mov	r5, r6
 8017a20:	e7e7      	b.n	80179f2 <_realloc_r+0x1c>

08017a22 <_malloc_usable_size_r>:
 8017a22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017a26:	1f18      	subs	r0, r3, #4
 8017a28:	2b00      	cmp	r3, #0
 8017a2a:	bfbc      	itt	lt
 8017a2c:	580b      	ldrlt	r3, [r1, r0]
 8017a2e:	18c0      	addlt	r0, r0, r3
 8017a30:	4770      	bx	lr
	...

08017a34 <_init>:
 8017a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a36:	bf00      	nop
 8017a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017a3a:	bc08      	pop	{r3}
 8017a3c:	469e      	mov	lr, r3
 8017a3e:	4770      	bx	lr

08017a40 <_fini>:
 8017a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a42:	bf00      	nop
 8017a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017a46:	bc08      	pop	{r3}
 8017a48:	469e      	mov	lr, r3
 8017a4a:	4770      	bx	lr
