##ALL PROOFS
Path 1 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 2 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 3 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 4 Source: lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana  lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_5/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana                                                              
 lane_5/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 5 Source: lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana  lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_10/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana                                                               
 lane_10/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 6 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 7 Source: lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana  lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_10/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana                                                               
 lane_10/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 8 Source: lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana  lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_10/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana                                                               
 lane_10/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 9 Source: lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana  lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_3/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana                                                              
 lane_3/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 10 Source: lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana  lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_8/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana                                                              
 lane_8/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 11 Source: lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana  lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_11/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana                                                               
 lane_11/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 12 Source: lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana  lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_2/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana                                                              
 lane_2/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 13 Source: lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana  lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_4/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana                                                              
 lane_4/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 14 Source: lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana  lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_14/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana                                                               
 lane_14/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 15 Source: lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana  lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_0/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana                                                              
 lane_0/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 16 Source: lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana  lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_1/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana                                                              
 lane_1/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 17 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 18 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 19 Source: lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana  lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_5/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana                                                              
 lane_5/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 20 Source: lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana  lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_2/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana                                                              
 lane_2/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 21 Source: lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana  lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_14/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana                                                               
 lane_14/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 22 Source: lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana  lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_8/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana                                                              
 lane_8/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 23 Source: lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana  lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_3/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana                                                              
 lane_3/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 24 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 25 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 26 Source: lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana  lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_11/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana                                                               
 lane_11/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 27 Source: lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana  lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_11/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana                                                               
 lane_11/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 28 Source: lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana  lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_4/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana                                                              
 lane_4/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 29 Source: lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana  lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_3/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana                                                              
 lane_3/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 30 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 31 Source: lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana  lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_0/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana                                                              
 lane_0/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 32 Source: lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana  lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_7/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana                                                              
 lane_7/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 33 Source: lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana  lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_5/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana                                                              
 lane_5/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 34 Source: lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana  lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_7/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana                                                              
 lane_7/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 35 Source: lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana  lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_7/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana                                                              
 lane_7/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 36 Source: lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana  lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_3/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana                                                              
 lane_3/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 37 Source: lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana  lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_6/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana                                                              
 lane_6/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 38 Source: lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana  lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_7/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana                                                              
 lane_7/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 39 Source: lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana  lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_11/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana                                                               
 lane_11/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 40 Source: lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana  lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_4/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana                                                              
 lane_4/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 41 Source: lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana  lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_8/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana                                                              
 lane_8/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 42 Source: lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana  lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_4/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana                                                              
 lane_4/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 43 Source: lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana  lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_13/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana                                                               
 lane_13/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 44 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 45 Source: lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana  lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_13/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana                                                               
 lane_13/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 46 Source: lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana  lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_10/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana                                                               
 lane_10/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 47 Source: lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana  lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_8/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana                                                              
 lane_8/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 48 Source: lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana  lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_3/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana                                                              
 lane_3/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 49 Source: lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana  lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_2/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana                                                              
 lane_2/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 50 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 51 Source: lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana  lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_0/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana                                                              
 lane_0/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 52 Source: lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana  lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_7/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana                                                              
 lane_7/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 53 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 54 Source: lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana  lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_4/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana                                                              
 lane_4/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 55 Source: lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana  lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_2/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana                                                              
 lane_2/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 56 Source: lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana  lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_8/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana                                                              
 lane_8/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 57 Source: lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana  lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_1/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana                                                              
 lane_1/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 58 Source: lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana  lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_1/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana                                                              
 lane_1/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 59 Source: lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana  lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_10/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana                                                               
 lane_10/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 60 Source: lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana  lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_5/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana                                                              
 lane_5/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 61 Source: lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana  lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_2/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana                                                              
 lane_2/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 62 Source: lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana  lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_11/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana                                                               
 lane_11/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 63 Source: lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana  lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_5/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana                                                              
 lane_5/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 64 Source: lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana  lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_14/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana                                                               
 lane_14/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 65 Source: lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana  lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_0/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana                                                              
 lane_0/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 66 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 67 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 68 Source: lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana  lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_6/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana                                                              
 lane_6/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 69 Source: lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana  lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_13/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana                                                               
 lane_13/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 70 Source: lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana  lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_1/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana                                                              
 lane_1/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 71 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 72 Source: lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana  lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_2/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana                                                              
 lane_2/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 73 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 74 Source: lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana  lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_14/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana                                                               
 lane_14/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 75 Source: lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana  lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_13/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana                                                               
 lane_13/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 76 Source: lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana  lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_4/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana                                                              
 lane_4/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 77 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 78 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 79 Source: lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana  lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_6/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana                                                              
 lane_6/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 80 Source: lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana  lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_1/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana                                                              
 lane_1/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 81 Source: lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana  lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_3/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana                                                              
 lane_3/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 82 Source: lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana  lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_10/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana                                                               
 lane_10/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 83 Source: lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana  lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_13/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana                                                               
 lane_13/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 84 Source: lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana  lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_6/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana                                                              
 lane_6/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 85 Source: lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/o_tx_ana_clk_diven[0]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/iso_to_ana/i_txclkdiven[0]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana  lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_13/iso_to_ana/o_txclkdiven[0]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana                                                               
 lane_13/pmd_top/dekel_pmd_duo_ins/txclkdiven[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[0]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[0]                                                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[0]                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[0]                                                      input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 86 Source: lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana  lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_1/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana                                                              
 lane_1/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 87 Source: lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana  lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_8/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana                                                              
 lane_8/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 88 Source: lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana  lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_7/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana                                                              
 lane_7/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 89 Source: lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                 lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/iso_to_ana/i_rx_lfps_pen                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana  lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_6/iso_to_ana/o_rx_lfps_pen                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana                                                              
 lane_6/pmd_top/dekel_pmd_duo_ins/rx_lfps_pen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_pen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_pen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_pen                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_pen                                                                       input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/d2[0]                                                      input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_pen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 90 Source: lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[0]                                                                                                     SEQ_FF                                                                                                  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/o_tx_ana_clk_sel[0]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/iso_to_ana/i_txclksel[0]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana  lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_14/iso_to_ana/o_txclksel[0]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana                                                               
 lane_14/pmd_top/dekel_pmd_duo_ins/txclksel[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[0]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[0]                                                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[0]                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[0]                                                      input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 91 Source: lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana  lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_0/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana                                                              
 lane_0/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 92 Source: lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[0]                                                                                                     SEQ_FF                                                                                                 lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/o_tx_ana_clk_div_sel[0]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/iso_to_ana/i_txclkdivsel[0]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana  lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_6/iso_to_ana/o_txclkdivsel[0]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana                                                              
 lane_6/pmd_top/dekel_pmd_duo_ins/txclkdivsel[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[0]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[0]                                                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[0]                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[0]                                                      input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 93 Source: lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana  lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_5/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana                                                              
 lane_5/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 94 Source: lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable/Q                                                                                                     SEQ_FF                                                                                                  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/ecar_lfps_enable                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/ecar_lfps_enable_rtt0                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/iso_to_ana/i_rx_lfps_nen                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana  lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_11/iso_to_ana/o_rx_lfps_nen                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana                                                               
 lane_11/pmd_top/dekel_pmd_duo_ins/rx_lfps_nen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/rx_lfps_nen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/idig_rx_lfps_nen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/idig_rx_lfps_nen                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/idig_rx_lfps_nen                                                                       input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/d2[0]                                                      input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_pmd_lane_rx_dfx_corewell_prot/i_dfx_over_idig_rx_lfps_nen/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 95 Source: lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana  lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_14/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana                                                               
 lane_14/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 96 Source: lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2/Q                                                                                                     SEQ_FF                                                                                                 lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel2                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/o_tx_ana_clk_sel2                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/iso_to_ana/i_txclksel2                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana  lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_0/iso_to_ana/o_txclksel2                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana                                                              
 lane_0/pmd_top/dekel_pmd_duo_ins/txclksel2                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel2                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel2                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel2                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel2                                                                       input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/d2[0]                                                      input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/d2                           input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel2/gen_dfxprot[0].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
