Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Mar  9 17:24:46 2025
| Host         : LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_controller_timing_summary_routed.rpt -pb traffic_light_controller_timing_summary_routed.pb -rpx traffic_light_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_controller
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   61          inf        0.000                      0                   61           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            yellow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.079ns  (logic 2.797ns (68.569%)  route 1.282ns (31.431%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=3, routed)           1.282     1.528    yellow_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.551     4.079 r  yellow_OBUF_inst/O
                         net (fo=0)                   0.000     4.079    yellow
    R18                                                               r  yellow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 2.759ns (68.694%)  route 1.257ns (31.306%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDPE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X2Y1           FDPE (Prop_fdpe_C_Q)         0.308     0.308 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           1.257     1.565    red_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.451     4.016 r  red_OBUF_inst/O
                         net (fo=0)                   0.000     4.016    red
    P18                                                               r  red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.996ns  (logic 2.703ns (67.627%)  route 1.294ns (32.373%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           1.294     1.563    green_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     3.996 r  green_OBUF_inst/O
                         net (fo=0)                   0.000     3.996    green
    U16                                                               r  green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.562ns  (logic 1.035ns (40.400%)  route 1.527ns (59.600%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.757     1.026    counter_reg_n_0_[0]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     1.372 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    counter_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.430 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.430    counter_reg[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.488 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.488    counter_reg[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     1.627 r  counter_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.770     2.397    data0[13]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.165     2.562 r  counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.562    counter[13]
    SLICE_X0Y2           FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.562ns  (logic 1.212ns (47.315%)  route 1.350ns (52.685%))
  Logic Levels:           8  (CARRY4=6 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.757     1.026    counter_reg_n_0_[0]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     1.372 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    counter_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.430 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.430    counter_reg[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.488 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.488    counter_reg[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.546 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.546    counter_reg[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.604 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.604    counter_reg[20]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     1.817 r  counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.593     2.410    data0[22]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.152     2.562 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.562    counter[22]
    SLICE_X0Y5           FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.516ns  (logic 1.209ns (48.060%)  route 1.307ns (51.940%))
  Logic Levels:           9  (CARRY4=7 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.757     1.026    counter_reg_n_0_[0]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     1.372 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    counter_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.430 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.430    counter_reg[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.488 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.488    counter_reg[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.546 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.546    counter_reg[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.604 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.604    counter_reg[20]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.662 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.662    counter_reg[24]_i_2_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     1.801 r  counter_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.550     2.351    data0[25]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.165     2.516 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.516    counter[25]
    SLICE_X0Y5           FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.513ns  (logic 1.151ns (45.806%)  route 1.362ns (54.194%))
  Logic Levels:           8  (CARRY4=6 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.757     1.026    counter_reg_n_0_[0]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     1.372 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    counter_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.430 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.430    counter_reg[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.488 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.488    counter_reg[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.546 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.546    counter_reg[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.604 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.604    counter_reg[20]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     1.743 r  counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.605     2.348    data0[21]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.165     2.513 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.513    counter[21]
    SLICE_X0Y5           FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.460ns  (logic 1.154ns (46.903%)  route 1.306ns (53.097%))
  Logic Levels:           7  (CARRY4=5 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.757     1.026    counter_reg_n_0_[0]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     1.372 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    counter_reg[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.430 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.430    counter_reg[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.488 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.488    counter_reg[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.546 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.546    counter_reg[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     1.759 r  counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.549     2.308    data0[18]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.152     2.460 r  counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.460    counter[18]
    SLICE_X0Y4           FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.453ns  (logic 0.443ns (18.060%)  route 2.010ns (81.940%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  counter_reg[20]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  counter_reg[20]/Q
                         net (fo=2, routed)           0.562     0.831    counter_reg_n_0_[20]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.053     0.884 r  FSM_onehot_current_state[2]_i_4/O
                         net (fo=1, routed)           0.620     1.504    FSM_onehot_current_state[2]_i_4_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.053     1.557 r  FSM_onehot_current_state[2]_i_2/O
                         net (fo=29, routed)          0.828     2.385    FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X0Y0           LUT3 (Prop_lut3_I1_O)        0.068     2.453 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.453    counter[3]
    SLICE_X0Y0           FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.452ns  (logic 0.438ns (17.863%)  route 2.014ns (82.137%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  counter_reg[20]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  counter_reg[20]/Q
                         net (fo=2, routed)           0.562     0.831    counter_reg_n_0_[20]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.053     0.884 r  FSM_onehot_current_state[2]_i_4/O
                         net (fo=1, routed)           0.620     1.504    FSM_onehot_current_state[2]_i_4_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.053     1.557 r  FSM_onehot_current_state[2]_i_2/O
                         net (fo=29, routed)          0.832     2.389    FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X0Y0           LUT3 (Prop_lut3_I1_O)        0.063     2.452 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.452    counter[1]
    SLICE_X0Y0           FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.018%)  route 0.150ns (53.982%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.150     0.250    green_OBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.028     0.278 r  FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.278    FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.129ns (46.211%)  route 0.150ns (53.789%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.150     0.250    green_OBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.029     0.279 r  FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.279    FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDPE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X2Y1           FDPE (Prop_fdpe_C_Q)         0.118     0.118 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.151     0.269    red_OBUF
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.028     0.297 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X2Y1           FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.575%)  route 0.173ns (57.425%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  counter_reg[0]/Q
                         net (fo=30, routed)          0.173     0.273    counter_reg_n_0_[0]
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.028     0.301 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.301    counter[0]
    SLICE_X0Y0           FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.129ns (42.765%)  route 0.173ns (57.235%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.173     0.273    counter_reg_n_0_[0]
    SLICE_X0Y0           LUT3 (Prop_lut3_I0_O)        0.029     0.302 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    counter[1]
    SLICE_X0Y0           FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.128ns (39.283%)  route 0.198ns (60.717%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.198     0.298    counter_reg_n_0_[0]
    SLICE_X0Y0           LUT3 (Prop_lut3_I0_O)        0.028     0.326 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    counter[2]
    SLICE_X0Y0           FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.133ns (40.201%)  route 0.198ns (59.799%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.198     0.298    counter_reg_n_0_[0]
    SLICE_X0Y0           LUT3 (Prop_lut3_I0_O)        0.033     0.331 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.331    counter[3]
    SLICE_X0Y0           FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.128ns (35.940%)  route 0.228ns (64.060%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.228     0.328    counter_reg_n_0_[0]
    SLICE_X2Y2           LUT3 (Prop_lut3_I0_O)        0.028     0.356 r  counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.356    counter[8]
    SLICE_X2Y2           FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.128ns (35.545%)  route 0.232ns (64.455%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.232     0.332    counter_reg_n_0_[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.028     0.360 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.360    counter[4]
    SLICE_X0Y1           FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.132ns (36.652%)  route 0.228ns (63.348%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[0]/Q
                         net (fo=30, routed)          0.228     0.328    counter_reg_n_0_[0]
    SLICE_X2Y2           LUT3 (Prop_lut3_I0_O)        0.032     0.360 r  counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.360    counter[9]
    SLICE_X2Y2           FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------





