Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 17:35:50 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  116          inf        0.000                      0                  116           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_button_counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 4.471ns (51.164%)  route 4.268ns (48.836%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[14]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[14]/Q
                         net (fo=6, routed)           1.586     2.042    impl_button_counter/led[14]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.166 r  impl_button_counter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.666     2.832    impl_button_counter/sel0[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.152     2.984 r  impl_button_counter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.016     5.000    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739     8.739 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.739    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.708ns  (logic 4.447ns (51.063%)  route 4.262ns (48.937%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[14]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[14]/Q
                         net (fo=6, routed)           1.586     2.042    impl_button_counter/led[14]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.166 r  impl_button_counter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.753     2.919    impl_button_counter/sel0[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.153     3.072 r  impl_button_counter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     4.995    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714     8.708 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.708    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 4.463ns (52.930%)  route 3.969ns (47.070%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[14]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[14]/Q
                         net (fo=6, routed)           1.586     2.042    impl_button_counter/led[14]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.166 r  impl_button_counter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.667     2.833    impl_button_counter/sel0[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.152     2.985 r  impl_button_counter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716     4.701    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.432 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.432    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 4.239ns (50.572%)  route 4.143ns (49.428%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[14]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[14]/Q
                         net (fo=6, routed)           1.586     2.042    impl_button_counter/led[14]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.166 r  impl_button_counter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.753     2.919    impl_button_counter/sel0[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.043 r  impl_button_counter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.847    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.382 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.382    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.362ns  (logic 4.224ns (50.516%)  route 4.138ns (49.484%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[14]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[14]/Q
                         net (fo=6, routed)           1.586     2.042    impl_button_counter/led[14]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.166 r  impl_button_counter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.748     2.914    impl_button_counter/sel0[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.038 r  impl_button_counter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.803     4.842    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.362 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.362    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.270ns  (logic 4.208ns (50.890%)  route 4.061ns (49.110%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[14]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[14]/Q
                         net (fo=6, routed)           1.586     2.042    impl_button_counter/led[14]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.166 r  impl_button_counter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.667     2.833    impl_button_counter/sel0[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.124     2.957 r  impl_button_counter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.809     4.765    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.270 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.270    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 3.986ns (48.565%)  route 4.221ns (51.435%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[1]/C
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[1]/Q
                         net (fo=7, routed)           4.221     4.677    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.207 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.207    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 4.240ns (51.962%)  route 3.919ns (48.038%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[14]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[14]/Q
                         net (fo=6, routed)           1.586     2.042    impl_button_counter/led[14]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.166 r  impl_button_counter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.666     2.832    impl_button_counter/sel0[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  impl_button_counter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.623    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.159 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.159    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 3.962ns (48.984%)  route 4.127ns (51.016%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[6]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[6]/Q
                         net (fo=8, routed)           4.127     4.583    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.089 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.089    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_counter/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.086ns  (logic 3.977ns (49.188%)  route 4.109ns (50.812%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  impl_button_counter/count_reg[15]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  impl_button_counter/count_reg[15]/Q
                         net (fo=5, routed)           4.109     4.565    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.086 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.086    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_button_press_detector/counter_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_press_detector/counter_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  impl_button_press_detector/counter_en_reg/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_button_press_detector/counter_en_reg/Q
                         net (fo=10, routed)          0.136     0.277    impl_button_press_detector/counter_en_reg_n_0
    SLICE_X59Y18         FDRE                                         r  impl_button_press_detector/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_press_detector/counter_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_press_detector/counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  impl_button_press_detector/counter_en_reg/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_button_press_detector/counter_en_reg/Q
                         net (fo=10, routed)          0.136     0.277    impl_button_press_detector/counter_en_reg_n_0
    SLICE_X59Y18         FDRE                                         r  impl_button_press_detector/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_press_detector/button_sync_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_press_detector/counter_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  impl_button_press_detector/button_sync_reg[2]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  impl_button_press_detector/button_sync_reg[2]/Q
                         net (fo=1, routed)           0.054     0.182    impl_button_press_detector/p_1_in[1]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.099     0.281 r  impl_button_press_detector/counter_en_i_1/O
                         net (fo=1, routed)           0.000     0.281    impl_button_press_detector/counter_en_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  impl_button_press_detector/counter_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_press_detector/button_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_counter/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  impl_button_press_detector/button_down_reg/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  impl_button_press_detector/button_down_reg/Q
                         net (fo=17, routed)          0.128     0.292    impl_button_counter/button_down
    SLICE_X62Y18         FDRE                                         r  impl_button_counter/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_press_detector/button_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_counter/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  impl_button_press_detector/button_down_reg/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  impl_button_press_detector/button_down_reg/Q
                         net (fo=17, routed)          0.128     0.292    impl_button_counter/button_down
    SLICE_X62Y18         FDRE                                         r  impl_button_counter/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_press_detector/button_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_counter/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  impl_button_press_detector/button_down_reg/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  impl_button_press_detector/button_down_reg/Q
                         net (fo=17, routed)          0.128     0.292    impl_button_counter/button_down
    SLICE_X62Y18         FDRE                                         r  impl_button_counter/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_press_detector/button_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_counter/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  impl_button_press_detector/button_down_reg/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  impl_button_press_detector/button_down_reg/Q
                         net (fo=17, routed)          0.128     0.292    impl_button_counter/button_down
    SLICE_X62Y18         FDRE                                         r  impl_button_counter/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_press_detector/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_press_detector/button_down_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.728%)  route 0.125ns (40.272%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE                         0.000     0.000 r  impl_button_press_detector/counter_reg[6]/C
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_button_press_detector/counter_reg[6]/Q
                         net (fo=4, routed)           0.125     0.266    impl_button_press_detector/counter[6]
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.311 r  impl_button_press_detector/button_down_i_1/O
                         net (fo=1, routed)           0.000     0.311    impl_button_press_detector/button_down_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  impl_button_press_detector/button_down_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_press_detector/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_press_detector/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.164%)  route 0.157ns (45.836%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  impl_button_press_detector/counter_reg[1]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_button_press_detector/counter_reg[1]/Q
                         net (fo=6, routed)           0.157     0.298    impl_button_press_detector/counter[1]
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.343 r  impl_button_press_detector/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.343    impl_button_press_detector/counter_0[5]
    SLICE_X58Y19         FDRE                                         r  impl_button_press_detector/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 impl_button_press_detector/counter_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            impl_button_press_detector/counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.631%)  route 0.206ns (59.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  impl_button_press_detector/counter_en_reg/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  impl_button_press_detector/counter_en_reg/Q
                         net (fo=10, routed)          0.206     0.347    impl_button_press_detector/counter_en_reg_n_0
    SLICE_X58Y19         FDRE                                         r  impl_button_press_detector/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------





