<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p969" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_969{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_969{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_969{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_969{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_969{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_969{left:360px;bottom:805px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_969{left:70px;bottom:692px;letter-spacing:0.13px;}
#t8_969{left:70px;bottom:669px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_969{left:70px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_969{left:70px;bottom:635px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tb_969{left:70px;bottom:613px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_969{left:70px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_969{left:70px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_969{left:70px;bottom:550px;letter-spacing:-0.16px;word-spacing:-1.3px;}
#tf_969{left:70px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_969{left:70px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_969{left:70px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_969{left:70px;bottom:477px;letter-spacing:-0.17px;word-spacing:-0.78px;}
#tj_969{left:70px;bottom:460px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tk_969{left:70px;bottom:443px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tl_969{left:70px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_969{left:70px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_969{left:70px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_969{left:70px;bottom:370px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tp_969{left:70px;bottom:353px;letter-spacing:-0.13px;}
#tq_969{left:70px;bottom:330px;letter-spacing:-0.17px;word-spacing:-1.2px;}
#tr_969{left:70px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#ts_969{left:70px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_969{left:70px;bottom:256px;letter-spacing:0.13px;}
#tu_969{left:70px;bottom:232px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_969{left:70px;bottom:214px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tw_969{left:70px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_969{left:70px;bottom:177px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_969{left:70px;bottom:159px;letter-spacing:-0.12px;}
#tz_969{left:70px;bottom:140px;letter-spacing:-0.12px;}
#t10_969{left:70px;bottom:122px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_969{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#t12_969{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t13_969{left:375px;bottom:1065px;letter-spacing:-0.14px;}
#t14_969{left:375px;bottom:1050px;letter-spacing:-0.18px;}
#t15_969{left:421px;bottom:1065px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t16_969{left:421px;bottom:1050px;letter-spacing:-0.14px;}
#t17_969{left:421px;bottom:1034px;letter-spacing:-0.14px;}
#t18_969{left:495px;bottom:1065px;letter-spacing:-0.12px;}
#t19_969{left:495px;bottom:1050px;letter-spacing:-0.11px;}
#t1a_969{left:495px;bottom:1034px;letter-spacing:-0.12px;}
#t1b_969{left:566px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_969{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_969{left:75px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1e_969{left:375px;bottom:1011px;letter-spacing:-0.16px;}
#t1f_969{left:421px;bottom:1011px;letter-spacing:-0.13px;}
#t1g_969{left:495px;bottom:1011px;letter-spacing:-0.13px;}
#t1h_969{left:566px;bottom:1011px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#t1i_969{left:566px;bottom:995px;letter-spacing:-0.11px;}
#t1j_969{left:566px;bottom:978px;letter-spacing:-0.12px;}
#t1k_969{left:75px;bottom:955px;letter-spacing:-0.12px;}
#t1l_969{left:75px;bottom:938px;letter-spacing:-0.15px;}
#t1m_969{left:375px;bottom:955px;letter-spacing:-0.17px;}
#t1n_969{left:421px;bottom:955px;letter-spacing:-0.12px;}
#t1o_969{left:495px;bottom:955px;letter-spacing:-0.16px;}
#t1p_969{left:566px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#t1q_969{left:566px;bottom:938px;letter-spacing:-0.11px;}
#t1r_969{left:566px;bottom:921px;letter-spacing:-0.12px;}
#t1s_969{left:75px;bottom:898px;letter-spacing:-0.12px;}
#t1t_969{left:75px;bottom:881px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_969{left:375px;bottom:898px;letter-spacing:-0.18px;}
#t1v_969{left:421px;bottom:898px;letter-spacing:-0.12px;}
#t1w_969{left:495px;bottom:898px;letter-spacing:-0.17px;}
#t1x_969{left:566px;bottom:898px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#t1y_969{left:566px;bottom:881px;letter-spacing:-0.11px;}
#t1z_969{left:566px;bottom:865px;letter-spacing:-0.12px;}
#t20_969{left:87px;bottom:784px;letter-spacing:-0.14px;}
#t21_969{left:196px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t22_969{left:372px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t23_969{left:550px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t24_969{left:729px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t25_969{left:97px;bottom:759px;letter-spacing:-0.21px;}
#t26_969{left:179px;bottom:759px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_969{left:363px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_969{left:556px;bottom:759px;letter-spacing:-0.16px;}
#t29_969{left:750px;bottom:759px;letter-spacing:-0.14px;}
#t2a_969{left:88px;bottom:735px;letter-spacing:-0.16px;}
#t2b_969{left:185px;bottom:735px;letter-spacing:-0.13px;}
#t2c_969{left:369px;bottom:735px;letter-spacing:-0.12px;}
#t2d_969{left:542px;bottom:735px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_969{left:731px;bottom:735px;letter-spacing:-0.14px;}

.s1_969{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_969{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_969{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_969{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_969{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_969{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_969{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts969" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg969Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg969" style="-webkit-user-select: none;"><object width="935" height="1210" data="969/969.svg" type="image/svg+xml" id="pdf969" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_969" class="t s1_969">PBLENDVB—Variable Blend Packed Bytes </span>
<span id="t2_969" class="t s2_969">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_969" class="t s1_969">Vol. 2B </span><span id="t4_969" class="t s1_969">4-235 </span>
<span id="t5_969" class="t s3_969">PBLENDVB—Variable Blend Packed Bytes </span>
<span id="t6_969" class="t s4_969">Instruction Operand Encoding </span>
<span id="t7_969" class="t s4_969">Description </span>
<span id="t8_969" class="t s5_969">Conditionally copies byte elements from the source operand (second operand) to the destination operand (first </span>
<span id="t9_969" class="t s5_969">operand) depending on mask bits defined in the implicit third register argument, XMM0. The mask bits are the </span>
<span id="ta_969" class="t s5_969">most significant bit in each byte element of the XMM0 register. </span>
<span id="tb_969" class="t s5_969">If a mask bit is “1", then the corresponding byte element in the source operand is copied to the destination, else </span>
<span id="tc_969" class="t s5_969">the byte element in the destination operand is left unchanged. </span>
<span id="td_969" class="t s5_969">The register assignment of the implicit third operand is defined to be the architectural register XMM0. </span>
<span id="te_969" class="t s5_969">128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (MAXVL-1:128) </span>
<span id="tf_969" class="t s5_969">of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined </span>
<span id="tg_969" class="t s5_969">to be the architectural register XMM0. An attempt to execute PBLENDVB with a VEX prefix will cause #UD. </span>
<span id="th_969" class="t s5_969">VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second </span>
<span id="ti_969" class="t s5_969">source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and </span>
<span id="tj_969" class="t s5_969">encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is </span>
<span id="tk_969" class="t s5_969">ignored. The upper bits (MAXVL-1:128) of the corresponding YMM register (destination register) are zeroed. VEX.L </span>
<span id="tl_969" class="t s5_969">must be 0, otherwise the instruction will #UD. VEX.W must be 0, otherwise, the instruction will #UD. </span>
<span id="tm_969" class="t s5_969">VEX.256 encoded version: The first source operand and the destination operand are YMM registers. The second </span>
<span id="tn_969" class="t s5_969">source operand is an YMM register or 256-bit memory location. The third source register is an YMM register and </span>
<span id="to_969" class="t s5_969">encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is </span>
<span id="tp_969" class="t s5_969">ignored. </span>
<span id="tq_969" class="t s5_969">VPBLENDVB permits the mask to be any XMM or YMM register. In contrast, PBLENDVB treats XMM0 implicitly as the </span>
<span id="tr_969" class="t s5_969">mask and do not support non-destructive destination operation. An attempt to execute PBLENDVB encoded with a </span>
<span id="ts_969" class="t s5_969">VEX prefix will cause a #UD exception. </span>
<span id="tt_969" class="t s4_969">Operation </span>
<span id="tu_969" class="t s6_969">PBLENDVB (128-bit Legacy SSE Version) </span>
<span id="tv_969" class="t s7_969">MASK := XMM0 </span>
<span id="tw_969" class="t s7_969">IF (MASK[7] = 1) THEN DEST[7:0] := SRC[7:0]; </span>
<span id="tx_969" class="t s7_969">ELSE DEST[7:0] := DEST[7:0]; </span>
<span id="ty_969" class="t s7_969">IF (MASK[15] = 1) THEN DEST[15:8] := SRC[15:8]; </span>
<span id="tz_969" class="t s7_969">ELSE DEST[15:8] := DEST[15:8]; </span>
<span id="t10_969" class="t s7_969">IF (MASK[23] = 1) THEN DEST[23:16] := SRC[23:16] </span>
<span id="t11_969" class="t s6_969">Opcode/ </span>
<span id="t12_969" class="t s6_969">Instruction </span>
<span id="t13_969" class="t s6_969">Op/ </span>
<span id="t14_969" class="t s6_969">En </span>
<span id="t15_969" class="t s6_969">64/32 bit </span>
<span id="t16_969" class="t s6_969">Mode </span>
<span id="t17_969" class="t s6_969">Support </span>
<span id="t18_969" class="t s6_969">CPUID </span>
<span id="t19_969" class="t s6_969">Feature </span>
<span id="t1a_969" class="t s6_969">Flag </span>
<span id="t1b_969" class="t s6_969">Description </span>
<span id="t1c_969" class="t s7_969">66 0F 38 10 /r </span>
<span id="t1d_969" class="t s7_969">PBLENDVB xmm1, xmm2/m128, &lt;XMM0&gt; </span>
<span id="t1e_969" class="t s7_969">RM </span><span id="t1f_969" class="t s7_969">V/V </span><span id="t1g_969" class="t s7_969">SSE4_1 </span><span id="t1h_969" class="t s7_969">Select byte values from xmm1 and xmm2/m128 </span>
<span id="t1i_969" class="t s7_969">from mask specified in the high bit of each byte </span>
<span id="t1j_969" class="t s7_969">in XMM0 and store the values into xmm1. </span>
<span id="t1k_969" class="t s7_969">VEX.128.66.0F3A.W0 4C /r /is4 </span>
<span id="t1l_969" class="t s7_969">VPBLENDVB xmm1, xmm2, xmm3/m128, xmm4 </span>
<span id="t1m_969" class="t s7_969">RVMR </span><span id="t1n_969" class="t s7_969">V/V </span><span id="t1o_969" class="t s7_969">AVX </span><span id="t1p_969" class="t s7_969">Select byte values from xmm2 and xmm3/m128 </span>
<span id="t1q_969" class="t s7_969">using mask bits in the specified mask register, </span>
<span id="t1r_969" class="t s7_969">xmm4, and store the values into xmm1. </span>
<span id="t1s_969" class="t s7_969">VEX.256.66.0F3A.W0 4C /r /is4 </span>
<span id="t1t_969" class="t s7_969">VPBLENDVB ymm1, ymm2, ymm3/m256, ymm4 </span>
<span id="t1u_969" class="t s7_969">RVMR </span><span id="t1v_969" class="t s7_969">V/V </span><span id="t1w_969" class="t s7_969">AVX2 </span><span id="t1x_969" class="t s7_969">Select byte values from ymm2 and ymm3/m256 </span>
<span id="t1y_969" class="t s7_969">from mask specified in the high bit of each byte </span>
<span id="t1z_969" class="t s7_969">in ymm4 and store the values into ymm1. </span>
<span id="t20_969" class="t s6_969">Op/En </span><span id="t21_969" class="t s6_969">Operand 1 </span><span id="t22_969" class="t s6_969">Operand 2 </span><span id="t23_969" class="t s6_969">Operand 3 </span><span id="t24_969" class="t s6_969">Operand 4 </span>
<span id="t25_969" class="t s7_969">RM </span><span id="t26_969" class="t s7_969">ModRM:reg (r, w) </span><span id="t27_969" class="t s7_969">ModRM:r/m (r) </span><span id="t28_969" class="t s7_969">&lt;XMM0&gt; </span><span id="t29_969" class="t s7_969">N/A </span>
<span id="t2a_969" class="t s7_969">RVMR </span><span id="t2b_969" class="t s7_969">ModRM:reg (w) </span><span id="t2c_969" class="t s7_969">VEX.vvvv (r) </span><span id="t2d_969" class="t s7_969">ModRM:r/m (r) </span><span id="t2e_969" class="t s7_969">imm8[7:4] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
