// Seed: 3609112091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9 = id_2;
  genvar id_10;
  wire id_11 = id_11;
  assign module_1.id_2 = 0;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial id_3 = -1'b0;
  tri0 id_4 = id_2;
  assign id_1 = id_4;
  assign id_1 = 1'b0 & -1 <= id_3;
  wire id_5, id_6;
  wire id_7, id_8 = id_8;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_2,
      id_9,
      id_6,
      id_4,
      id_7,
      id_7
  );
endmodule
