<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

</twCmdLine><twDesign>ADC_CTRL.ncd</twDesign><twDesignPath>ADC_CTRL.ncd</twDesignPath><twPCF>ADC_CTRL.pcf</twPCF><twPcfPath>ADC_CTRL.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx150</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2802 - Read 132 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these constraints.  For more details please do a search for &quot;timing:2802&quot; at http://www.xilinx.com/support.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="PLL_250_INST/dcm_sp_inst/CLKIN" logResource="PLL_250_INST/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="PLL_250_INST/dcm_sp_inst/CLKIN" logResource="PLL_250_INST/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKIN" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="PLL_250_INST/dcm_sp_inst/CLKIN" logResource="PLL_250_INST/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_RESET&quot; = PERIOD &quot;RESET&quot; 10 ns HIGH 50%;" ScopeName="">TS_RESET = PERIOD TIMEGRP &quot;RESET&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>665</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>475</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinPer>18.396</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1 (SLICE_X103Y49.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.198</twSlack><twSrc BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twSrc><twDest BELType="FF">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1</twDest><twTotPathDel>1.090</twTotPathDel><twClkSkew dest = "1.849" src = "9.922">8.073</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twSrc><twDest BELType='FF'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">SREG_CONTROL_INST/SPI_CORE_INST/Mcount_spiclkgen.sck_counter_val</twSrcClk><twPathDel><twSite>SLICE_X102Y49.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1 (SLICE_X103Y48.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.981</twSlack><twSrc BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twSrc><twDest BELType="FF">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1</twDest><twTotPathDel>0.868</twTotPathDel><twClkSkew dest = "1.844" src = "9.922">8.078</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twSrc><twDest BELType='FF'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">SREG_CONTROL_INST/SPI_CORE_INST/Mcount_spiclkgen.sck_counter_val</twSrcClk><twPathDel><twSite>SLICE_X102Y49.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1 (SLICE_X125Y52.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.960</twSlack><twSrc BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0</twSrc><twDest BELType="FF">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1</twDest><twTotPathDel>2.647</twTotPathDel><twClkSkew dest = "5.920" src = "11.278">5.358</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0</twSrc><twDest BELType='FF'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X124Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">SREG_CONTROL_INST/SPI_CORE_INST/Mcount_spiclkgen.sck_counter_val</twSrcClk><twPathDel><twSite>SLICE_X124Y51.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.086</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>2.086</twRouteDel><twTotDel>2.647</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK_BUFG</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RESET = PERIOD TIMEGRP &quot;RESET&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9 (SLICE_X125Y47.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.242</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8</twSrc><twDest BELType="FF">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9</twDest><twTotPathDel>1.052</twTotPathDel><twClkSkew dest = "1.090" src = "0.280">-0.810</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8</twSrc><twDest BELType='FF'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK</twSrcClk><twPathDel><twSite>SLICE_X116Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.603</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_81</twBEL><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>1.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18 (SLICE_X123Y49.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17</twSrc><twDest BELType="FF">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18</twDest><twTotPathDel>0.528</twTotPathDel><twClkSkew dest = "0.727" src = "0.451">-0.276</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17</twSrc><twDest BELType='FF'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X122Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK</twSrcClk><twPathDel><twSite>SLICE_X122Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_171</twBEL><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK</twDestClk><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18 (SLICE_X123Y49.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17</twSrc><twDest BELType="FF">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18</twDest><twTotPathDel>0.591</twTotPathDel><twClkSkew dest = "0.407" src = "0.127">-0.280</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17</twSrc><twDest BELType='FF'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK</twSrcClk><twPathDel><twSite>SLICE_X121Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_171</twBEL><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_RESET = PERIOD TIMEGRP &quot;RESET&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y8.CLKA" clockNet="CLOCK_100"/><twPinLimit anchorID="26" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y30.CLKA" clockNet="CLOCK_100"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tockper" slack="8.361" period="10.000" constraintValue="10.000" deviceLimit="1.639" freqLimit="610.128" physResource="CLOCK_COUNT_OBUFDS/CLK0" logResource="ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK0" locationPin="OLOGIC_X18Y173.CLK0" clockNet="MSBDAT"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_PLL_250_INST_clk0 = PERIOD TIMEGRP &quot;PLL_250_INST_clk0&quot; TS_CLOCK HIGH 50%;</twConstName><twItemCnt>855</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>301</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.816</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y8.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.592</twSlack><twSrc BELType="FF">BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9</twSrc><twDest BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.339</twTotPathDel><twClkSkew dest = "0.877" src = "0.811">-0.066</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9</twSrc><twDest BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X62Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG&lt;9&gt;</twComp><twBEL>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.581</twDelInfo><twComp>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>3.581</twRouteDel><twTotDel>4.339</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">CLOCK_100</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y8.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.794</twSlack><twSrc BELType="FF">BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8</twSrc><twDest BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.137</twTotPathDel><twClkSkew dest = "0.877" src = "0.811">-0.066</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8</twSrc><twDest BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X62Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG&lt;9&gt;</twComp><twBEL>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>3.379</twRouteDel><twTotDel>4.137</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">CLOCK_100</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y8.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.820</twSlack><twSrc BELType="FF">BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6</twSrc><twDest BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.109</twTotPathDel><twClkSkew dest = "0.877" src = "0.813">-0.064</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6</twSrc><twDest BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X62Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG&lt;7&gt;</twComp><twBEL>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.351</twDelInfo><twComp>BLOCKMEM_CTRL_INST/CLOCK_DIV_REG&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>3.351</twRouteDel><twTotDel>4.109</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">CLOCK_100</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP &quot;PLL_250_INST_clk0&quot; TS_CLOCK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DIGIF_SER_RST_DLY_3 (SLICE_X86Y78.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">DIGIF_SER_RST_DLY_2</twSrc><twDest BELType="FF">DIGIF_SER_RST_DLY_3</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DIGIF_SER_RST_DLY_2</twSrc><twDest BELType='FF'>DIGIF_SER_RST_DLY_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X86Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DIGIF_SER_RST_DLY&lt;3&gt;</twComp><twBEL>DIGIF_SER_RST_DLY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y78.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>DIGIF_SER_RST_DLY&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DIGIF_SER_RST_DLY&lt;3&gt;</twComp><twBEL>DIGIF_SER_RST_DLY_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1 (SLICE_X110Y69.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1</twSrc><twDest BELType="FF">SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1</twSrc><twDest BELType='FF'>SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1</twComp><twBEL>SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1</twComp><twBEL>SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1-In1</twBEL><twBEL>SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (SLICE_X110Y76.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0</twSrc><twDest BELType="FF">SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0</twSrc><twDest BELType='FF'>SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mcount_rx_state_counter_xor&lt;0&gt;11_INV_0</twBEL><twBEL>SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLOCK_100</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP &quot;PLL_250_INST_clk0&quot; TS_CLOCK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y8.CLKA" clockNet="CLOCK_100"/><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y30.CLKA" clockNet="CLOCK_100"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="CLOCK_100_BUFG/I0" logResource="CLOCK_100_BUFG/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="CLOCK_100"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /         0.125 HIGH 50%;</twConstName><twItemCnt>855</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>328</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.346</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3 (SLICE_X95Y131.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>74.654</twSlack><twSrc BELType="FF">G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twSrc><twDest BELType="FF">G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3</twDest><twTotPathDel>4.987</twTotPathDel><twClkSkew dest = "0.606" src = "0.832">0.226</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twSrc><twDest BELType='FF'>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X24Y175.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_4BIT</twSrcClk><twPathDel><twSite>ILOGIC_X24Y175.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twComp><twBEL>G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y131.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.139</twDelInfo><twComp>G0LTX_DESER_INST/I_SAMPLING_LSB_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y131.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG&lt;3&gt;</twComp><twBEL>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.139</twRouteDel><twTotDel>4.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">CLOCK_DESER_4BIT</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1 (SLICE_X95Y131.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>74.655</twSlack><twSrc BELType="FF">G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twSrc><twDest BELType="FF">G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1</twDest><twTotPathDel>4.986</twTotPathDel><twClkSkew dest = "0.606" src = "0.832">0.226</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twSrc><twDest BELType='FF'>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X24Y175.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_4BIT</twSrcClk><twPathDel><twSite>ILOGIC_X24Y175.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twComp><twBEL>G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y131.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.138</twDelInfo><twComp>G0LTX_DESER_INST/I_SAMPLING_LSB_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y131.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG&lt;3&gt;</twComp><twBEL>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.138</twRouteDel><twTotDel>4.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">CLOCK_DESER_4BIT</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0 (SLICE_X95Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>74.662</twSlack><twSrc BELType="FF">G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twSrc><twDest BELType="FF">G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0</twDest><twTotPathDel>4.979</twTotPathDel><twClkSkew dest = "0.606" src = "0.832">0.226</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.257" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.133</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twSrc><twDest BELType='FF'>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X24Y175.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_4BIT</twSrcClk><twPathDel><twSite>ILOGIC_X24Y175.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twComp><twBEL>G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.131</twDelInfo><twComp>G0LTX_DESER_INST/I_SAMPLING_LSB_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y131.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG&lt;3&gt;</twComp><twBEL>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.131</twRouteDel><twTotDel>4.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">CLOCK_DESER_4BIT</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /
        0.125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6 (SLICE_X95Y131.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2</twSrc><twDest BELType="FF">G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2</twSrc><twDest BELType='FF'>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">CLOCK_DESER_4BIT</twSrcClk><twPathDel><twSite>SLICE_X95Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG&lt;3&gt;</twComp><twBEL>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y131.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y131.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG&lt;3&gt;</twComp><twBEL>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG&lt;2&gt;_rt</twBEL><twBEL>G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.056</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">CLOCK_DESER_4BIT</twDestClk><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10 (SLICE_X97Y112.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6</twSrc><twDest BELType="FF">G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6</twSrc><twDest BELType='FF'>G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">CLOCK_DESER_4BIT</twSrcClk><twPathDel><twSite>SLICE_X97Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG&lt;7&gt;</twComp><twBEL>G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG&lt;7&gt;</twComp><twBEL>G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG&lt;6&gt;_rt</twBEL><twBEL>G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.056</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">CLOCK_DESER_4BIT</twDestClk><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data (SLICE_X98Y186.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data</twSrc><twDest BELType="FF">G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data</twSrc><twDest BELType='FF'>G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">CLOCK_DESER_4BIT</twSrcClk><twPathDel><twSite>SLICE_X98Y186.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data</twComp><twBEL>G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y186.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y186.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data</twComp><twBEL>G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data_rstpot</twBEL><twBEL>G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">CLOCK_DESER_4BIT</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /
        0.125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tbcper_I" slack="78.270" period="80.000" constraintValue="80.000" deviceLimit="1.730" freqLimit="578.035" physResource="PLL_DESER_INST/clkout2_buf/I0" logResource="PLL_DESER_INST/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="PLL_DESER_INST/clkout1"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tcp" slack="79.570" period="80.000" constraintValue="80.000" deviceLimit="0.430" freqLimit="2325.581" physResource="G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter&lt;3&gt;/CLK" logResource="G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/CK" locationPin="SLICE_X98Y172.CLK" clockNet="CLOCK_DESER_4BIT"/><twPinLimit anchorID="61" type="MINHIGHPULSE" name="Trpw" slack="79.570" period="80.000" constraintValue="40.000" deviceLimit="0.215" physResource="G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter&lt;3&gt;/SR" logResource="G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/SR" locationPin="SLICE_X98Y172.SR" clockNet="RESET_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK / 0.5 HIGH         50%;</twConstName><twItemCnt>247</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>148</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.956</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DIGIF_INST/F_EDGE_FLAG (SLICE_X79Y91.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.011</twSlack><twSrc BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">DIGIF_INST/F_EDGE_FLAG</twDest><twTotPathDel>6.125</twTotPathDel><twClkSkew dest = "2.307" src = "-0.309">-2.616</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.395" fPhaseErr="0.279" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.480</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>DIGIF_INST/F_EDGE_FLAG</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X3Y30.CLKA</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">CLOCK_100</twSrcClk><twPathDel><twSite>RAMB16_X3Y30.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y78.C5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.095</twDelInfo><twComp>d_digif_serial_rst_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DIGIF_INST/_n0184</twComp><twBEL>DIGIF_INST/_n01841</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>DIGIF_INST/_n0184</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>DIGIF_INST/F_EDGE_FLAG</twComp><twBEL>DIGIF_INST/F_EDGE_FLAG</twBEL></twPathDel><twLogDel>2.555</twLogDel><twRouteDel>3.570</twRouteDel><twTotDel>6.125</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_1 (SLICE_X78Y90.SR), 5 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_1</twDest><twTotPathDel>6.121</twTotPathDel><twClkSkew dest = "2.304" src = "-0.309">-2.613</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.395" fPhaseErr="0.279" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.480</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X3Y30.CLKA</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">CLOCK_100</twSrcClk><twPathDel><twSite>RAMB16_X3Y30.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.309</twDelInfo><twComp>d_digif_serial_rst_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_1</twBEL></twPathDel><twLogDel>2.510</twLogDel><twRouteDel>3.611</twRouteDel><twTotDel>6.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.820</twSlack><twSrc BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_0</twSrc><twDest BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_1</twDest><twTotPathDel>2.076</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_0</twSrc><twDest BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_1BIT</twSrcClk><twPathDel><twSite>SLICE_X78Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_1</twBEL></twPathDel><twLogDel>1.068</twLogDel><twRouteDel>1.008</twRouteDel><twTotDel>2.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.069</twSlack><twSrc BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_2</twSrc><twDest BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_1</twDest><twTotPathDel>1.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_2</twSrc><twDest BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_1BIT</twSrcClk><twPathDel><twSite>SLICE_X78Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_1</twBEL></twPathDel><twLogDel>1.068</twLogDel><twRouteDel>0.759</twRouteDel><twTotDel>1.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_0 (SLICE_X78Y90.SR), 5 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.023</twSlack><twSrc BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_0</twDest><twTotPathDel>6.110</twTotPathDel><twClkSkew dest = "2.304" src = "-0.309">-2.613</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.395" fPhaseErr="0.279" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.480</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X3Y30.CLKA</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">CLOCK_100</twSrcClk><twPathDel><twSite>RAMB16_X3Y30.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.309</twDelInfo><twComp>d_digif_serial_rst_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_0</twBEL></twPathDel><twLogDel>2.499</twLogDel><twRouteDel>3.611</twRouteDel><twTotDel>6.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.831</twSlack><twSrc BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_0</twSrc><twDest BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_0</twDest><twTotPathDel>2.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_0</twSrc><twDest BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_1BIT</twSrcClk><twPathDel><twSite>SLICE_X78Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_0</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>1.008</twRouteDel><twTotDel>2.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.080</twSlack><twSrc BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_2</twSrc><twDest BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_0</twDest><twTotPathDel>1.816</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_2</twSrc><twDest BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_1BIT</twSrcClk><twPathDel><twSite>SLICE_X78Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_0</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>0.759</twRouteDel><twTotDel>1.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK / 0.5 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_3 (SLICE_X78Y90.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_2</twSrc><twDest BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_3</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_2</twSrc><twDest BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twSrcClk><twPathDel><twSite>SLICE_X78Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/Result&lt;3&gt;1</twBEL><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>81.9</twPctLog><twPctRoute>18.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DIGIF_INST/falling_edge_process.sck_toggle (SLICE_X66Y95.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">DIGIF_INST/falling_edge_process.sck_toggle</twSrc><twDest BELType="FF">DIGIF_INST/falling_edge_process.sck_toggle</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DIGIF_INST/falling_edge_process.sck_toggle</twSrc><twDest BELType='FF'>DIGIF_INST/falling_edge_process.sck_toggle</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y95.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="30.000">CLOCK_DESER_1BIT</twSrcClk><twPathDel><twSite>SLICE_X66Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DIGIF_INST/falling_edge_process.sck_toggle</twComp><twBEL>DIGIF_INST/falling_edge_process.sck_toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>DIGIF_INST/falling_edge_process.sck_toggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DIGIF_INST/falling_edge_process.sck_toggle</twComp><twBEL>DIGIF_INST/falling_edge_process.sck_toggle_falling_edge_process.sck_toggle_MUX_144_o1_INV_0</twBEL><twBEL>DIGIF_INST/falling_edge_process.sck_toggle</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>95.8</twPctLog><twPctRoute>4.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_0 (SLICE_X78Y90.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_0</twSrc><twDest BELType="FF">DIGIF_INST/rising_edge_process.preamble_counter_0</twDest><twTotPathDel>0.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_0</twSrc><twDest BELType='FF'>DIGIF_INST/rising_edge_process.preamble_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twSrcClk><twPathDel><twSite>SLICE_X78Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;</twComp><twBEL>DIGIF_INST/Mcount_rising_edge_process.preamble_counter_xor&lt;0&gt;11_INV_0</twBEL><twBEL>DIGIF_INST/rising_edge_process.preamble_counter_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.041</twRouteDel><twTotDel>0.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLOCK_DESER_1BIT</twDestClk><twPctLog>90.5</twPctLog><twPctRoute>9.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK / 0.5 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="DIGIF_INST/falling_edge_process.sck_toggle/CLK" logResource="DIGIF_INST/falling_edge_process.sck_toggle/CK" locationPin="SLICE_X66Y95.CLK" clockNet="CLOCK_DESER_1BIT"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;/CLK" logResource="DIGIF_INST/rising_edge_process.preamble_counter_0/CK" locationPin="SLICE_X78Y90.CLK" clockNet="CLOCK_DESER_1BIT"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="DIGIF_INST/rising_edge_process.preamble_counter&lt;2&gt;/CLK" logResource="DIGIF_INST/rising_edge_process.preamble_counter_1/CK" locationPin="SLICE_X78Y90.CLK" clockNet="CLOCK_DESER_1BIT"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_CLOCK&quot; = PERIOD &quot;CLOCK&quot; 10 ns HIGH 50%;" ScopeName="">TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout2&quot; TS_CLOCK /         0.166666667 HIGH 50%;</twConstName><twItemCnt>3385</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1805</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>29.933</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23 (SLICE_X84Y28.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.367</twSlack><twSrc BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twDest><twTotPathDel>3.435</twTotPathDel><twClkSkew dest = "1.729" src = "0.423">-1.306</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.442" fPhaseErr="0.279" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.504</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X3Y30.CLKA</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="55.000">CLOCK_100</twSrcClk><twPathDel><twSite>RAMB16_X3Y30.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>MEMDATA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>1.804</twRouteDel><twTotDel>3.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>55.877</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twSrc><twDest BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twDest><twTotPathDel>4.061</twTotPathDel><twClkSkew dest = "0.697" src = "0.633">-0.064</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twSrc><twDest BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_WORD</twSrcClk><twPathDel><twSite>SLICE_X87Y60.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.443</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>4.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>55.969</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twSrc><twDest BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twDest><twTotPathDel>3.968</twTotPathDel><twClkSkew dest = "0.697" src = "0.634">-0.063</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twSrc><twDest BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_WORD</twSrcClk><twPathDel><twSite>SLICE_X86Y61.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.443</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>2.977</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24 (SLICE_X84Y28.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.378</twSlack><twSrc BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24</twDest><twTotPathDel>3.424</twTotPathDel><twClkSkew dest = "1.729" src = "0.423">-1.306</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.442" fPhaseErr="0.279" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.504</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X3Y30.CLKA</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="55.000">CLOCK_100</twSrcClk><twPathDel><twSite>RAMB16_X3Y30.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>MEMDATA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24</twBEL></twPathDel><twLogDel>1.620</twLogDel><twRouteDel>1.804</twRouteDel><twTotDel>3.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>55.932</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twSrc><twDest BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24</twDest><twTotPathDel>4.006</twTotPathDel><twClkSkew dest = "0.697" src = "0.633">-0.064</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twSrc><twDest BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_WORD</twSrcClk><twPathDel><twSite>SLICE_X87Y60.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.443</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>4.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>56.024</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twSrc><twDest BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24</twDest><twTotPathDel>3.913</twTotPathDel><twClkSkew dest = "0.697" src = "0.634">-0.063</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twSrc><twDest BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_WORD</twSrcClk><twPathDel><twSite>SLICE_X86Y61.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.443</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>2.977</twRouteDel><twTotDel>3.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (SLICE_X84Y28.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.380</twSlack><twSrc BELType="RAM">BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25</twDest><twTotPathDel>3.422</twTotPathDel><twClkSkew dest = "1.729" src = "0.423">-1.306</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.442" fPhaseErr="0.279" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.504</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X3Y30.CLKA</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="55.000">CLOCK_100</twSrcClk><twPathDel><twSite>RAMB16_X3Y30.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>MEMDATA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25</twBEL></twPathDel><twLogDel>1.618</twLogDel><twRouteDel>1.804</twRouteDel><twTotDel>3.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>55.913</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twSrc><twDest BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25</twDest><twTotPathDel>4.025</twTotPathDel><twClkSkew dest = "0.697" src = "0.633">-0.064</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twSrc><twDest BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_WORD</twSrcClk><twPathDel><twSite>SLICE_X87Y60.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.443</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>4.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>56.005</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twSrc><twDest BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25</twDest><twTotPathDel>3.932</twTotPathDel><twClkSkew dest = "0.697" src = "0.634">-0.063</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twSrc><twDest BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_DESER_WORD</twSrcClk><twPathDel><twSite>SLICE_X86Y61.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.443</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>2.977</twRouteDel><twTotDel>3.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout2&quot; TS_CLOCK /
        0.166666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y14.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.342</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twSrc><twDest BELType="RAM">FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.347</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twSrc><twDest BELType='RAM'>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twSrcClk><twPathDel><twSite>SLICE_X84Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;26&gt;</twComp><twBEL>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y14.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y24.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2</twSrc><twDest BELType="RAM">FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.352</twTotPathDel><twClkSkew dest = "0.078" src = "0.076">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2</twSrc><twDest BELType='RAM'>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twSrcClk><twPathDel><twSite>SLICE_X86Y48.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y24.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">0.180</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y24.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.180</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y24.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3</twSrc><twDest BELType="RAM">FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.352</twTotPathDel><twClkSkew dest = "0.078" src = "0.076">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3</twSrc><twDest BELType='RAM'>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twSrcClk><twPathDel><twSite>SLICE_X86Y48.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2&lt;5&gt;</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y24.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twFalling">0.180</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y24.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.180</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLOCK_DESER_WORD</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout2&quot; TS_CLOCK /
        0.166666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="56.876" period="60.000" constraintValue="60.000" deviceLimit="3.124" freqLimit="320.102" physResource="FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y14.CLKA" clockNet="CLOCK_DESER_WORD"/><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="56.876" period="60.000" constraintValue="60.000" deviceLimit="3.124" freqLimit="320.102" physResource="FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y10.CLKA" clockNet="CLOCK_DESER_WORD"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="56.876" period="60.000" constraintValue="60.000" deviceLimit="3.124" freqLimit="320.102" physResource="FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y8.CLKA" clockNet="CLOCK_DESER_WORD"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.006</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>3.994</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twTotPathDel>6.006</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.531</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>5.346</twRouteDel><twTotDel>6.006</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathFromToDelay"><twSlack>4.405</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twTotPathDel>5.595</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.080</twRouteDel><twTotDel>5.595</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathFromToDelay"><twSlack>7.720</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twTotPathDel>2.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.684</twRouteDel><twTotDel>2.280</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathFromToDelay"><twSlack>4.235</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twTotPathDel>5.765</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.531</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.866</twRouteDel><twTotDel>5.765</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathFromToDelay"><twSlack>4.646</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twTotPathDel>5.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twBEL></twPathDel><twLogDel>1.754</twLogDel><twRouteDel>3.600</twRouteDel><twTotDel>5.354</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>7.961</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twTotPathDel>2.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>2.039</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="129"><twSlack>1.137</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y22.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>0.673</twRouteDel><twTotDel>1.137</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="130"><twSlack>3.288</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y22.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>2.259</twRouteDel><twTotDel>3.288</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="131"><twSlack>3.459</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y22.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twBEL></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>2.955</twRouteDel><twTotDel>3.459</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="132"><twSlack>1.262</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_95</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>1.262</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="133"><twSlack>3.413</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.508</twRouteDel><twTotDel>3.413</twTotDel><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="134"><twSlack>3.584</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.783</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>3.204</twRouteDel><twTotDel>3.584</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="135" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.677</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>4.323</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>5.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.154</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.629</twRouteDel><twTotDel>5.677</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>4.418</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>5.582</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.204</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.679</twRouteDel><twTotDel>5.582</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>7.647</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>2.353</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;94&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.369</twRouteDel><twTotDel>2.353</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>4.385</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>5.615</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.154</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.901</twRouteDel><twTotDel>5.615</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>4.480</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>5.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.204</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.951</twRouteDel><twTotDel>5.520</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>7.709</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twTotPathDel>2.291</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;94&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.641</twRouteDel><twTotDel>2.291</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="148"><twSlack>1.397</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;94&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.841</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="149"><twSlack>3.420</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.824</twRouteDel><twTotDel>3.420</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="150"><twSlack>3.500</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.085</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.379</twRouteDel><twTotDel>3.500</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="151"><twSlack>1.321</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;94&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.967</twRouteDel><twTotDel>1.321</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="152"><twSlack>3.344</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.950</twRouteDel><twTotDel>3.344</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="153"><twSlack>3.424</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.085</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.505</twRouteDel><twTotDel>3.424</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="154" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.832</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathFromToDelay"><twSlack>4.168</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>5.832</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.697</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>4.032</twRouteDel><twTotDel>5.832</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>4.525</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>5.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.195</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>4.530</twRouteDel><twTotDel>5.475</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathFromToDelay"><twSlack>7.593</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>2.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>1.526</twRouteDel><twTotDel>2.407</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathFromToDelay"><twSlack>4.316</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>5.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.697</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.171</twRouteDel><twTotDel>5.684</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathFromToDelay"><twSlack>4.673</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>5.327</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.195</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>4.669</twRouteDel><twTotDel>5.327</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathFromToDelay"><twSlack>7.741</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twTotPathDel>2.259</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.665</twRouteDel><twTotDel>2.259</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="167"><twSlack>1.372</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>0.889</twRouteDel><twTotDel>1.372</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="168"><twSlack>3.269</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.574</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.746</twRouteDel><twTotDel>3.269</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="169"><twSlack>3.616</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.396</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>3.616</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="170"><twSlack>1.362</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_93</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.008</twRouteDel><twTotDel>1.362</twTotDel><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="171"><twSlack>3.259</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.574</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.865</twRouteDel><twTotDel>3.259</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="172"><twSlack>3.606</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.396</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.687</twRouteDel><twTotDel>3.606</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="173" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.239</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>3.761</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>6.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.867</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.336</twRouteDel><twTotDel>6.239</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>4.506</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>5.494</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.977</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.446</twRouteDel><twTotDel>5.494</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>7.464</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>2.536</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.552</twRouteDel><twTotDel>2.536</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>4.005</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>5.995</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.867</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.426</twRouteDel><twTotDel>5.995</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>4.750</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>5.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.977</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.536</twRouteDel><twTotDel>5.250</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>7.708</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twTotPathDel>2.292</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.642</twRouteDel><twTotDel>2.292</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="186"><twSlack>1.500</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.944</twRouteDel><twTotDel>1.500</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="187"><twSlack>3.315</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.719</twRouteDel><twTotDel>3.315</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="188"><twSlack>3.900</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.491</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.779</twRouteDel><twTotDel>3.900</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="189"><twSlack>1.214</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X101Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;95&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>1.214</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="190"><twSlack>3.029</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.635</twRouteDel><twTotDel>3.029</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="191"><twSlack>3.614</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.491</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.695</twRouteDel><twTotDel>3.614</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="192" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.366</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathFromToDelay"><twSlack>3.634</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>6.366</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.986</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.463</twRouteDel><twTotDel>6.366</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathFromToDelay"><twSlack>4.413</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>5.587</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.539</twRouteDel><twTotDel>5.587</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>7.007</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>2.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.992</twRouteDel><twTotDel>2.993</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathFromToDelay"><twSlack>3.761</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>6.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.986</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>6.239</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathFromToDelay"><twSlack>4.540</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>5.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.746</twRouteDel><twTotDel>5.460</twTotDel><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathFromToDelay"><twSlack>7.134</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twTotPathDel>2.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.199</twRouteDel><twTotDel>2.866</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="205"><twSlack>1.757</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.199</twRouteDel><twTotDel>1.757</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="206"><twSlack>3.395</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.503</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.799</twRouteDel><twTotDel>3.395</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="207"><twSlack>3.982</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.565</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.861</twRouteDel><twTotDel>3.982</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="208"><twSlack>1.616</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.260</twRouteDel><twTotDel>1.616</twTotDel><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="209"><twSlack>3.254</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.503</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.860</twRouteDel><twTotDel>3.254</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="210"><twSlack>3.841</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.565</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.922</twRouteDel><twTotDel>3.841</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="211" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.475</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathFromToDelay"><twSlack>4.525</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>5.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.089</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.906</twRouteDel><twTotDel>5.475</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathFromToDelay"><twSlack>5.025</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>4.975</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.444</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.261</twRouteDel><twTotDel>4.975</twTotDel><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathFromToDelay"><twSlack>7.639</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>2.361</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;90&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.694</twRouteDel><twTotDel>2.361</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathFromToDelay"><twSlack>4.652</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>5.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.089</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>5.348</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>5.152</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>4.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.444</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.754</twRouteDel><twTotDel>4.848</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathFromToDelay"><twSlack>7.766</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twTotPathDel>2.234</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;90&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.187</twRouteDel><twTotDel>2.234</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="224"><twSlack>1.233</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;90&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.671</twRouteDel><twTotDel>1.233</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="225"><twSlack>2.846</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.079</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.246</twRouteDel><twTotDel>2.846</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="226"><twSlack>3.202</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.077</twRouteDel><twTotDel>3.202</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="227"><twSlack>1.283</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;90&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.927</twRouteDel><twTotDel>1.283</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="228"><twSlack>2.896</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.079</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.502</twRouteDel><twTotDel>2.896</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="229"><twSlack>3.252</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.333</twRouteDel><twTotDel>3.252</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="230" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.746</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathFromToDelay"><twSlack>4.254</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>5.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.332</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.177</twRouteDel><twTotDel>5.746</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathFromToDelay"><twSlack>5.086</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>4.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.355</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.200</twRouteDel><twTotDel>4.914</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathFromToDelay"><twSlack>7.744</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>2.256</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;89&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.589</twRouteDel><twTotDel>2.256</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>4.409</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.332</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.642</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>5.241</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>4.759</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.355</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.665</twRouteDel><twTotDel>4.759</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>7.899</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twTotPathDel>2.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;89&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>2.101</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="243"><twSlack>1.165</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;89&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>1.165</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="244"><twSlack>2.786</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.186</twRouteDel><twTotDel>2.786</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="245"><twSlack>3.343</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.051</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.218</twRouteDel><twTotDel>3.343</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="246"><twSlack>1.231</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;89&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.875</twRouteDel><twTotDel>1.231</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="247"><twSlack>2.852</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.458</twRouteDel><twTotDel>2.852</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="248"><twSlack>3.409</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.051</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>3.409</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="249" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.985</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathFromToDelay"><twSlack>4.015</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>5.985</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.082</twRouteDel><twTotDel>5.985</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathFromToDelay"><twSlack>5.331</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>4.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.146</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.621</twRouteDel><twTotDel>4.669</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathFromToDelay"><twSlack>7.621</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>2.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.378</twRouteDel><twTotDel>2.379</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>4.145</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>5.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.607</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.286</twRouteDel><twTotDel>5.855</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathFromToDelay"><twSlack>5.461</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>4.539</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.146</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>4.539</twTotDel><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathFromToDelay"><twSlack>7.751</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twTotPathDel>2.249</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.582</twRouteDel><twTotDel>2.249</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="262"><twSlack>1.375</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.817</twRouteDel><twTotDel>1.375</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="263"><twSlack>2.779</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.889</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.183</twRouteDel><twTotDel>2.779</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="264"><twSlack>3.630</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.215</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="265"><twSlack>1.231</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;91&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;88&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.875</twRouteDel><twTotDel>1.231</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="266"><twSlack>2.635</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.889</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.241</twRouteDel><twTotDel>2.635</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="267"><twSlack>3.486</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.215</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>3.486</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="268" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.135</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>3.865</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>6.135</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.755</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.232</twRouteDel><twTotDel>6.135</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>5.081</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>4.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.394</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.871</twRouteDel><twTotDel>4.919</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathFromToDelay"><twSlack>7.976</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>2.024</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>0.984</twRouteDel><twTotDel>2.024</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathFromToDelay"><twSlack>3.992</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>6.008</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.755</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.439</twRouteDel><twTotDel>6.008</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathFromToDelay"><twSlack>5.208</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>4.792</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.394</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.078</twRouteDel><twTotDel>4.792</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathFromToDelay"><twSlack>8.103</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twTotPathDel>1.897</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.191</twRouteDel><twTotDel>1.897</twTotDel><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="281"><twSlack>1.182</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.590</twRouteDel><twTotDel>1.182</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="282"><twSlack>2.999</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.403</twRouteDel><twTotDel>2.999</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="283"><twSlack>3.811</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.690</twRouteDel><twTotDel>3.811</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="284"><twSlack>1.041</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.651</twRouteDel><twTotDel>1.041</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="285"><twSlack>2.858</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>2.858</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="286"><twSlack>3.670</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.751</twRouteDel><twTotDel>3.670</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="287" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.505</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathFromToDelay"><twSlack>3.495</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>6.505</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.936</twRouteDel><twTotDel>6.505</twTotDel><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathFromToDelay"><twSlack>5.749</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>4.251</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.537</twRouteDel><twTotDel>4.251</twTotDel><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathFromToDelay"><twSlack>8.008</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>1.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.286</twRouteDel><twTotDel>1.992</twTotDel><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathFromToDelay"><twSlack>3.526</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>6.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>4.525</twRouteDel><twTotDel>6.474</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathFromToDelay"><twSlack>5.780</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>4.220</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>4.220</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathFromToDelay"><twSlack>8.039</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twTotPathDel>1.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>0.875</twRouteDel><twTotDel>1.961</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="300"><twSlack>1.034</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y33.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>1.034</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="301"><twSlack>2.481</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y33.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>2.481</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="302"><twSlack>3.996</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.704</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y33.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.871</twRouteDel><twTotDel>3.996</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="303"><twSlack>0.989</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;86&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.599</twRouteDel><twTotDel>0.989</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="304"><twSlack>2.436</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>2.436</twTotDel><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="305"><twSlack>3.951</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.704</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.032</twRouteDel><twTotDel>3.951</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="306" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.339</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathFromToDelay"><twSlack>3.661</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>6.339</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.967</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.436</twRouteDel><twTotDel>6.339</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathFromToDelay"><twSlack>5.442</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>4.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.041</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>4.558</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathFromToDelay"><twSlack>8.108</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>1.892</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>0.852</twRouteDel><twTotDel>1.892</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathFromToDelay"><twSlack>3.783</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>6.217</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.967</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.648</twRouteDel><twTotDel>6.217</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathFromToDelay"><twSlack>5.564</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>4.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.041</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.722</twRouteDel><twTotDel>4.436</twTotDel><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathFromToDelay"><twSlack>8.230</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twTotPathDel>1.770</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.064</twRouteDel><twTotDel>1.770</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="319"><twSlack>1.071</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y32.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>1.071</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="320"><twSlack>2.753</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y32.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>2.753</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="321"><twSlack>3.939</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y32.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>3.939</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="322"><twSlack>0.935</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_85</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.545</twRouteDel><twTotDel>0.935</twTotDel><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="323"><twSlack>2.617</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.223</twRouteDel><twTotDel>2.617</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="324"><twSlack>3.803</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.884</twRouteDel><twTotDel>3.803</twTotDel><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="325" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.138</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathFromToDelay"><twSlack>3.862</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>6.138</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.808</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.625</twRouteDel><twTotDel>6.138</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathFromToDelay"><twSlack>5.344</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>4.656</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.181</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>4.656</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathFromToDelay"><twSlack>7.737</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>2.263</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;84&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.613</twRouteDel><twTotDel>2.263</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathFromToDelay"><twSlack>3.904</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>6.096</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.808</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.310</twRouteDel><twTotDel>6.096</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathFromToDelay"><twSlack>5.386</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>4.614</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.181</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.683</twRouteDel><twTotDel>4.614</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathFromToDelay"><twSlack>7.779</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twTotPathDel>2.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;84&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.298</twRouteDel><twTotDel>2.221</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="338"><twSlack>1.264</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;84&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.754</twRouteDel><twTotDel>1.264</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="339"><twSlack>2.701</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>2.187</twRouteDel><twTotDel>2.701</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="340"><twSlack>3.714</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.374</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.675</twRouteDel><twTotDel>3.714</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="341"><twSlack>1.266</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X100Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;87&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;84&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.876</twRouteDel><twTotDel>1.266</twTotDel><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="342"><twSlack>2.703</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.309</twRouteDel><twTotDel>2.703</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="343"><twSlack>3.716</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.374</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.797</twRouteDel><twTotDel>3.716</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="344" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.057</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathFromToDelay"><twSlack>4.943</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>5.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.527</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.009</twRouteDel><twTotDel>5.057</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathFromToDelay"><twSlack>5.081</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>4.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.016</twRouteDel><twTotDel>4.919</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathFromToDelay"><twSlack>8.055</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>1.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>0.944</twRouteDel><twTotDel>1.945</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathFromToDelay"><twSlack>5.075</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>4.925</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.527</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.211</twRouteDel><twTotDel>4.925</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathFromToDelay"><twSlack>5.213</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>4.787</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.218</twRouteDel><twTotDel>4.787</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="355"><twConstPath anchorID="356" twDataPathType="twDataPathFromToDelay"><twSlack>8.187</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twTotPathDel>1.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.146</twRouteDel><twTotDel>1.813</twTotDel><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="357"><twSlack>1.120</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.562</twRouteDel><twTotDel>1.120</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="358"><twSlack>3.026</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.905</twRouteDel><twTotDel>3.026</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="359"><twSlack>3.030</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.434</twRouteDel><twTotDel>3.030</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="360"><twSlack>0.974</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>0.974</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="361"><twSlack>2.880</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.961</twRouteDel><twTotDel>2.880</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="362"><twSlack>2.884</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>2.884</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="363" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.039</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathFromToDelay"><twSlack>4.961</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>5.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.508</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.325</twRouteDel><twTotDel>5.039</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathFromToDelay"><twSlack>5.419</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>4.581</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.195</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.012</twRouteDel><twTotDel>4.581</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathFromToDelay"><twSlack>7.604</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>2.396</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;82&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.729</twRouteDel><twTotDel>2.396</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="370"><twConstPath anchorID="371" twDataPathType="twDataPathFromToDelay"><twSlack>5.088</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>4.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.508</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.818</twRouteDel><twTotDel>4.912</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="372"><twConstPath anchorID="373" twDataPathType="twDataPathFromToDelay"><twSlack>5.546</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>4.454</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.195</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>2.505</twRouteDel><twTotDel>4.454</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="374"><twConstPath anchorID="375" twDataPathType="twDataPathFromToDelay"><twSlack>7.731</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twTotPathDel>2.269</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;82&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.222</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="376"><twSlack>1.268</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;82&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.706</twRouteDel><twTotDel>1.268</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="377"><twSlack>2.690</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>1.565</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="378"><twSlack>2.846</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.079</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.246</twRouteDel><twTotDel>2.846</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="379"><twSlack>1.318</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;82&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.962</twRouteDel><twTotDel>1.318</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="380"><twSlack>2.740</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.821</twRouteDel><twTotDel>2.740</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="381"><twSlack>2.896</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.079</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.502</twRouteDel><twTotDel>2.896</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="382" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.146</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathFromToDelay"><twSlack>4.854</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>5.146</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.711</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.432</twRouteDel><twTotDel>5.146</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathFromToDelay"><twSlack>5.786</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>4.214</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.645</twRouteDel><twTotDel>4.214</twTotDel><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathFromToDelay"><twSlack>7.280</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>2.720</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;81&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.053</twRouteDel><twTotDel>2.720</twTotDel><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathFromToDelay"><twSlack>4.880</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>5.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.711</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>4.026</twRouteDel><twTotDel>5.120</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathFromToDelay"><twSlack>5.812</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>4.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>4.188</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathFromToDelay"><twSlack>7.306</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twTotPathDel>2.694</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;81&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.647</twRouteDel><twTotDel>2.694</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="395"><twSlack>1.565</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;81&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>1.003</twRouteDel><twTotDel>1.565</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="396"><twSlack>2.553</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>1.428</twRouteDel><twTotDel>2.553</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="397"><twSlack>3.030</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.258</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.430</twRouteDel><twTotDel>3.030</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="398"><twSlack>1.515</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;81&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.159</twRouteDel><twTotDel>1.515</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="399"><twSlack>2.503</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.584</twRouteDel><twTotDel>2.503</twTotDel><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="400"><twSlack>2.980</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.258</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.586</twRouteDel><twTotDel>2.980</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="401" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.015</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="402"><twConstPath anchorID="403" twDataPathType="twDataPathFromToDelay"><twSlack>4.985</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>5.015</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.630</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>5.015</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="404"><twConstPath anchorID="405" twDataPathType="twDataPathFromToDelay"><twSlack>5.083</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>4.917</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.387</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.869</twRouteDel><twTotDel>4.917</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="406"><twConstPath anchorID="407" twDataPathType="twDataPathFromToDelay"><twSlack>7.827</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>2.173</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;80&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.172</twRouteDel><twTotDel>2.173</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathFromToDelay"><twSlack>5.022</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>4.978</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.630</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.409</twRouteDel><twTotDel>4.978</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="410"><twConstPath anchorID="411" twDataPathType="twDataPathFromToDelay"><twSlack>5.120</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>4.880</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.387</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.166</twRouteDel><twTotDel>4.880</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathFromToDelay"><twSlack>7.864</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twTotPathDel>2.136</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;80&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.469</twRouteDel><twTotDel>2.136</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="414"><twSlack>1.223</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;80&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.665</twRouteDel><twTotDel>1.223</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="415"><twSlack>2.959</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>2.959</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="416"><twSlack>3.137</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>3.137</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="417"><twSlack>1.174</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;83&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;80&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.818</twRouteDel><twTotDel>1.174</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="418"><twSlack>2.910</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.516</twRouteDel><twTotDel>2.910</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="419"><twSlack>3.088</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.169</twRouteDel><twTotDel>3.088</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="420" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.033</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathFromToDelay"><twSlack>4.967</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>5.033</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.130</twRouteDel><twTotDel>5.033</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathFromToDelay"><twSlack>5.224</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>4.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.728</twRouteDel><twTotDel>4.776</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathFromToDelay"><twSlack>7.570</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>2.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.390</twRouteDel><twTotDel>2.430</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathFromToDelay"><twSlack>5.094</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>4.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.337</twRouteDel><twTotDel>4.906</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathFromToDelay"><twSlack>5.351</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>4.649</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.935</twRouteDel><twTotDel>4.649</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathFromToDelay"><twSlack>7.697</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twTotPathDel>2.303</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.597</twRouteDel><twTotDel>2.303</twTotDel><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="433"><twSlack>1.396</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y32.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.804</twRouteDel><twTotDel>1.396</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="434"><twSlack>2.851</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y32.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.255</twRouteDel><twTotDel>2.851</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="435"><twSlack>3.130</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y32.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.009</twRouteDel><twTotDel>3.130</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="436"><twSlack>1.255</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_79</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.865</twRouteDel><twTotDel>1.255</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="437"><twSlack>2.710</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.316</twRouteDel><twTotDel>2.710</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="438"><twSlack>2.989</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>2.989</twTotDel><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="439" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.826</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="440"><twConstPath anchorID="441" twDataPathType="twDataPathFromToDelay"><twSlack>5.174</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>4.826</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.826</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="442"><twConstPath anchorID="443" twDataPathType="twDataPathFromToDelay"><twSlack>5.244</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>4.756</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.708</twRouteDel><twTotDel>4.756</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="444"><twConstPath anchorID="445" twDataPathType="twDataPathFromToDelay"><twSlack>7.694</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>2.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;78&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.306</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="446"><twConstPath anchorID="447" twDataPathType="twDataPathFromToDelay"><twSlack>5.206</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>4.794</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.225</twRouteDel><twTotDel>4.794</twTotDel><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="448"><twConstPath anchorID="449" twDataPathType="twDataPathFromToDelay"><twSlack>5.276</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.231</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.010</twRouteDel><twTotDel>4.724</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="450"><twConstPath anchorID="451" twDataPathType="twDataPathFromToDelay"><twSlack>7.726</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twTotPathDel>2.274</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;78&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.568</twRouteDel><twTotDel>2.274</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="452"><twSlack>1.302</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;78&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.710</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="453"><twSlack>2.831</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.235</twRouteDel><twTotDel>2.831</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="454"><twSlack>2.999</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.878</twRouteDel><twTotDel>2.999</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="455"><twSlack>1.258</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;78&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.868</twRouteDel><twTotDel>1.258</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="456"><twSlack>2.787</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.393</twRouteDel><twTotDel>2.787</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="457"><twSlack>2.955</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.036</twRouteDel><twTotDel>2.955</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="458" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.969</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="459"><twConstPath anchorID="460" twDataPathType="twDataPathFromToDelay"><twSlack>5.031</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>4.969</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.444</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.921</twRouteDel><twTotDel>4.969</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="461"><twConstPath anchorID="462" twDataPathType="twDataPathFromToDelay"><twSlack>5.184</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>4.816</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.436</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.913</twRouteDel><twTotDel>4.816</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="463"><twConstPath anchorID="464" twDataPathType="twDataPathFromToDelay"><twSlack>7.560</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>2.440</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;77&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.400</twRouteDel><twTotDel>2.440</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="465"><twConstPath anchorID="466" twDataPathType="twDataPathFromToDelay"><twSlack>5.162</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>4.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.444</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.124</twRouteDel><twTotDel>4.838</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="467"><twConstPath anchorID="468" twDataPathType="twDataPathFromToDelay"><twSlack>5.315</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>4.685</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.436</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.116</twRouteDel><twTotDel>4.685</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="469"><twConstPath anchorID="470" twDataPathType="twDataPathFromToDelay"><twSlack>7.691</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twTotPathDel>2.309</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;77&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.603</twRouteDel><twTotDel>2.309</twTotDel><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="471"><twSlack>1.445</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;77&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.853</twRouteDel><twTotDel>1.445</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="472"><twSlack>2.968</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.076</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.372</twRouteDel><twTotDel>2.968</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="473"><twSlack>2.989</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.868</twRouteDel><twTotDel>2.989</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="474"><twSlack>1.300</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_77</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;77&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.910</twRouteDel><twTotDel>1.300</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="475"><twSlack>2.823</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.076</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.429</twRouteDel><twTotDel>2.823</twTotDel><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="476"><twSlack>2.844</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.925</twRouteDel><twTotDel>2.844</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="477" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.806</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="478"><twConstPath anchorID="479" twDataPathType="twDataPathFromToDelay"><twSlack>5.194</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>4.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.368</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.870</twRouteDel><twTotDel>4.806</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="480"><twConstPath anchorID="481" twDataPathType="twDataPathFromToDelay"><twSlack>5.483</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>4.517</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.224</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.726</twRouteDel><twTotDel>4.517</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="482"><twConstPath anchorID="483" twDataPathType="twDataPathFromToDelay"><twSlack>7.413</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>2.587</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>1.659</twRouteDel><twTotDel>2.587</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="484"><twConstPath anchorID="485" twDataPathType="twDataPathFromToDelay"><twSlack>5.293</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>4.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.368</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>4.047</twRouteDel><twTotDel>4.707</twTotDel><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="486"><twConstPath anchorID="487" twDataPathType="twDataPathFromToDelay"><twSlack>5.582</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>4.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.224</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>2.903</twRouteDel><twTotDel>4.418</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="488"><twConstPath anchorID="489" twDataPathType="twDataPathFromToDelay"><twSlack>7.512</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twTotPathDel>2.488</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>2.488</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="490"><twSlack>1.505</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.981</twRouteDel><twTotDel>1.505</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="491"><twSlack>2.773</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.720</twRouteDel><twTotDel>2.773</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="492"><twSlack>2.856</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y30.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>2.328</twRouteDel><twTotDel>2.856</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="493"><twSlack>1.408</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;79&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.032</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="494"><twSlack>2.676</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.771</twRouteDel><twTotDel>2.676</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="495"><twSlack>2.759</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.379</twRouteDel><twTotDel>2.759</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="496" twConstType="PATHDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.667</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="497"><twConstPath anchorID="498" twDataPathType="twDataPathFromToDelay"><twSlack>4.333</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>5.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>4.731</twRouteDel><twTotDel>5.667</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="499"><twConstPath anchorID="500" twDataPathType="twDataPathFromToDelay"><twSlack>5.623</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>4.377</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.586</twRouteDel><twTotDel>4.377</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="501"><twConstPath anchorID="502" twDataPathType="twDataPathFromToDelay"><twSlack>7.738</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>2.262</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>1.334</twRouteDel><twTotDel>2.262</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="503"><twConstPath anchorID="504" twDataPathType="twDataPathFromToDelay"><twSlack>4.422</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>5.578</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>5.578</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="505"><twConstPath anchorID="506" twDataPathType="twDataPathFromToDelay"><twSlack>5.712</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>4.288</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>2.773</twRouteDel><twTotDel>4.288</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="507"><twConstPath anchorID="508" twDataPathType="twDataPathFromToDelay"><twSlack>7.827</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twTotPathDel>2.173</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.521</twRouteDel><twTotDel>2.173</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="509"><twSlack>1.341</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.817</twRouteDel><twTotDel>1.341</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="510"><twSlack>2.703</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.650</twRouteDel><twTotDel>2.703</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="511"><twSlack>3.411</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.587</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>2.883</twRouteDel><twTotDel>3.411</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="512"><twSlack>1.254</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>0.878</twRouteDel><twTotDel>1.254</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="513"><twSlack>2.616</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.711</twRouteDel><twTotDel>2.616</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="514"><twSlack>3.324</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.587</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.944</twRouteDel><twTotDel>3.324</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="515" twConstType="PATHDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.384</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="516"><twConstPath anchorID="517" twDataPathType="twDataPathFromToDelay"><twSlack>4.616</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>5.384</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.859</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.336</twRouteDel><twTotDel>5.384</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="518"><twConstPath anchorID="519" twDataPathType="twDataPathFromToDelay"><twSlack>5.132</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>4.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.488</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.965</twRouteDel><twTotDel>4.868</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="520"><twConstPath anchorID="521" twDataPathType="twDataPathFromToDelay"><twSlack>7.822</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>2.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;74&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.138</twRouteDel><twTotDel>2.178</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="522"><twConstPath anchorID="523" twDataPathType="twDataPathFromToDelay"><twSlack>4.746</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>5.254</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.859</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>5.254</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="524"><twConstPath anchorID="525" twDataPathType="twDataPathFromToDelay"><twSlack>5.262</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>4.738</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.488</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.169</twRouteDel><twTotDel>4.738</twTotDel><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="526"><twConstPath anchorID="527" twDataPathType="twDataPathFromToDelay"><twSlack>7.952</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twTotPathDel>2.048</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;74&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.342</twRouteDel><twTotDel>2.048</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="528"><twSlack>1.229</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;74&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y34.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>1.229</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="529"><twSlack>2.988</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y34.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.867</twRouteDel><twTotDel>2.988</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="530"><twSlack>3.276</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.384</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y34.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.680</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="531"><twSlack>1.085</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;74&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.695</twRouteDel><twTotDel>1.085</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="532"><twSlack>2.844</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.925</twRouteDel><twTotDel>2.844</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="533"><twSlack>3.132</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.384</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.738</twRouteDel><twTotDel>3.132</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="534" twConstType="PATHDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.745</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="535"><twConstPath anchorID="536" twDataPathType="twDataPathFromToDelay"><twSlack>5.255</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>4.745</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.954</twRouteDel><twTotDel>4.745</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="537"><twConstPath anchorID="538" twDataPathType="twDataPathFromToDelay"><twSlack>5.581</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>4.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.978</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.483</twRouteDel><twTotDel>4.419</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="539"><twConstPath anchorID="540" twDataPathType="twDataPathFromToDelay"><twSlack>7.658</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>2.342</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;73&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>2.342</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="541"><twConstPath anchorID="542" twDataPathType="twDataPathFromToDelay"><twSlack>5.355</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>4.645</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.130</twRouteDel><twTotDel>4.645</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="543"><twConstPath anchorID="544" twDataPathType="twDataPathFromToDelay"><twSlack>5.681</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>4.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.978</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>3.659</twRouteDel><twTotDel>4.319</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="545"><twConstPath anchorID="546" twDataPathType="twDataPathFromToDelay"><twSlack>7.758</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twTotPathDel>2.242</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;73&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.590</twRouteDel><twTotDel>2.242</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="547"><twSlack>1.404</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;73&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y34.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.880</twRouteDel><twTotDel>1.404</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="548"><twSlack>2.621</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y34.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>2.093</twRouteDel><twTotDel>2.621</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="549"><twSlack>2.899</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y34.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>2.899</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="550"><twSlack>1.306</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_73</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;73&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>0.930</twRouteDel><twTotDel>1.306</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="551"><twSlack>2.523</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.143</twRouteDel><twTotDel>2.523</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="552"><twSlack>2.801</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.896</twRouteDel><twTotDel>2.801</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="553" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.171</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="554"><twConstPath anchorID="555" twDataPathType="twDataPathFromToDelay"><twSlack>4.829</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>5.171</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.123</twRouteDel><twTotDel>5.171</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="556"><twConstPath anchorID="557" twDataPathType="twDataPathFromToDelay"><twSlack>5.150</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>4.850</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.470</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.947</twRouteDel><twTotDel>4.850</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="558"><twConstPath anchorID="559" twDataPathType="twDataPathFromToDelay"><twSlack>7.604</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>2.396</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.356</twRouteDel><twTotDel>2.396</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="560"><twConstPath anchorID="561" twDataPathType="twDataPathFromToDelay"><twSlack>5.070</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>4.930</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>4.930</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="562"><twConstPath anchorID="563" twDataPathType="twDataPathFromToDelay"><twSlack>5.391</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>4.609</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.470</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.040</twRouteDel><twTotDel>4.609</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="564"><twConstPath anchorID="565" twDataPathType="twDataPathFromToDelay"><twSlack>7.845</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twTotPathDel>2.155</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.449</twRouteDel><twTotDel>2.155</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="566"><twSlack>1.385</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y35.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.793</twRouteDel><twTotDel>1.385</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="567"><twSlack>2.970</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y35.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.849</twRouteDel><twTotDel>2.970</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="568"><twSlack>3.139</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.247</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y35.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.543</twRouteDel><twTotDel>3.139</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="569"><twSlack>1.170</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;75&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;72&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.780</twRouteDel><twTotDel>1.170</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="570"><twSlack>2.755</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>2.755</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="571"><twSlack>2.924</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.247</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.530</twRouteDel><twTotDel>2.924</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="572" twConstType="PATHDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.372</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="573"><twConstPath anchorID="574" twDataPathType="twDataPathFromToDelay"><twSlack>4.628</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>5.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.898</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>4.714</twRouteDel><twTotDel>5.372</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="575"><twConstPath anchorID="576" twDataPathType="twDataPathFromToDelay"><twSlack>4.941</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>5.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.546</twRouteDel><twTotDel>5.059</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="577"><twConstPath anchorID="578" twDataPathType="twDataPathFromToDelay"><twSlack>7.616</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>2.384</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.790</twRouteDel><twTotDel>2.384</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="579"><twConstPath anchorID="580" twDataPathType="twDataPathFromToDelay"><twSlack>4.669</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>5.331</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.898</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>4.400</twRouteDel><twTotDel>5.331</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="581"><twConstPath anchorID="582" twDataPathType="twDataPathFromToDelay"><twSlack>4.982</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>5.018</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.232</twRouteDel><twTotDel>5.018</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="583"><twConstPath anchorID="584" twDataPathType="twDataPathFromToDelay"><twSlack>7.657</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twTotPathDel>2.343</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.476</twRouteDel><twTotDel>2.343</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="585"><twSlack>1.357</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y34.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.883</twRouteDel><twTotDel>1.357</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="586"><twSlack>3.080</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y34.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.041</twRouteDel><twTotDel>3.080</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="587"><twSlack>3.213</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y34.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>2.699</twRouteDel><twTotDel>3.213</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="588"><twSlack>1.358</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.004</twRouteDel><twTotDel>1.358</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="589"><twSlack>3.081</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>3.081</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="590"><twSlack>3.214</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.820</twRouteDel><twTotDel>3.214</twTotDel><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="591" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.942</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="592"><twConstPath anchorID="593" twDataPathType="twDataPathFromToDelay"><twSlack>4.058</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>5.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.894</twRouteDel><twTotDel>5.942</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="594"><twConstPath anchorID="595" twDataPathType="twDataPathFromToDelay"><twSlack>5.480</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>4.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.617</twRouteDel><twTotDel>4.520</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="596"><twConstPath anchorID="597" twDataPathType="twDataPathFromToDelay"><twSlack>7.817</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>2.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;70&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.199</twRouteDel><twTotDel>2.183</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="598"><twConstPath anchorID="599" twDataPathType="twDataPathFromToDelay"><twSlack>4.180</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>5.820</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.106</twRouteDel><twTotDel>5.820</twTotDel><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="600"><twConstPath anchorID="601" twDataPathType="twDataPathFromToDelay"><twSlack>5.602</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>4.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.829</twRouteDel><twTotDel>4.398</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="602"><twConstPath anchorID="603" twDataPathType="twDataPathFromToDelay"><twSlack>7.939</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twTotPathDel>2.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;70&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.411</twRouteDel><twTotDel>2.061</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="604"><twSlack>1.335</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;70&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.779</twRouteDel><twTotDel>1.335</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="605"><twSlack>2.737</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.616</twRouteDel><twTotDel>2.737</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="606"><twSlack>3.627</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.743</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y29.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.031</twRouteDel><twTotDel>3.627</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="607"><twSlack>1.199</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;70&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.845</twRouteDel><twTotDel>1.199</twTotDel><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="608"><twSlack>2.601</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.682</twRouteDel><twTotDel>2.601</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="609"><twSlack>3.491</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.743</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.097</twRouteDel><twTotDel>3.491</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="610" twConstType="PATHDELAY" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.190</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="611"><twConstPath anchorID="612" twDataPathType="twDataPathFromToDelay"><twSlack>3.810</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>6.190</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>5.142</twRouteDel><twTotDel>6.190</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="613"><twConstPath anchorID="614" twDataPathType="twDataPathFromToDelay"><twSlack>5.898</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>4.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.199</twRouteDel><twTotDel>4.102</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="615"><twConstPath anchorID="616" twDataPathType="twDataPathFromToDelay"><twSlack>7.336</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>2.664</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;69&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.680</twRouteDel><twTotDel>2.664</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="617"><twConstPath anchorID="618" twDataPathType="twDataPathFromToDelay"><twSlack>4.052</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>5.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.661</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.234</twRouteDel><twTotDel>5.948</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="619"><twConstPath anchorID="620" twDataPathType="twDataPathFromToDelay"><twSlack>6.140</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>3.860</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.291</twRouteDel><twTotDel>3.860</twTotDel><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="621"><twConstPath anchorID="622" twDataPathType="twDataPathFromToDelay"><twSlack>7.578</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twTotPathDel>2.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;69&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>2.422</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="623"><twSlack>1.600</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;69&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.600</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="624"><twSlack>2.486</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.365</twRouteDel><twTotDel>2.486</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="625"><twSlack>3.731</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.135</twRouteDel><twTotDel>3.731</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="626"><twSlack>1.384</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_69</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;69&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.030</twRouteDel><twTotDel>1.384</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="627"><twSlack>2.270</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.351</twRouteDel><twTotDel>2.270</twTotDel><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="628"><twSlack>3.515</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>3.515</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="629" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.123</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="630"><twConstPath anchorID="631" twDataPathType="twDataPathFromToDelay"><twSlack>2.877</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>7.123</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.682</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>6.187</twRouteDel><twTotDel>7.123</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="632"><twConstPath anchorID="633" twDataPathType="twDataPathFromToDelay"><twSlack>5.375</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>4.625</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.329</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.834</twRouteDel><twTotDel>4.625</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="634"><twConstPath anchorID="635" twDataPathType="twDataPathFromToDelay"><twSlack>6.780</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>3.220</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;68&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>3.220</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="636"><twConstPath anchorID="637" twDataPathType="twDataPathFromToDelay"><twSlack>2.977</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>7.023</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.682</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>6.363</twRouteDel><twTotDel>7.023</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="638"><twConstPath anchorID="639" twDataPathType="twDataPathFromToDelay"><twSlack>5.475</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>4.525</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.329</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.010</twRouteDel><twTotDel>4.525</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="640"><twConstPath anchorID="641" twDataPathType="twDataPathFromToDelay"><twSlack>6.880</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twTotPathDel>3.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;68&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.524</twRouteDel><twTotDel>3.120</twTotDel><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="642"><twSlack>1.925</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;68&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.437</twRouteDel><twTotDel>1.925</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="643"><twSlack>2.859</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.806</twRouteDel><twTotDel>2.859</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="644"><twSlack>4.328</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.496</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>3.800</twRouteDel><twTotDel>4.328</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="645"><twSlack>1.827</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;71&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_68</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;68&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>1.827</twTotDel><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="646"><twSlack>2.761</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.856</twRouteDel><twTotDel>2.761</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="647"><twSlack>4.230</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.496</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>3.850</twRouteDel><twTotDel>4.230</twTotDel><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="648" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.349</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="649"><twConstPath anchorID="650" twDataPathType="twDataPathFromToDelay"><twSlack>2.651</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>7.349</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.921</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>6.418</twRouteDel><twTotDel>7.349</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="651"><twConstPath anchorID="652" twDataPathType="twDataPathFromToDelay"><twSlack>5.069</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>4.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.648</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>4.931</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="653"><twConstPath anchorID="654" twDataPathType="twDataPathFromToDelay"><twSlack>7.848</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>2.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.285</twRouteDel><twTotDel>2.152</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="655"><twConstPath anchorID="656" twDataPathType="twDataPathFromToDelay"><twSlack>2.741</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>7.259</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.921</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>6.601</twRouteDel><twTotDel>7.259</twTotDel><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="657"><twConstPath anchorID="658" twDataPathType="twDataPathFromToDelay"><twSlack>5.159</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>4.841</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.648</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.328</twRouteDel><twTotDel>4.841</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="659"><twConstPath anchorID="660" twDataPathType="twDataPathFromToDelay"><twSlack>7.938</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twTotPathDel>2.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.468</twRouteDel><twTotDel>2.062</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="661"><twSlack>1.229</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y12.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.755</twRouteDel><twTotDel>1.229</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="662"><twSlack>2.998</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y12.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.959</twRouteDel><twTotDel>2.998</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="663"><twSlack>4.407</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.597</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y12.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>3.893</twRouteDel><twTotDel>4.407</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="664"><twSlack>1.166</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_67</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.812</twRouteDel><twTotDel>1.166</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="665"><twSlack>2.935</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>2.935</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="666"><twSlack>4.344</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.597</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.950</twRouteDel><twTotDel>4.344</twTotDel><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="667" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.588</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="668"><twConstPath anchorID="669" twDataPathType="twDataPathFromToDelay"><twSlack>2.412</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>7.588</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.152</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>6.657</twRouteDel><twTotDel>7.588</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="670"><twConstPath anchorID="671" twDataPathType="twDataPathFromToDelay"><twSlack>4.498</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>5.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.211</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.716</twRouteDel><twTotDel>5.502</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="672"><twConstPath anchorID="673" twDataPathType="twDataPathFromToDelay"><twSlack>7.208</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>2.792</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;66&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.925</twRouteDel><twTotDel>2.792</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="674"><twConstPath anchorID="675" twDataPathType="twDataPathFromToDelay"><twSlack>2.442</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>7.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.152</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>6.900</twRouteDel><twTotDel>7.558</twTotDel><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="676"><twConstPath anchorID="677" twDataPathType="twDataPathFromToDelay"><twSlack>4.528</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>5.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.211</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.959</twRouteDel><twTotDel>5.472</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="678"><twConstPath anchorID="679" twDataPathType="twDataPathFromToDelay"><twSlack>7.238</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twTotPathDel>2.762</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;66&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.168</twRouteDel><twTotDel>2.762</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="680"><twSlack>1.632</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;66&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.158</twRouteDel><twTotDel>1.632</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="681"><twSlack>3.377</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.338</twRouteDel><twTotDel>3.377</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="682"><twSlack>4.572</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.754</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>4.058</twRouteDel><twTotDel>4.572</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="683"><twSlack>1.629</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;66&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.275</twRouteDel><twTotDel>1.629</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="684"><twSlack>3.374</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.455</twRouteDel><twTotDel>3.374</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="685"><twSlack>4.569</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.754</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>4.175</twRouteDel><twTotDel>4.569</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="686" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.841</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="687"><twConstPath anchorID="688" twDataPathType="twDataPathFromToDelay"><twSlack>2.159</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>7.841</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.316</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>6.793</twRouteDel><twTotDel>7.841</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="689"><twConstPath anchorID="690" twDataPathType="twDataPathFromToDelay"><twSlack>4.374</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>5.626</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.246</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.723</twRouteDel><twTotDel>5.626</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="691"><twConstPath anchorID="692" twDataPathType="twDataPathFromToDelay"><twSlack>7.573</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>2.427</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;65&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.443</twRouteDel><twTotDel>2.427</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="693"><twConstPath anchorID="694" twDataPathType="twDataPathFromToDelay"><twSlack>2.289</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>7.711</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.316</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>6.997</twRouteDel><twTotDel>7.711</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="695"><twConstPath anchorID="696" twDataPathType="twDataPathFromToDelay"><twSlack>4.504</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>5.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.246</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.927</twRouteDel><twTotDel>5.496</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="697"><twConstPath anchorID="698" twDataPathType="twDataPathFromToDelay"><twSlack>7.703</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twTotPathDel>2.297</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;65&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.647</twRouteDel><twTotDel>2.297</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="699"><twSlack>1.384</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;65&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>1.384</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="700"><twSlack>3.459</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.338</twRouteDel><twTotDel>3.459</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="701"><twSlack>4.748</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.856</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.152</twRouteDel><twTotDel>4.748</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="702"><twSlack>1.240</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_65</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;65&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>1.240</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="703"><twSlack>3.315</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.396</twRouteDel><twTotDel>3.315</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="704"><twSlack>4.604</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.856</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>4.210</twRouteDel><twTotDel>4.604</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="705" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.541</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="706"><twConstPath anchorID="707" twDataPathType="twDataPathFromToDelay"><twSlack>2.459</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>7.541</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.108</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>6.610</twRouteDel><twTotDel>7.541</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="708"><twConstPath anchorID="709" twDataPathType="twDataPathFromToDelay"><twSlack>4.871</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>5.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.841</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.343</twRouteDel><twTotDel>5.129</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="710"><twConstPath anchorID="711" twDataPathType="twDataPathFromToDelay"><twSlack>7.654</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>2.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.479</twRouteDel><twTotDel>2.346</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="712"><twConstPath anchorID="713" twDataPathType="twDataPathFromToDelay"><twSlack>2.554</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>7.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.108</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>6.788</twRouteDel><twTotDel>7.446</twTotDel><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="714"><twConstPath anchorID="715" twDataPathType="twDataPathFromToDelay"><twSlack>4.966</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>5.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.841</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.521</twRouteDel><twTotDel>5.034</twTotDel><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="716"><twConstPath anchorID="717" twDataPathType="twDataPathFromToDelay"><twSlack>7.749</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twTotPathDel>2.251</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.657</twRouteDel><twTotDel>2.251</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="718"><twSlack>1.347</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y10.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.873</twRouteDel><twTotDel>1.347</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="719"><twSlack>3.109</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y10.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>3.109</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="720"><twSlack>4.523</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.708</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y10.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>4.009</twRouteDel><twTotDel>4.523</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="721"><twSlack>1.279</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;67&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.925</twRouteDel><twTotDel>1.279</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="722"><twSlack>3.041</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.122</twRouteDel><twTotDel>3.041</twTotDel><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="723"><twSlack>4.455</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.708</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>4.061</twRouteDel><twTotDel>4.455</twTotDel><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="724" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.744</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="725"><twConstPath anchorID="726" twDataPathType="twDataPathFromToDelay"><twSlack>3.256</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>6.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.464</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>5.799</twRouteDel><twTotDel>6.744</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="727"><twConstPath anchorID="728" twDataPathType="twDataPathFromToDelay"><twSlack>5.418</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>4.582</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.447</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>2.782</twRouteDel><twTotDel>4.582</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="729"><twConstPath anchorID="730" twDataPathType="twDataPathFromToDelay"><twSlack>7.941</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>2.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>1.178</twRouteDel><twTotDel>2.059</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="731"><twConstPath anchorID="732" twDataPathType="twDataPathFromToDelay"><twSlack>3.409</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>6.591</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.464</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.933</twRouteDel><twTotDel>6.591</twTotDel><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="733"><twConstPath anchorID="734" twDataPathType="twDataPathFromToDelay"><twSlack>5.571</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>4.429</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.447</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>2.916</twRouteDel><twTotDel>4.429</twTotDel><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="735"><twConstPath anchorID="736" twDataPathType="twDataPathFromToDelay"><twSlack>8.094</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twTotPathDel>1.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.312</twRouteDel><twTotDel>1.906</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="737"><twSlack>1.147</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>0.664</twRouteDel><twTotDel>1.147</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="738"><twSlack>2.768</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>1.720</twRouteDel><twTotDel>2.768</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="739"><twSlack>4.062</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.367</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>3.539</twRouteDel><twTotDel>4.062</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="740"><twSlack>1.132</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.778</twRouteDel><twTotDel>1.132</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="741"><twSlack>2.753</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.834</twRouteDel><twTotDel>2.753</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="742"><twSlack>4.047</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.367</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.653</twRouteDel><twTotDel>4.047</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="743" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.511</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="744"><twConstPath anchorID="745" twDataPathType="twDataPathFromToDelay"><twSlack>3.489</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>6.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.078</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>5.580</twRouteDel><twTotDel>6.511</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="746"><twConstPath anchorID="747" twDataPathType="twDataPathFromToDelay"><twSlack>5.482</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>4.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.230</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>2.732</twRouteDel><twTotDel>4.518</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="748"><twConstPath anchorID="749" twDataPathType="twDataPathFromToDelay"><twSlack>7.965</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>2.035</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.168</twRouteDel><twTotDel>2.035</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="750"><twConstPath anchorID="751" twDataPathType="twDataPathFromToDelay"><twSlack>3.583</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>6.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.078</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.759</twRouteDel><twTotDel>6.417</twTotDel><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="752"><twConstPath anchorID="753" twDataPathType="twDataPathFromToDelay"><twSlack>5.576</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>4.424</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.230</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>2.911</twRouteDel><twTotDel>4.424</twTotDel><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="754"><twConstPath anchorID="755" twDataPathType="twDataPathFromToDelay"><twSlack>8.059</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twTotPathDel>1.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.347</twRouteDel><twTotDel>1.941</twTotDel><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="756"><twSlack>1.152</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y20.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.678</twRouteDel><twTotDel>1.152</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="757"><twSlack>2.764</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y20.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.725</twRouteDel><twTotDel>2.764</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="758"><twSlack>3.906</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y20.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>3.392</twRouteDel><twTotDel>3.906</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="759"><twSlack>1.085</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.731</twRouteDel><twTotDel>1.085</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="760"><twSlack>2.697</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.778</twRouteDel><twTotDel>2.697</twTotDel><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="761"><twSlack>3.839</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.445</twRouteDel><twTotDel>3.839</twTotDel><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="762" twConstType="PATHDELAY" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.713</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="763"><twConstPath anchorID="764" twDataPathType="twDataPathFromToDelay"><twSlack>3.287</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>6.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.277</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>5.782</twRouteDel><twTotDel>6.713</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="765"><twConstPath anchorID="766" twDataPathType="twDataPathFromToDelay"><twSlack>5.189</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>4.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.520</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.025</twRouteDel><twTotDel>4.811</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="767"><twConstPath anchorID="768" twDataPathType="twDataPathFromToDelay"><twSlack>7.938</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>2.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.195</twRouteDel><twTotDel>2.062</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="769"><twConstPath anchorID="770" twDataPathType="twDataPathFromToDelay"><twSlack>3.384</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>6.616</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.277</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.958</twRouteDel><twTotDel>6.616</twTotDel><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="771"><twConstPath anchorID="772" twDataPathType="twDataPathFromToDelay"><twSlack>5.286</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>4.714</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.520</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.201</twRouteDel><twTotDel>4.714</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="773"><twConstPath anchorID="774" twDataPathType="twDataPathFromToDelay"><twSlack>8.035</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twTotPathDel>1.965</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>1.965</twTotDel><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="775"><twSlack>1.182</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y19.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.182</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="776"><twSlack>2.961</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y19.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.922</twRouteDel><twTotDel>2.961</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="777"><twSlack>4.057</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.239</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y19.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.057</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="778"><twSlack>1.112</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.758</twRouteDel><twTotDel>1.112</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="779"><twSlack>2.891</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.891</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="780"><twSlack>3.987</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.239</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.593</twRouteDel><twTotDel>3.987</twTotDel><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="781" twConstType="PATHDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.345</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="782"><twConstPath anchorID="783" twDataPathType="twDataPathFromToDelay"><twSlack>2.655</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>7.345</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.907</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>6.631</twRouteDel><twTotDel>7.345</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="784"><twConstPath anchorID="785" twDataPathType="twDataPathFromToDelay"><twSlack>5.151</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.280</twRouteDel><twTotDel>4.849</twTotDel><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="786"><twConstPath anchorID="787" twDataPathType="twDataPathFromToDelay"><twSlack>7.729</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>2.271</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.621</twRouteDel><twTotDel>2.271</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="788"><twConstPath anchorID="789" twDataPathType="twDataPathFromToDelay"><twSlack>2.728</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>7.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.907</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>1.050</twLogDel><twRouteDel>6.222</twRouteDel><twTotDel>7.272</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="790"><twConstPath anchorID="791" twDataPathType="twDataPathFromToDelay"><twSlack>5.224</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>4.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>1.905</twLogDel><twRouteDel>2.871</twRouteDel><twTotDel>4.776</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="792"><twConstPath anchorID="793" twDataPathType="twDataPathFromToDelay"><twSlack>7.802</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twTotPathDel>2.198</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>2.198</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="794"><twSlack>1.223</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>0.559</twLogDel><twRouteDel>0.664</twRouteDel><twTotDel>1.223</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="795"><twSlack>2.936</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>1.812</twRouteDel><twTotDel>2.936</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="796"><twSlack>4.398</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.627</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twBEL></twPathDel><twLogDel>0.599</twLogDel><twRouteDel>3.799</twRouteDel><twTotDel>4.398</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="797"><twSlack>1.210</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;63&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>1.210</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="798"><twSlack>2.923</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.004</twRouteDel><twTotDel>2.923</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="799"><twSlack>4.385</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.627</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.991</twRouteDel><twTotDel>4.385</twTotDel><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="800" twConstType="PATHDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.352</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="801"><twConstPath anchorID="802" twDataPathType="twDataPathFromToDelay"><twSlack>2.648</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>7.352</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.123</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>6.453</twRouteDel><twTotDel>7.352</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="803"><twConstPath anchorID="804" twDataPathType="twDataPathFromToDelay"><twSlack>5.337</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>4.663</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.579</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>1.754</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>4.663</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="805"><twConstPath anchorID="806" twDataPathType="twDataPathFromToDelay"><twSlack>8.439</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>1.561</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>0.726</twRouteDel><twTotDel>1.561</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="807"><twConstPath anchorID="808" twDataPathType="twDataPathFromToDelay"><twSlack>2.740</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>7.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.123</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>6.600</twRouteDel><twTotDel>7.260</twTotDel><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="809"><twConstPath anchorID="810" twDataPathType="twDataPathFromToDelay"><twSlack>5.429</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>4.571</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.579</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.056</twRouteDel><twTotDel>4.571</twTotDel><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="811"><twConstPath anchorID="812" twDataPathType="twDataPathFromToDelay"><twSlack>8.531</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twTotPathDel>1.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.873</twRouteDel><twTotDel>1.469</twTotDel><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="813"><twSlack>0.805</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y10.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.805</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="814"><twSlack>2.813</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y10.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>1.784</twRouteDel><twTotDel>2.813</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="815"><twSlack>4.434</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.763</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y10.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twBEL></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>3.930</twRouteDel><twTotDel>4.434</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="816"><twSlack>0.808</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_59</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>0.808</twTotDel><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="817"><twSlack>2.816</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.911</twRouteDel><twTotDel>2.816</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="818"><twSlack>4.437</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.763</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>4.057</twRouteDel><twTotDel>4.437</twTotDel><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="819" twConstType="PATHDELAY" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.054</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="820"><twConstPath anchorID="821" twDataPathType="twDataPathFromToDelay"><twSlack>1.946</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>8.054</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.529</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>7.006</twRouteDel><twTotDel>8.054</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="822"><twConstPath anchorID="823" twDataPathType="twDataPathFromToDelay"><twSlack>4.247</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>5.753</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.850</twRouteDel><twTotDel>5.753</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="824"><twConstPath anchorID="825" twDataPathType="twDataPathFromToDelay"><twSlack>7.715</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>2.285</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.301</twRouteDel><twTotDel>2.285</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="826"><twConstPath anchorID="827" twDataPathType="twDataPathFromToDelay"><twSlack>2.076</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>7.924</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.529</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>7.210</twRouteDel><twTotDel>7.924</twTotDel><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="828"><twConstPath anchorID="829" twDataPathType="twDataPathFromToDelay"><twSlack>4.377</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>5.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.054</twRouteDel><twTotDel>5.623</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="830"><twConstPath anchorID="831" twDataPathType="twDataPathFromToDelay"><twSlack>7.845</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twTotPathDel>2.155</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.505</twRouteDel><twTotDel>2.155</twTotDel><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="832"><twSlack>1.310</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.754</twRouteDel><twTotDel>1.310</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="833"><twSlack>3.588</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>3.588</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="834"><twSlack>4.913</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.021</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.317</twRouteDel><twTotDel>4.913</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="835"><twSlack>1.166</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.812</twRouteDel><twTotDel>1.166</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="836"><twSlack>3.444</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>3.444</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="837"><twSlack>4.769</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.021</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>4.375</twRouteDel><twTotDel>4.769</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="838" twConstType="PATHDELAY" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.353</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="839"><twConstPath anchorID="840" twDataPathType="twDataPathFromToDelay"><twSlack>1.647</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>8.353</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.912</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>7.417</twRouteDel><twTotDel>8.353</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="841"><twConstPath anchorID="842" twDataPathType="twDataPathFromToDelay"><twSlack>4.158</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>5.842</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.546</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.051</twRouteDel><twTotDel>5.842</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="843"><twConstPath anchorID="844" twDataPathType="twDataPathFromToDelay"><twSlack>7.327</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>2.673</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.801</twRouteDel><twTotDel>2.673</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="845"><twConstPath anchorID="846" twDataPathType="twDataPathFromToDelay"><twSlack>1.748</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>8.252</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.912</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>7.592</twRouteDel><twTotDel>8.252</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="847"><twConstPath anchorID="848" twDataPathType="twDataPathFromToDelay"><twSlack>4.259</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>5.741</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.546</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.226</twRouteDel><twTotDel>5.741</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="849"><twConstPath anchorID="850" twDataPathType="twDataPathFromToDelay"><twSlack>7.428</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twTotPathDel>2.572</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>2.572</twTotDel><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="851"><twSlack>1.555</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y2.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.067</twRouteDel><twTotDel>1.555</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="852"><twSlack>3.601</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.244</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y2.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.548</twRouteDel><twTotDel>3.601</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="853"><twSlack>5.068</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.236</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y2.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>5.068</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="854"><twSlack>1.456</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_57</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.116</twRouteDel><twTotDel>1.456</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="855"><twSlack>3.502</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.244</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.597</twRouteDel><twTotDel>3.502</twTotDel><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="856"><twSlack>4.969</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.236</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>4.589</twRouteDel><twTotDel>4.969</twTotDel><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="857" twConstType="PATHDELAY" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.704</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="858"><twConstPath anchorID="859" twDataPathType="twDataPathFromToDelay"><twSlack>2.296</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>7.704</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.086</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>6.610</twRouteDel><twTotDel>7.704</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="860"><twConstPath anchorID="861" twDataPathType="twDataPathFromToDelay"><twSlack>4.429</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>5.571</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.098</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.622</twRouteDel><twTotDel>5.571</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="862"><twConstPath anchorID="863" twDataPathType="twDataPathFromToDelay"><twSlack>7.699</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>2.301</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>1.271</twRouteDel><twTotDel>2.301</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="864"><twConstPath anchorID="865" twDataPathType="twDataPathFromToDelay"><twSlack>2.381</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>7.619</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">6.086</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>6.905</twRouteDel><twTotDel>7.619</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="866"><twConstPath anchorID="867" twDataPathType="twDataPathFromToDelay"><twSlack>4.514</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>5.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.098</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.917</twRouteDel><twTotDel>5.486</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="868"><twConstPath anchorID="869" twDataPathType="twDataPathFromToDelay"><twSlack>7.784</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twTotPathDel>2.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.216</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="870"><twSlack>1.301</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.301</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="871"><twSlack>3.407</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.282</twRouteDel><twTotDel>3.407</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="872"><twSlack>4.621</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.704</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>4.021</twRouteDel><twTotDel>4.621</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="873"><twSlack>1.203</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;59&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.849</twRouteDel><twTotDel>1.203</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="874"><twSlack>3.309</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>3.309</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="875"><twSlack>4.523</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.704</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>4.129</twRouteDel><twTotDel>4.523</twTotDel><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="876" twConstType="PATHDELAY" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.344</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="877"><twConstPath anchorID="878" twDataPathType="twDataPathFromToDelay"><twSlack>2.656</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>7.344</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.906</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>6.408</twRouteDel><twTotDel>7.344</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="879"><twConstPath anchorID="880" twDataPathType="twDataPathFromToDelay"><twSlack>5.186</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>4.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>3.023</twRouteDel><twTotDel>4.814</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="881"><twConstPath anchorID="882" twDataPathType="twDataPathFromToDelay"><twSlack>7.608</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>2.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.520</twRouteDel><twTotDel>2.392</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="883"><twConstPath anchorID="884" twDataPathType="twDataPathFromToDelay"><twSlack>2.817</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>7.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.906</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>6.523</twRouteDel><twTotDel>7.183</twTotDel><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="885"><twConstPath anchorID="886" twDataPathType="twDataPathFromToDelay"><twSlack>5.347</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>4.653</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.138</twRouteDel><twTotDel>4.653</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="887"><twConstPath anchorID="888" twDataPathType="twDataPathFromToDelay"><twSlack>7.769</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twTotPathDel>2.231</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.635</twRouteDel><twTotDel>2.231</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="889"><twSlack>1.371</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.883</twRouteDel><twTotDel>1.371</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="890"><twSlack>2.972</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.919</twRouteDel><twTotDel>2.972</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="891"><twSlack>4.447</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.618</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>3.919</twRouteDel><twTotDel>4.447</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="892"><twSlack>1.252</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.912</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="893"><twSlack>2.853</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.948</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="894"><twSlack>4.328</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.618</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>3.948</twRouteDel><twTotDel>4.328</twTotDel><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="895" twConstType="PATHDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.776</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="896"><twConstPath anchorID="897" twDataPathType="twDataPathFromToDelay"><twSlack>3.224</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>6.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>5.728</twRouteDel><twTotDel>6.776</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="898"><twConstPath anchorID="899" twDataPathType="twDataPathFromToDelay"><twSlack>4.639</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>5.361</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.989</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.458</twRouteDel><twTotDel>5.361</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="900"><twConstPath anchorID="901" twDataPathType="twDataPathFromToDelay"><twSlack>7.608</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>2.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.408</twRouteDel><twTotDel>2.392</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="902"><twConstPath anchorID="903" twDataPathType="twDataPathFromToDelay"><twSlack>3.346</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>6.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.940</twRouteDel><twTotDel>6.654</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="904"><twConstPath anchorID="905" twDataPathType="twDataPathFromToDelay"><twSlack>4.761</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>5.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.989</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.670</twRouteDel><twTotDel>5.239</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="906"><twConstPath anchorID="907" twDataPathType="twDataPathFromToDelay"><twSlack>7.730</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twTotPathDel>2.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.620</twRouteDel><twTotDel>2.270</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="908"><twSlack>1.435</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.435</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="909"><twSlack>3.310</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.189</twRouteDel><twTotDel>3.310</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="910"><twSlack>4.047</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.451</twRouteDel><twTotDel>4.047</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="911"><twSlack>1.299</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.945</twRouteDel><twTotDel>1.299</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="912"><twSlack>3.174</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.255</twRouteDel><twTotDel>3.174</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="913"><twSlack>3.911</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.517</twRouteDel><twTotDel>3.911</twTotDel><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="914" twConstType="PATHDELAY" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.796</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="915"><twConstPath anchorID="916" twDataPathType="twDataPathFromToDelay"><twSlack>3.204</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>6.796</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.265</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>6.082</twRouteDel><twTotDel>6.796</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="917"><twConstPath anchorID="918" twDataPathType="twDataPathFromToDelay"><twSlack>4.554</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>5.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.060</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.877</twRouteDel><twTotDel>5.446</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="919"><twConstPath anchorID="920" twDataPathType="twDataPathFromToDelay"><twSlack>7.771</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>2.229</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.579</twRouteDel><twTotDel>2.229</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="921"><twConstPath anchorID="922" twDataPathType="twDataPathFromToDelay"><twSlack>3.331</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>6.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.265</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.575</twRouteDel><twTotDel>6.669</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="923"><twConstPath anchorID="924" twDataPathType="twDataPathFromToDelay"><twSlack>4.681</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>5.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.060</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.370</twRouteDel><twTotDel>5.319</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="925"><twConstPath anchorID="926" twDataPathType="twDataPathFromToDelay"><twSlack>7.898</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twTotPathDel>2.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>1.072</twRouteDel><twTotDel>2.102</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="927"><twSlack>1.187</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y13.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>0.627</twRouteDel><twTotDel>1.187</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="928"><twSlack>3.279</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.987</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y13.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.154</twRouteDel><twTotDel>3.279</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="929"><twSlack>3.906</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.139</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y13.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>3.306</twRouteDel><twTotDel>3.906</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="930"><twSlack>1.237</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_53</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.883</twRouteDel><twTotDel>1.237</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="931"><twSlack>3.329</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.987</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>3.329</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="932"><twSlack>3.956</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.139</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.562</twRouteDel><twTotDel>3.956</twTotDel><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="933" twConstType="PATHDELAY" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.242</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="934"><twConstPath anchorID="935" twDataPathType="twDataPathFromToDelay"><twSlack>3.758</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>6.242</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.717</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>5.194</twRouteDel><twTotDel>6.242</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="936"><twConstPath anchorID="937" twDataPathType="twDataPathFromToDelay"><twSlack>4.067</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>5.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.553</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.030</twRouteDel><twTotDel>5.933</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="938"><twConstPath anchorID="939" twDataPathType="twDataPathFromToDelay"><twSlack>6.894</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>3.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.122</twRouteDel><twTotDel>3.106</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="940"><twConstPath anchorID="941" twDataPathType="twDataPathFromToDelay"><twSlack>3.790</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>6.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.717</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.496</twRouteDel><twTotDel>6.210</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="942"><twConstPath anchorID="943" twDataPathType="twDataPathFromToDelay"><twSlack>4.099</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>5.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.553</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.332</twRouteDel><twTotDel>5.901</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="944"><twConstPath anchorID="945" twDataPathType="twDataPathFromToDelay"><twSlack>6.926</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twTotPathDel>3.074</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.424</twRouteDel><twTotDel>3.074</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="946"><twSlack>1.844</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y13.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.288</twRouteDel><twTotDel>1.844</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="947"><twSlack>3.703</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.286</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y13.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.582</twRouteDel><twTotDel>3.703</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="948"><twSlack>3.743</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.851</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y13.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.147</twRouteDel><twTotDel>3.743</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="949"><twSlack>1.800</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X127Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;55&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_52</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.446</twRouteDel><twTotDel>1.800</twTotDel><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="950"><twSlack>3.659</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.286</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.740</twRouteDel><twTotDel>3.659</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="951"><twSlack>3.699</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.851</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.305</twRouteDel><twTotDel>3.699</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="952" twConstType="PATHDELAY" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.429</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="953"><twConstPath anchorID="954" twDataPathType="twDataPathFromToDelay"><twSlack>3.571</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>6.429</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.912</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>5.381</twRouteDel><twTotDel>6.429</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="955"><twConstPath anchorID="956" twDataPathType="twDataPathFromToDelay"><twSlack>3.885</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>6.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.743</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.212</twRouteDel><twTotDel>6.115</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="957"><twConstPath anchorID="958" twDataPathType="twDataPathFromToDelay"><twSlack>7.661</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>2.339</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.355</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="959"><twConstPath anchorID="960" twDataPathType="twDataPathFromToDelay"><twSlack>3.694</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>6.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.912</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.592</twRouteDel><twTotDel>6.306</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="961"><twConstPath anchorID="962" twDataPathType="twDataPathFromToDelay"><twSlack>4.008</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>5.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.743</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.423</twRouteDel><twTotDel>5.992</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="963"><twConstPath anchorID="964" twDataPathType="twDataPathFromToDelay"><twSlack>7.784</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twTotPathDel>2.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.216</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="965"><twSlack>1.375</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.375</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="966"><twSlack>3.809</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.688</twRouteDel><twTotDel>3.809</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="967"><twSlack>3.854</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.970</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>3.854</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="968"><twSlack>1.238</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.884</twRouteDel><twTotDel>1.238</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="969"><twSlack>3.672</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.753</twRouteDel><twTotDel>3.672</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="970"><twSlack>3.717</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.970</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.323</twRouteDel><twTotDel>3.717</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="971" twConstType="PATHDELAY" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.380</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="972"><twConstPath anchorID="973" twDataPathType="twDataPathFromToDelay"><twSlack>2.620</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>7.380</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.855</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>6.332</twRouteDel><twTotDel>7.380</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="974"><twConstPath anchorID="975" twDataPathType="twDataPathFromToDelay"><twSlack>3.978</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>6.022</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.642</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.119</twRouteDel><twTotDel>6.022</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="976"><twConstPath anchorID="977" twDataPathType="twDataPathFromToDelay"><twSlack>7.853</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>2.147</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.163</twRouteDel><twTotDel>2.147</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="978"><twConstPath anchorID="979" twDataPathType="twDataPathFromToDelay"><twSlack>2.872</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>7.128</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.855</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>6.414</twRouteDel><twTotDel>7.128</twTotDel><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="980"><twConstPath anchorID="981" twDataPathType="twDataPathFromToDelay"><twSlack>4.230</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>5.770</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.642</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.201</twRouteDel><twTotDel>5.770</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="982"><twConstPath anchorID="983" twDataPathType="twDataPathFromToDelay"><twSlack>8.105</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twTotPathDel>1.895</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.245</twRouteDel><twTotDel>1.895</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="984"><twSlack>1.261</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.705</twRouteDel><twTotDel>1.261</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="985"><twSlack>3.728</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.311</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.607</twRouteDel><twTotDel>3.728</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="986"><twSlack>4.463</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.571</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.867</twRouteDel><twTotDel>4.463</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="987"><twSlack>0.967</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.613</twRouteDel><twTotDel>0.967</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="988"><twSlack>3.434</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.311</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.515</twRouteDel><twTotDel>3.434</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="989"><twSlack>4.169</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.571</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.775</twRouteDel><twTotDel>4.169</twTotDel><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="990" twConstType="PATHDELAY" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.027</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="991"><twConstPath anchorID="992" twDataPathType="twDataPathFromToDelay"><twSlack>2.973</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>7.027</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.439</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>6.313</twRouteDel><twTotDel>7.027</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="993"><twConstPath anchorID="994" twDataPathType="twDataPathFromToDelay"><twSlack>4.064</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>5.936</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.493</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.367</twRouteDel><twTotDel>5.936</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="995"><twConstPath anchorID="996" twDataPathType="twDataPathFromToDelay"><twSlack>8.046</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>1.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.304</twRouteDel><twTotDel>1.954</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="997"><twConstPath anchorID="998" twDataPathType="twDataPathFromToDelay"><twSlack>3.153</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>6.847</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.439</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.753</twRouteDel><twTotDel>6.847</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="999"><twConstPath anchorID="1000" twDataPathType="twDataPathFromToDelay"><twSlack>4.244</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>5.756</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.493</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.807</twRouteDel><twTotDel>5.756</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1001"><twConstPath anchorID="1002" twDataPathType="twDataPathFromToDelay"><twSlack>8.226</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twTotPathDel>1.774</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>0.744</twRouteDel><twTotDel>1.774</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1003"><twSlack>0.954</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y8.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>0.394</twRouteDel><twTotDel>0.954</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1004"><twSlack>3.545</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y8.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>3.545</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1005"><twSlack>4.012</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y8.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>3.412</twRouteDel><twTotDel>4.012</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1006"><twSlack>1.057</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.480</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>1.057</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1007"><twSlack>3.648</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.480</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.729</twRouteDel><twTotDel>3.648</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1008"><twSlack>4.115</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.480</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.721</twRouteDel><twTotDel>4.115</twTotDel><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1009" twConstType="PATHDELAY" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.988</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1010"><twConstPath anchorID="1011" twDataPathType="twDataPathFromToDelay"><twSlack>3.012</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>6.988</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.553</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>6.274</twRouteDel><twTotDel>6.988</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1012"><twConstPath anchorID="1013" twDataPathType="twDataPathFromToDelay"><twSlack>3.678</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>6.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.032</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.753</twRouteDel><twTotDel>6.322</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1014"><twConstPath anchorID="1015" twDataPathType="twDataPathFromToDelay"><twSlack>7.833</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>2.167</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.517</twRouteDel><twTotDel>2.167</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1016"><twConstPath anchorID="1017" twDataPathType="twDataPathFromToDelay"><twSlack>3.043</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>6.957</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.553</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.863</twRouteDel><twTotDel>6.957</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1018"><twConstPath anchorID="1019" twDataPathType="twDataPathFromToDelay"><twSlack>3.709</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>6.291</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.032</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>4.342</twRouteDel><twTotDel>6.291</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1020"><twConstPath anchorID="1021" twDataPathType="twDataPathFromToDelay"><twSlack>7.864</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twTotPathDel>2.136</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>1.106</twRouteDel><twTotDel>2.136</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1022"><twSlack>1.207</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>1.207</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1023"><twSlack>3.825</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.700</twRouteDel><twTotDel>3.825</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1024"><twSlack>4.121</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>3.521</twRouteDel><twTotDel>4.121</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1025"><twSlack>1.162</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;51&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.808</twRouteDel><twTotDel>1.162</twTotDel><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1026"><twSlack>3.780</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.861</twRouteDel><twTotDel>3.780</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1027"><twSlack>4.076</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.682</twRouteDel><twTotDel>4.076</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1028" twConstType="PATHDELAY" ><twConstHead uID="55"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.829</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1029"><twConstPath anchorID="1030" twDataPathType="twDataPathFromToDelay"><twSlack>3.171</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>6.829</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.600</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>5.930</twRouteDel><twTotDel>6.829</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1031"><twConstPath anchorID="1032" twDataPathType="twDataPathFromToDelay"><twSlack>4.094</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>5.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.822</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>1.754</twLogDel><twRouteDel>4.152</twRouteDel><twTotDel>5.906</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1033"><twConstPath anchorID="1034" twDataPathType="twDataPathFromToDelay"><twSlack>7.446</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>2.554</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.333</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>1.663</twRouteDel><twTotDel>2.554</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1035"><twConstPath anchorID="1036" twDataPathType="twDataPathFromToDelay"><twSlack>3.266</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>6.734</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.600</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>6.074</twRouteDel><twTotDel>6.734</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1037"><twConstPath anchorID="1038" twDataPathType="twDataPathFromToDelay"><twSlack>4.189</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>5.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.822</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.296</twRouteDel><twTotDel>5.811</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1039"><twConstPath anchorID="1040" twDataPathType="twDataPathFromToDelay"><twSlack>7.541</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twTotPathDel>2.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.333</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.807</twRouteDel><twTotDel>2.459</twTotDel><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1041"><twSlack>1.458</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>1.458</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1042"><twSlack>3.627</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>2.598</twRouteDel><twTotDel>3.627</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1043"><twSlack>4.074</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.403</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twBEL></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>3.570</twRouteDel><twTotDel>4.074</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1044"><twSlack>1.458</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.082</twRouteDel><twTotDel>1.458</twTotDel><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1045"><twSlack>3.627</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.722</twRouteDel><twTotDel>3.627</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1046"><twSlack>4.074</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.403</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>3.694</twRouteDel><twTotDel>4.074</twTotDel><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1047" twConstType="PATHDELAY" ><twConstHead uID="56"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.221</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1048"><twConstPath anchorID="1049" twDataPathType="twDataPathFromToDelay"><twSlack>3.779</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>6.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.696</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>5.173</twRouteDel><twTotDel>6.221</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1050"><twConstPath anchorID="1051" twDataPathType="twDataPathFromToDelay"><twSlack>4.084</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>5.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.536</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.013</twRouteDel><twTotDel>5.916</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1052"><twConstPath anchorID="1053" twDataPathType="twDataPathFromToDelay"><twSlack>7.391</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>2.609</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.609</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1054"><twConstPath anchorID="1055" twDataPathType="twDataPathFromToDelay"><twSlack>3.811</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>6.189</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.696</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.475</twRouteDel><twTotDel>6.189</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1056"><twConstPath anchorID="1057" twDataPathType="twDataPathFromToDelay"><twSlack>4.116</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>5.884</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.536</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.315</twRouteDel><twTotDel>5.884</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1058"><twConstPath anchorID="1059" twDataPathType="twDataPathFromToDelay"><twSlack>7.423</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twTotPathDel>2.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.871</twRouteDel><twTotDel>2.577</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1060"><twSlack>1.547</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y12.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.547</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1061"><twSlack>3.686</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y12.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.565</twRouteDel><twTotDel>3.686</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1062"><twSlack>3.722</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.830</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y12.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>3.722</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1063"><twSlack>1.503</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.113</twRouteDel><twTotDel>1.503</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1064"><twSlack>3.642</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.723</twRouteDel><twTotDel>3.642</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1065"><twSlack>3.678</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.830</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.284</twRouteDel><twTotDel>3.678</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1066" twConstType="PATHDELAY" ><twConstHead uID="57"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.572</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1067"><twConstPath anchorID="1068" twDataPathType="twDataPathFromToDelay"><twSlack>3.428</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>6.572</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.135</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>5.636</twRouteDel><twTotDel>6.572</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1069"><twConstPath anchorID="1070" twDataPathType="twDataPathFromToDelay"><twSlack>3.943</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>6.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.765</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.266</twRouteDel><twTotDel>6.057</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1071"><twConstPath anchorID="1072" twDataPathType="twDataPathFromToDelay"><twSlack>7.660</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>2.340</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>2.340</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1073"><twConstPath anchorID="1074" twDataPathType="twDataPathFromToDelay"><twSlack>3.524</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>6.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.135</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>5.816</twRouteDel><twTotDel>6.476</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1075"><twConstPath anchorID="1076" twDataPathType="twDataPathFromToDelay"><twSlack>4.039</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>5.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.765</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.446</twRouteDel><twTotDel>5.961</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1077"><twConstPath anchorID="1078" twDataPathType="twDataPathFromToDelay"><twSlack>7.756</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twTotPathDel>2.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.592</twRouteDel><twTotDel>2.244</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1079"><twSlack>1.362</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y12.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.838</twRouteDel><twTotDel>1.362</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1080"><twSlack>3.738</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y12.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.685</twRouteDel><twTotDel>3.738</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1081"><twSlack>3.954</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.126</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y12.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>3.426</twRouteDel><twTotDel>3.954</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1082"><twSlack>1.268</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>0.892</twRouteDel><twTotDel>1.268</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1083"><twSlack>3.644</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.739</twRouteDel><twTotDel>3.644</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1084"><twSlack>3.860</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.126</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>3.480</twRouteDel><twTotDel>3.860</twTotDel><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1085" twConstType="PATHDELAY" ><twConstHead uID="58"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.466</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1086"><twConstPath anchorID="1087" twDataPathType="twDataPathFromToDelay"><twSlack>3.534</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>6.466</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.577</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>5.396</twRouteDel><twTotDel>6.466</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1088"><twConstPath anchorID="1089" twDataPathType="twDataPathFromToDelay"><twSlack>3.787</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>6.213</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.469</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>1.925</twLogDel><twRouteDel>4.288</twRouteDel><twTotDel>6.213</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1090"><twConstPath anchorID="1091" twDataPathType="twDataPathFromToDelay"><twSlack>7.292</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>2.708</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.646</twRouteDel><twTotDel>2.708</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1092"><twConstPath anchorID="1093" twDataPathType="twDataPathFromToDelay"><twSlack>4.407</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>5.593</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.577</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.879</twRouteDel><twTotDel>5.593</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1094"><twConstPath anchorID="1095" twDataPathType="twDataPathFromToDelay"><twSlack>4.660</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>5.340</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.469</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.771</twRouteDel><twTotDel>5.340</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1096"><twConstPath anchorID="1097" twDataPathType="twDataPathFromToDelay"><twSlack>8.165</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twTotPathDel>1.835</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.129</twRouteDel><twTotDel>1.835</twTotDel><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1098"><twSlack>1.484</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>0.882</twRouteDel><twTotDel>1.484</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1099"><twSlack>3.757</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>3.151</twRouteDel><twTotDel>3.757</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1100"><twSlack>3.796</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.238</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twBEL></twPathDel><twLogDel>1.131</twLogDel><twRouteDel>2.665</twRouteDel><twTotDel>3.796</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1101"><twSlack>1.002</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;47&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.612</twRouteDel><twTotDel>1.002</twTotDel><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1102"><twSlack>3.275</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.881</twRouteDel><twTotDel>3.275</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1103"><twSlack>3.314</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.238</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.395</twRouteDel><twTotDel>3.314</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1104" twConstType="PATHDELAY" ><twConstHead uID="59"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.939</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1105"><twConstPath anchorID="1106" twDataPathType="twDataPathFromToDelay"><twSlack>4.061</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>5.939</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.148</twRouteDel><twTotDel>5.939</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1107"><twConstPath anchorID="1108" twDataPathType="twDataPathFromToDelay"><twSlack>4.104</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>5.896</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.458</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>4.960</twRouteDel><twTotDel>5.896</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1109"><twConstPath anchorID="1110" twDataPathType="twDataPathFromToDelay"><twSlack>8.093</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>1.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.035</twRouteDel><twTotDel>1.907</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1111"><twConstPath anchorID="1112" twDataPathType="twDataPathFromToDelay"><twSlack>4.222</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>5.778</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.263</twRouteDel><twTotDel>5.778</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1113"><twConstPath anchorID="1114" twDataPathType="twDataPathFromToDelay"><twSlack>4.265</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>5.735</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.458</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>5.075</twRouteDel><twTotDel>5.735</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1115"><twConstPath anchorID="1116" twDataPathType="twDataPathFromToDelay"><twSlack>8.254</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twTotPathDel>1.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.150</twRouteDel><twTotDel>1.746</twTotDel><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1117"><twSlack>1.084</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.596</twRouteDel><twTotDel>1.084</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1118"><twSlack>3.509</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>2.981</twRouteDel><twTotDel>3.509</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1119"><twSlack>3.734</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.380</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.681</twRouteDel><twTotDel>3.734</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1120"><twSlack>0.965</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_43</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.625</twRouteDel><twTotDel>0.965</twTotDel><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1121"><twSlack>3.390</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>3.010</twRouteDel><twTotDel>3.390</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1122"><twSlack>3.615</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.380</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.710</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1123" twConstType="PATHDELAY" ><twConstHead uID="60"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.738</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1124"><twConstPath anchorID="1125" twDataPathType="twDataPathFromToDelay"><twSlack>4.262</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>5.738</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.839</twRouteDel><twTotDel>5.738</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1126"><twConstPath anchorID="1127" twDataPathType="twDataPathFromToDelay"><twSlack>4.646</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>5.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.262</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>1.754</twLogDel><twRouteDel>3.600</twRouteDel><twTotDel>5.354</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1128"><twConstPath anchorID="1129" twDataPathType="twDataPathFromToDelay"><twSlack>7.944</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>2.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1130"><twConstPath anchorID="1131" twDataPathType="twDataPathFromToDelay"><twSlack>4.365</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>5.635</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.501</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>4.975</twRouteDel><twTotDel>5.635</twTotDel><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1132"><twConstPath anchorID="1133" twDataPathType="twDataPathFromToDelay"><twSlack>4.749</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>5.251</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.262</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.736</twRouteDel><twTotDel>5.251</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1134"><twConstPath anchorID="1135" twDataPathType="twDataPathFromToDelay"><twSlack>8.047</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twTotPathDel>1.953</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.357</twRouteDel><twTotDel>1.953</twTotDel><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1136"><twSlack>1.157</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>0.693</twRouteDel><twTotDel>1.157</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1137"><twSlack>3.254</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.050</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>2.225</twRouteDel><twTotDel>3.254</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1138"><twSlack>3.415</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.736</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twBEL></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>2.911</twRouteDel><twTotDel>3.415</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1139"><twSlack>1.149</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;42&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.809</twRouteDel><twTotDel>1.149</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1140"><twSlack>3.246</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.050</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>3.246</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1141"><twSlack>3.407</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.736</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>3.407</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1142" twConstType="PATHDELAY" ><twConstHead uID="61"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.034</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1143"><twConstPath anchorID="1144" twDataPathType="twDataPathFromToDelay"><twSlack>3.966</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>6.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.503</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.320</twRouteDel><twTotDel>6.034</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1145"><twConstPath anchorID="1146" twDataPathType="twDataPathFromToDelay"><twSlack>4.738</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>5.262</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.876</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.693</twRouteDel><twTotDel>5.262</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1147"><twConstPath anchorID="1148" twDataPathType="twDataPathFromToDelay"><twSlack>7.813</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>2.187</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.537</twRouteDel><twTotDel>2.187</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1149"><twConstPath anchorID="1150" twDataPathType="twDataPathFromToDelay"><twSlack>4.088</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>5.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.503</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>4.818</twRouteDel><twTotDel>5.912</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1151"><twConstPath anchorID="1152" twDataPathType="twDataPathFromToDelay"><twSlack>4.860</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>5.140</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.876</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.191</twRouteDel><twTotDel>5.140</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1153"><twConstPath anchorID="1154" twDataPathType="twDataPathFromToDelay"><twSlack>7.935</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twTotPathDel>2.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>1.035</twRouteDel><twTotDel>2.065</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1155"><twSlack>1.155</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>0.595</twRouteDel><twTotDel>1.155</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1156"><twSlack>3.105</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.808</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>1.980</twRouteDel><twTotDel>3.105</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1157"><twSlack>3.504</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.732</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.904</twRouteDel><twTotDel>3.504</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1158"><twSlack>1.200</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.846</twRouteDel><twTotDel>1.200</twTotDel><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1159"><twSlack>3.150</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.808</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.231</twRouteDel><twTotDel>3.150</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1160"><twSlack>3.549</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.732</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.155</twRouteDel><twTotDel>3.549</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1161" twConstType="PATHDELAY" ><twConstHead uID="62"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.575</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1162"><twConstPath anchorID="1163" twDataPathType="twDataPathFromToDelay"><twSlack>4.425</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>5.575</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.058</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.527</twRouteDel><twTotDel>5.575</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1164"><twConstPath anchorID="1165" twDataPathType="twDataPathFromToDelay"><twSlack>4.977</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>5.023</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.651</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.120</twRouteDel><twTotDel>5.023</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1166"><twConstPath anchorID="1167" twDataPathType="twDataPathFromToDelay"><twSlack>7.618</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>2.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.398</twRouteDel><twTotDel>2.382</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1168"><twConstPath anchorID="1169" twDataPathType="twDataPathFromToDelay"><twSlack>4.547</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>5.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.058</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.739</twRouteDel><twTotDel>5.453</twTotDel><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1170"><twConstPath anchorID="1171" twDataPathType="twDataPathFromToDelay"><twSlack>5.099</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>4.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.651</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>4.901</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1172"><twConstPath anchorID="1173" twDataPathType="twDataPathFromToDelay"><twSlack>7.740</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twTotPathDel>2.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.610</twRouteDel><twTotDel>2.260</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1174"><twSlack>1.381</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y21.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.825</twRouteDel><twTotDel>1.381</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1175"><twSlack>3.103</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y21.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.982</twRouteDel><twTotDel>3.103</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1176"><twSlack>3.356</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.472</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y21.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.356</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1177"><twSlack>1.245</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X119Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;43&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_40</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;40&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.891</twRouteDel><twTotDel>1.245</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1178"><twSlack>2.967</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.048</twRouteDel><twTotDel>2.967</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1179"><twSlack>3.220</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.472</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.826</twRouteDel><twTotDel>3.220</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1180" twConstType="PATHDELAY" ><twConstHead uID="63"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.790</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1181"><twConstPath anchorID="1182" twDataPathType="twDataPathFromToDelay"><twSlack>4.210</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>5.790</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.257</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.076</twRouteDel><twTotDel>5.790</twTotDel><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1183"><twConstPath anchorID="1184" twDataPathType="twDataPathFromToDelay"><twSlack>4.460</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>5.540</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.971</twRouteDel><twTotDel>5.540</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1185"><twConstPath anchorID="1186" twDataPathType="twDataPathFromToDelay"><twSlack>7.620</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>2.380</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.674</twRouteDel><twTotDel>2.380</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1187"><twConstPath anchorID="1188" twDataPathType="twDataPathFromToDelay"><twSlack>4.334</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>5.666</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.257</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>4.572</twRouteDel><twTotDel>5.666</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1189"><twConstPath anchorID="1190" twDataPathType="twDataPathFromToDelay"><twSlack>4.584</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>5.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.467</twRouteDel><twTotDel>5.416</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1191"><twConstPath anchorID="1192" twDataPathType="twDataPathFromToDelay"><twSlack>7.744</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twTotPathDel>2.256</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>1.170</twRouteDel><twTotDel>2.256</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1193"><twSlack>1.215</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y20.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.619</twRouteDel><twTotDel>1.215</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1194"><twSlack>3.298</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y20.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.173</twRouteDel><twTotDel>3.298</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1195"><twSlack>3.377</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.605</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y20.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.777</twRouteDel><twTotDel>3.377</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1196"><twSlack>1.262</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.872</twRouteDel><twTotDel>1.262</twTotDel><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1197"><twSlack>3.345</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.345</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1198"><twSlack>3.424</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.605</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>3.424</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1199" twConstType="PATHDELAY" ><twConstHead uID="64"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.964</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1200"><twConstPath anchorID="1201" twDataPathType="twDataPathFromToDelay"><twSlack>4.036</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>5.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.576</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.395</twRouteDel><twTotDel>5.964</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1202"><twConstPath anchorID="1203" twDataPathType="twDataPathFromToDelay"><twSlack>4.471</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>5.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.996</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.815</twRouteDel><twTotDel>5.529</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1204"><twConstPath anchorID="1205" twDataPathType="twDataPathFromToDelay"><twSlack>7.538</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>2.462</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.756</twRouteDel><twTotDel>2.462</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1206"><twConstPath anchorID="1207" twDataPathType="twDataPathFromToDelay"><twSlack>4.173</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>5.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.576</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.878</twRouteDel><twTotDel>5.827</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1208"><twConstPath anchorID="1209" twDataPathType="twDataPathFromToDelay"><twSlack>4.608</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>5.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.996</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>4.298</twRouteDel><twTotDel>5.392</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1210"><twConstPath anchorID="1211" twDataPathType="twDataPathFromToDelay"><twSlack>7.675</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twTotPathDel>2.325</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>1.239</twRouteDel><twTotDel>2.325</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1212"><twSlack>1.295</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y19.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.699</twRouteDel><twTotDel>1.295</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1213"><twSlack>3.129</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.370</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y19.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.529</twRouteDel><twTotDel>3.129</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1214"><twSlack>3.596</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y19.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>3.596</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1215"><twSlack>1.355</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.965</twRouteDel><twTotDel>1.355</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1216"><twSlack>3.189</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.370</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>3.189</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1217"><twSlack>3.656</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.737</twRouteDel><twTotDel>3.656</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1218" twConstType="PATHDELAY" ><twConstHead uID="65"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.117</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1219"><twConstPath anchorID="1220" twDataPathType="twDataPathFromToDelay"><twSlack>3.883</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>6.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.837</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>5.172</twRouteDel><twTotDel>6.117</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1221"><twConstPath anchorID="1222" twDataPathType="twDataPathFromToDelay"><twSlack>4.301</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>5.699</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.564</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>3.899</twRouteDel><twTotDel>5.699</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1223"><twConstPath anchorID="1224" twDataPathType="twDataPathFromToDelay"><twSlack>7.626</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>2.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.437</twRouteDel><twTotDel>2.374</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1225"><twConstPath anchorID="1226" twDataPathType="twDataPathFromToDelay"><twSlack>4.028</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>5.972</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.837</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.314</twRouteDel><twTotDel>5.972</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1227"><twConstPath anchorID="1228" twDataPathType="twDataPathFromToDelay"><twSlack>4.446</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>5.554</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.564</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.041</twRouteDel><twTotDel>5.554</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1229"><twConstPath anchorID="1230" twDataPathType="twDataPathFromToDelay"><twSlack>7.771</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twTotPathDel>2.229</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.579</twRouteDel><twTotDel>2.229</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1231"><twSlack>1.339</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>0.519</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>1.339</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1232"><twSlack>3.497</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.277</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.449</twRouteDel><twTotDel>3.497</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1233"><twSlack>3.623</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>3.100</twRouteDel><twTotDel>3.623</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1234"><twSlack>1.332</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.942</twRouteDel><twTotDel>1.332</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1235"><twSlack>3.490</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.277</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>3.490</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1236"><twSlack>3.616</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>3.616</twTotDel><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1237" twConstType="PATHDELAY" ><twConstHead uID="66"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.257</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1238"><twConstPath anchorID="1239" twDataPathType="twDataPathFromToDelay"><twSlack>3.743</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>6.257</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.818</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.543</twRouteDel><twTotDel>6.257</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1240"><twConstPath anchorID="1241" twDataPathType="twDataPathFromToDelay"><twSlack>3.900</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>6.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.806</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.531</twRouteDel><twTotDel>6.100</twTotDel><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1242"><twConstPath anchorID="1243" twDataPathType="twDataPathFromToDelay"><twSlack>7.472</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>2.528</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.822</twRouteDel><twTotDel>2.528</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1244"><twConstPath anchorID="1245" twDataPathType="twDataPathFromToDelay"><twSlack>3.773</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>6.227</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.818</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.133</twRouteDel><twTotDel>6.227</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1246"><twConstPath anchorID="1247" twDataPathType="twDataPathFromToDelay"><twSlack>3.930</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>6.070</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.806</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>4.121</twRouteDel><twTotDel>6.070</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1248"><twConstPath anchorID="1249" twDataPathType="twDataPathFromToDelay"><twSlack>7.502</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twTotPathDel>2.498</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>2.498</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1250"><twSlack>1.406</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.810</twRouteDel><twTotDel>1.406</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1251"><twSlack>3.674</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>3.674</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1252"><twSlack>3.699</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y16.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.574</twRouteDel><twTotDel>3.699</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1253"><twSlack>1.360</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;39&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.970</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1254"><twSlack>3.628</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>3.628</twTotDel><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1255"><twSlack>3.653</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.734</twRouteDel><twTotDel>3.653</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1256" twConstType="PATHDELAY" ><twConstHead uID="67"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.954</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1257"><twConstPath anchorID="1258" twDataPathType="twDataPathFromToDelay"><twSlack>4.046</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>5.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.431</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.906</twRouteDel><twTotDel>5.954</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1259"><twConstPath anchorID="1260" twDataPathType="twDataPathFromToDelay"><twSlack>4.371</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>5.629</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.251</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.726</twRouteDel><twTotDel>5.629</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1261"><twConstPath anchorID="1262" twDataPathType="twDataPathFromToDelay"><twSlack>8.067</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>1.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>1.933</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1263"><twConstPath anchorID="1264" twDataPathType="twDataPathFromToDelay"><twSlack>4.174</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>5.826</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.431</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.112</twRouteDel><twTotDel>5.826</twTotDel><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1265"><twConstPath anchorID="1266" twDataPathType="twDataPathFromToDelay"><twSlack>4.499</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>5.501</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.251</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.932</twRouteDel><twTotDel>5.501</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1267"><twConstPath anchorID="1268" twDataPathType="twDataPathFromToDelay"><twSlack>8.195</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twTotPathDel>1.805</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.138</twRouteDel><twTotDel>1.805</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1269"><twSlack>1.108</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.550</twRouteDel><twTotDel>1.108</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1270"><twSlack>3.473</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.058</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.352</twRouteDel><twTotDel>3.473</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1271"><twSlack>3.597</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.001</twRouteDel><twTotDel>3.597</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1272"><twSlack>0.966</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.610</twRouteDel><twTotDel>0.966</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1273"><twSlack>3.331</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.058</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.412</twRouteDel><twTotDel>3.331</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1274"><twSlack>3.455</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.061</twRouteDel><twTotDel>3.455</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1275" twConstType="PATHDELAY" ><twConstHead uID="68"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.210</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1276"><twConstPath anchorID="1277" twDataPathType="twDataPathFromToDelay"><twSlack>3.790</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>6.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.648</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.116</twRouteDel><twTotDel>6.210</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1278"><twConstPath anchorID="1279" twDataPathType="twDataPathFromToDelay"><twSlack>4.170</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>5.830</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.413</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.881</twRouteDel><twTotDel>5.830</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1280"><twConstPath anchorID="1281" twDataPathType="twDataPathFromToDelay"><twSlack>8.055</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>1.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>1.945</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1282"><twConstPath anchorID="1283" twDataPathType="twDataPathFromToDelay"><twSlack>3.823</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>6.177</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.648</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.463</twRouteDel><twTotDel>6.177</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1284"><twConstPath anchorID="1285" twDataPathType="twDataPathFromToDelay"><twSlack>4.203</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>5.797</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.413</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.228</twRouteDel><twTotDel>5.797</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1286"><twConstPath anchorID="1287" twDataPathType="twDataPathFromToDelay"><twSlack>8.088</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twTotPathDel>1.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.245</twRouteDel><twTotDel>1.912</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1288"><twSlack>1.043</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>1.043</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1289"><twSlack>3.544</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.158</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.419</twRouteDel><twTotDel>3.544</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1290"><twSlack>3.672</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>3.072</twRouteDel><twTotDel>3.672</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1291"><twSlack>0.997</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.641</twRouteDel><twTotDel>0.997</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1292"><twSlack>3.498</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.158</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.579</twRouteDel><twTotDel>3.498</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1293"><twSlack>3.626</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.232</twRouteDel><twTotDel>3.626</twTotDel><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1294" twConstType="PATHDELAY" ><twConstHead uID="69"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.746</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1295"><twConstPath anchorID="1296" twDataPathType="twDataPathFromToDelay"><twSlack>4.254</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>5.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.304</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.032</twRouteDel><twTotDel>5.746</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1297"><twConstPath anchorID="1298" twDataPathType="twDataPathFromToDelay"><twSlack>4.266</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>5.734</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.437</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.165</twRouteDel><twTotDel>5.734</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1299"><twConstPath anchorID="1300" twDataPathType="twDataPathFromToDelay"><twSlack>7.945</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>2.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>2.055</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1301"><twConstPath anchorID="1302" twDataPathType="twDataPathFromToDelay"><twSlack>4.329</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>5.671</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.304</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>1.050</twLogDel><twRouteDel>4.621</twRouteDel><twTotDel>5.671</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1303"><twConstPath anchorID="1304" twDataPathType="twDataPathFromToDelay"><twSlack>4.341</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>5.659</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.437</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>1.905</twLogDel><twRouteDel>3.754</twRouteDel><twTotDel>5.659</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1305"><twConstPath anchorID="1306" twDataPathType="twDataPathFromToDelay"><twSlack>8.020</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twTotPathDel>1.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>1.003</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>1.980</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1307"><twSlack>1.070</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>0.509</twRouteDel><twTotDel>1.070</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1308"><twSlack>3.354</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>0.599</twLogDel><twRouteDel>2.755</twRouteDel><twTotDel>3.354</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1309"><twSlack>3.501</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>2.377</twRouteDel><twTotDel>3.501</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1310"><twSlack>1.059</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>1.059</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1311"><twSlack>3.343</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.949</twRouteDel><twTotDel>3.343</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1312"><twSlack>3.490</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>3.490</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1313" twConstType="PATHDELAY" ><twConstHead uID="70"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.950</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1314"><twConstPath anchorID="1315" twDataPathType="twDataPathFromToDelay"><twSlack>4.050</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>5.950</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.670</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>5.005</twRouteDel><twTotDel>5.950</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1316"><twConstPath anchorID="1317" twDataPathType="twDataPathFromToDelay"><twSlack>4.270</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>5.730</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.595</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>3.930</twRouteDel><twTotDel>5.730</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1318"><twConstPath anchorID="1319" twDataPathType="twDataPathFromToDelay"><twSlack>7.873</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>2.127</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>1.229</twRouteDel><twTotDel>2.127</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1320"><twConstPath anchorID="1321" twDataPathType="twDataPathFromToDelay"><twSlack>4.199</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>5.801</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.670</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.143</twRouteDel><twTotDel>5.801</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1322"><twConstPath anchorID="1323" twDataPathType="twDataPathFromToDelay"><twSlack>4.419</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>5.581</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.595</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.068</twRouteDel><twTotDel>5.581</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1324"><twConstPath anchorID="1325" twDataPathType="twDataPathFromToDelay"><twSlack>8.022</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twTotPathDel>1.978</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.367</twRouteDel><twTotDel>1.978</twTotDel><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1326"><twSlack>1.192</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>0.485</twLogDel><twRouteDel>0.707</twRouteDel><twTotDel>1.192</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1327"><twSlack>3.504</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.456</twRouteDel><twTotDel>3.504</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1328"><twSlack>3.529</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.834</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>3.006</twRouteDel><twTotDel>3.529</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1329"><twSlack>1.181</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;35&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.825</twRouteDel><twTotDel>1.181</twTotDel><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1330"><twSlack>3.493</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.574</twRouteDel><twTotDel>3.493</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1331"><twSlack>3.518</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.834</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.124</twRouteDel><twTotDel>3.518</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1332" twConstType="PATHDELAY" ><twConstHead uID="71"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.765</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1333"><twConstPath anchorID="1334" twDataPathType="twDataPathFromToDelay"><twSlack>3.235</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>6.765</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.697</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>5.817</twRouteDel><twTotDel>6.765</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1335"><twConstPath anchorID="1336" twDataPathType="twDataPathFromToDelay"><twSlack>3.604</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>6.396</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.473</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>1.803</twLogDel><twRouteDel>4.593</twRouteDel><twTotDel>6.396</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1337"><twConstPath anchorID="1338" twDataPathType="twDataPathFromToDelay"><twSlack>6.996</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>3.004</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.940</twLogDel><twRouteDel>2.064</twRouteDel><twTotDel>3.004</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1339"><twConstPath anchorID="1340" twDataPathType="twDataPathFromToDelay"><twSlack>4.168</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>5.832</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.697</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.174</twRouteDel><twTotDel>5.832</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1341"><twConstPath anchorID="1342" twDataPathType="twDataPathFromToDelay"><twSlack>4.537</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>5.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.473</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.950</twRouteDel><twTotDel>5.463</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1343"><twConstPath anchorID="1344" twDataPathType="twDataPathFromToDelay"><twSlack>7.929</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>2.071</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.421</twRouteDel><twTotDel>2.071</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1345"><twSlack>1.732</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.174</twRouteDel><twTotDel>1.732</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1346"><twSlack>3.945</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.214</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>3.945</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1347"><twSlack>4.015</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>3.453</twRouteDel><twTotDel>4.015</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1348"><twSlack>1.214</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.824</twRouteDel><twTotDel>1.214</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1349"><twSlack>3.427</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.214</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.508</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1350"><twSlack>3.497</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.B3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>3.497</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1351" twConstType="PATHDELAY" ><twConstHead uID="72"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.203</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1352"><twConstPath anchorID="1353" twDataPathType="twDataPathFromToDelay"><twSlack>3.797</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>6.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.915</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.417</twRouteDel><twTotDel>6.203</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1354"><twConstPath anchorID="1355" twDataPathType="twDataPathFromToDelay"><twSlack>3.937</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>6.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.630</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>5.132</twRouteDel><twTotDel>6.063</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1356"><twConstPath anchorID="1357" twDataPathType="twDataPathFromToDelay"><twSlack>7.247</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.753</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.830</twRouteDel><twTotDel>2.753</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1358"><twConstPath anchorID="1359" twDataPathType="twDataPathFromToDelay"><twSlack>3.891</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>6.109</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.915</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.596</twRouteDel><twTotDel>6.109</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1360"><twConstPath anchorID="1361" twDataPathType="twDataPathFromToDelay"><twSlack>4.031</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>5.969</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.630</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.311</twRouteDel><twTotDel>5.969</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1362"><twConstPath anchorID="1363" twDataPathType="twDataPathFromToDelay"><twSlack>7.341</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.659</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.009</twRouteDel><twTotDel>2.659</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1364"><twSlack>1.558</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.048</twRouteDel><twTotDel>1.558</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1365"><twSlack>3.580</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>3.066</twRouteDel><twTotDel>3.580</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1366"><twSlack>3.831</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.491</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.792</twRouteDel><twTotDel>3.831</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1367"><twSlack>1.491</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.101</twRouteDel><twTotDel>1.491</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1368"><twSlack>3.513</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.119</twRouteDel><twTotDel>3.513</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1369"><twSlack>3.764</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.491</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.845</twRouteDel><twTotDel>3.764</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1370" twConstType="PATHDELAY" ><twConstHead uID="73"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.290</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1371"><twConstPath anchorID="1372" twDataPathType="twDataPathFromToDelay"><twSlack>3.710</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>6.290</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.015</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>5.345</twRouteDel><twTotDel>6.290</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1373"><twConstPath anchorID="1374" twDataPathType="twDataPathFromToDelay"><twSlack>4.292</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>5.708</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.578</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>3.908</twRouteDel><twTotDel>5.708</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1375"><twConstPath anchorID="1376" twDataPathType="twDataPathFromToDelay"><twSlack>7.617</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>2.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.446</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1377"><twConstPath anchorID="1378" twDataPathType="twDataPathFromToDelay"><twSlack>3.853</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>6.147</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">5.015</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.489</twRouteDel><twTotDel>6.147</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1379"><twConstPath anchorID="1380" twDataPathType="twDataPathFromToDelay"><twSlack>4.435</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>5.565</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.578</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.052</twRouteDel><twTotDel>5.565</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1381"><twConstPath anchorID="1382" twDataPathType="twDataPathFromToDelay"><twSlack>7.760</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>2.240</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.590</twRouteDel><twTotDel>2.240</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1383"><twSlack>1.304</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.519</twLogDel><twRouteDel>0.785</twRouteDel><twTotDel>1.304</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1384"><twSlack>3.483</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.435</twRouteDel><twTotDel>3.483</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1385"><twSlack>3.737</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.047</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y14.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>3.214</twRouteDel><twTotDel>3.737</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1386"><twSlack>1.299</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>1.299</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1387"><twSlack>3.478</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.559</twRouteDel><twTotDel>3.478</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1388"><twSlack>3.732</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.047</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.338</twRouteDel><twTotDel>3.732</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1389" twConstType="PATHDELAY" ><twConstHead uID="74"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.287</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1390"><twConstPath anchorID="1391" twDataPathType="twDataPathFromToDelay"><twSlack>3.713</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>6.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.756</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.573</twRouteDel><twTotDel>6.287</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1392"><twConstPath anchorID="1393" twDataPathType="twDataPathFromToDelay"><twSlack>3.980</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>6.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.634</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.451</twRouteDel><twTotDel>6.020</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1394"><twConstPath anchorID="1395" twDataPathType="twDataPathFromToDelay"><twSlack>7.427</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>2.573</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.867</twRouteDel><twTotDel>2.573</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1396"><twConstPath anchorID="1397" twDataPathType="twDataPathFromToDelay"><twSlack>3.835</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>6.165</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.756</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.071</twRouteDel><twTotDel>6.165</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1398"><twConstPath anchorID="1399" twDataPathType="twDataPathFromToDelay"><twSlack>4.102</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>5.898</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.634</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.949</twRouteDel><twTotDel>5.898</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1400"><twConstPath anchorID="1401" twDataPathType="twDataPathFromToDelay"><twSlack>7.549</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>2.451</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>1.365</twRouteDel><twTotDel>2.451</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1402"><twSlack>1.401</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.805</twRouteDel><twTotDel>1.401</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1403"><twSlack>3.617</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>3.617</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1404"><twSlack>3.664</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.892</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>3.064</twRouteDel><twTotDel>3.664</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1405"><twSlack>1.446</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X116Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X116Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;31&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.056</twRouteDel><twTotDel>1.446</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1406"><twSlack>3.662</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.743</twRouteDel><twTotDel>3.662</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1407"><twSlack>3.709</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.892</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.315</twRouteDel><twTotDel>3.709</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1408" twConstType="PATHDELAY" ><twConstHead uID="75"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.930</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1409"><twConstPath anchorID="1410" twDataPathType="twDataPathFromToDelay"><twSlack>4.070</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>5.930</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.642</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.144</twRouteDel><twTotDel>5.930</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1411"><twConstPath anchorID="1412" twDataPathType="twDataPathFromToDelay"><twSlack>4.314</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>5.686</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.253</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>4.755</twRouteDel><twTotDel>5.686</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1413"><twConstPath anchorID="1414" twDataPathType="twDataPathFromToDelay"><twSlack>7.920</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>2.080</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.157</twRouteDel><twTotDel>2.080</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1415"><twConstPath anchorID="1416" twDataPathType="twDataPathFromToDelay"><twSlack>4.166</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>5.834</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.642</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.321</twRouteDel><twTotDel>5.834</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1417"><twConstPath anchorID="1418" twDataPathType="twDataPathFromToDelay"><twSlack>4.410</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>5.590</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.253</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>4.932</twRouteDel><twTotDel>5.590</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1419"><twConstPath anchorID="1420" twDataPathType="twDataPathFromToDelay"><twSlack>8.016</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>1.984</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.334</twRouteDel><twTotDel>1.984</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1421"><twSlack>1.138</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.628</twRouteDel><twTotDel>1.138</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1422"><twSlack>3.375</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>2.861</twRouteDel><twTotDel>3.375</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1423"><twSlack>3.668</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.328</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.629</twRouteDel><twTotDel>3.668</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1424"><twSlack>1.069</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.679</twRouteDel><twTotDel>1.069</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1425"><twSlack>3.306</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>3.306</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1426"><twSlack>3.599</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.328</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.680</twRouteDel><twTotDel>3.599</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1427" twConstType="PATHDELAY" ><twConstHead uID="76"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.470</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1428"><twConstPath anchorID="1429" twDataPathType="twDataPathFromToDelay"><twSlack>3.530</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>6.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.084</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.901</twRouteDel><twTotDel>6.470</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1430"><twConstPath anchorID="1431" twDataPathType="twDataPathFromToDelay"><twSlack>4.413</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>5.587</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.056</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.873</twRouteDel><twTotDel>5.587</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1432"><twConstPath anchorID="1433" twDataPathType="twDataPathFromToDelay"><twSlack>7.248</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>2.752</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.046</twRouteDel><twTotDel>2.752</twTotDel><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1434"><twConstPath anchorID="1435" twDataPathType="twDataPathFromToDelay"><twSlack>3.536</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>6.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.084</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.561</twRouteDel><twTotDel>6.464</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1436"><twConstPath anchorID="1437" twDataPathType="twDataPathFromToDelay"><twSlack>4.419</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>5.581</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.056</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.533</twRouteDel><twTotDel>5.581</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1438"><twConstPath anchorID="1439" twDataPathType="twDataPathFromToDelay"><twSlack>7.254</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>2.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.706</twRouteDel><twTotDel>2.746</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1440"><twSlack>1.692</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.692</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1441"><twSlack>3.354</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.462</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.758</twRouteDel><twTotDel>3.354</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1442"><twSlack>4.016</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.599</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y18.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.895</twRouteDel><twTotDel>4.016</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1443"><twSlack>1.617</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.227</twRouteDel><twTotDel>1.617</twTotDel><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1444"><twSlack>3.279</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.462</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.885</twRouteDel><twTotDel>3.279</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1445"><twSlack>3.941</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.599</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.022</twRouteDel><twTotDel>3.941</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1446" twConstType="PATHDELAY" ><twConstHead uID="77"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.260</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1447"><twConstPath anchorID="1448" twDataPathType="twDataPathFromToDelay"><twSlack>4.740</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>5.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.967</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.792</twLogDel><twRouteDel>3.468</twRouteDel><twTotDel>5.260</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1449"><twConstPath anchorID="1450" twDataPathType="twDataPathFromToDelay"><twSlack>4.802</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>5.198</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.760</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>4.261</twRouteDel><twTotDel>5.198</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1451"><twConstPath anchorID="1452" twDataPathType="twDataPathFromToDelay"><twSlack>7.552</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>2.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.929</twLogDel><twRouteDel>1.519</twRouteDel><twTotDel>2.448</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1453"><twConstPath anchorID="1454" twDataPathType="twDataPathFromToDelay"><twSlack>4.961</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>5.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.967</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twComp></twPathDel><twLogDel>1.514</twLogDel><twRouteDel>3.525</twRouteDel><twTotDel>5.039</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1455"><twConstPath anchorID="1456" twDataPathType="twDataPathFromToDelay"><twSlack>5.023</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>4.977</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.760</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>4.318</twRouteDel><twTotDel>4.977</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1457"><twConstPath anchorID="1458" twDataPathType="twDataPathFromToDelay"><twSlack>7.773</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>2.227</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twComp></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>1.576</twRouteDel><twTotDel>2.227</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1459"><twSlack>1.417</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.520</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>1.417</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1460"><twSlack>3.073</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>2.549</twRouteDel><twTotDel>3.073</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1461"><twSlack>3.253</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>2.204</twRouteDel><twTotDel>3.253</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1462"><twSlack>1.190</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.190</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1463"><twSlack>2.846</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.452</twRouteDel><twTotDel>2.846</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1464"><twSlack>3.026</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.107</twRouteDel><twTotDel>3.026</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1465" twConstType="PATHDELAY" ><twConstHead uID="78"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.402</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1466"><twConstPath anchorID="1467" twDataPathType="twDataPathFromToDelay"><twSlack>4.598</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>5.402</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.112</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>5.402</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1468"><twConstPath anchorID="1469" twDataPathType="twDataPathFromToDelay"><twSlack>4.677</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>5.323</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.888</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.609</twRouteDel><twTotDel>5.323</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1470"><twConstPath anchorID="1471" twDataPathType="twDataPathFromToDelay"><twSlack>7.231</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>2.769</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.063</twRouteDel><twTotDel>2.769</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1472"><twConstPath anchorID="1473" twDataPathType="twDataPathFromToDelay"><twSlack>4.625</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>5.375</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.112</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.426</twRouteDel><twTotDel>5.375</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1474"><twConstPath anchorID="1475" twDataPathType="twDataPathFromToDelay"><twSlack>4.704</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>5.296</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.888</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>4.202</twRouteDel><twTotDel>5.296</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1476"><twConstPath anchorID="1477" twDataPathType="twDataPathFromToDelay"><twSlack>7.258</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>2.742</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>1.656</twRouteDel><twTotDel>2.742</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1478"><twSlack>1.628</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.032</twRouteDel><twTotDel>1.628</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1479"><twSlack>3.177</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.577</twRouteDel><twTotDel>3.177</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1480"><twSlack>3.326</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.201</twRouteDel><twTotDel>3.326</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1481"><twSlack>1.579</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;27&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>1.579</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1482"><twSlack>3.128</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.734</twRouteDel><twTotDel>3.128</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1483"><twSlack>3.277</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.328</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.358</twRouteDel><twTotDel>3.277</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1484" twConstType="PATHDELAY" ><twConstHead uID="79"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.741</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1485"><twConstPath anchorID="1486" twDataPathType="twDataPathFromToDelay"><twSlack>4.259</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>5.741</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.519</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.905</twLogDel><twRouteDel>3.836</twRouteDel><twTotDel>5.741</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1487"><twConstPath anchorID="1488" twDataPathType="twDataPathFromToDelay"><twSlack>5.281</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>4.719</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.352</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.050</twLogDel><twRouteDel>3.669</twRouteDel><twTotDel>4.719</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1489"><twConstPath anchorID="1490" twDataPathType="twDataPathFromToDelay"><twSlack>7.727</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>2.273</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.003</twLogDel><twRouteDel>1.270</twRouteDel><twTotDel>2.273</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1491"><twConstPath anchorID="1492" twDataPathType="twDataPathFromToDelay"><twSlack>4.606</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>5.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.519</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>5.394</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1493"><twConstPath anchorID="1494" twDataPathType="twDataPathFromToDelay"><twSlack>5.628</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>4.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.352</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.658</twRouteDel><twTotDel>4.372</twTotDel><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1495"><twConstPath anchorID="1496" twDataPathType="twDataPathFromToDelay"><twSlack>8.074</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>1.926</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>1.926</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1497"><twSlack>1.218</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>0.657</twRouteDel><twTotDel>1.218</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1498"><twSlack>2.774</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.599</twLogDel><twRouteDel>2.175</twRouteDel><twTotDel>2.774</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1499"><twSlack>3.534</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.236</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>3.534</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1500"><twSlack>1.000</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>1.000</twTotDel><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1501"><twSlack>2.556</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>2.556</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1502"><twSlack>3.316</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.236</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.397</twRouteDel><twTotDel>3.316</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1503" twConstType="PATHDELAY" ><twConstHead uID="80"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.987</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1504"><twConstPath anchorID="1505" twDataPathType="twDataPathFromToDelay"><twSlack>4.013</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>5.987</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.694</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.196</twRouteDel><twTotDel>5.987</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1506"><twConstPath anchorID="1507" twDataPathType="twDataPathFromToDelay"><twSlack>4.923</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>5.077</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.639</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>4.141</twRouteDel><twTotDel>5.077</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1508"><twConstPath anchorID="1509" twDataPathType="twDataPathFromToDelay"><twSlack>7.329</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>2.671</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>1.782</twRouteDel><twTotDel>2.671</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1510"><twConstPath anchorID="1511" twDataPathType="twDataPathFromToDelay"><twSlack>4.110</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>5.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.694</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.375</twRouteDel><twTotDel>5.890</twTotDel><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1512"><twConstPath anchorID="1513" twDataPathType="twDataPathFromToDelay"><twSlack>5.020</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>4.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.639</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>4.320</twRouteDel><twTotDel>4.980</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1514"><twConstPath anchorID="1515" twDataPathType="twDataPathFromToDelay"><twSlack>7.426</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>2.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.961</twRouteDel><twTotDel>2.574</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1516"><twSlack>1.551</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>1.061</twRouteDel><twTotDel>1.551</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1517"><twSlack>3.083</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.254</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>2.555</twRouteDel><twTotDel>3.083</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1518"><twSlack>3.755</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.401</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.702</twRouteDel><twTotDel>3.755</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1519"><twSlack>1.456</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.114</twRouteDel><twTotDel>1.456</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1520"><twSlack>2.988</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.254</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.608</twRouteDel><twTotDel>2.988</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1521"><twSlack>3.660</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.401</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.755</twRouteDel><twTotDel>3.660</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1522" twConstType="PATHDELAY" ><twConstHead uID="81"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.495</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1523"><twConstPath anchorID="1524" twDataPathType="twDataPathFromToDelay"><twSlack>4.505</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>5.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.360</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>3.695</twRouteDel><twTotDel>5.495</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1525"><twConstPath anchorID="1526" twDataPathType="twDataPathFromToDelay"><twSlack>5.118</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>4.882</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.602</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>3.937</twRouteDel><twTotDel>4.882</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1527"><twConstPath anchorID="1528" twDataPathType="twDataPathFromToDelay"><twSlack>7.969</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>2.031</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>1.133</twRouteDel><twTotDel>2.031</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1529"><twConstPath anchorID="1530" twDataPathType="twDataPathFromToDelay"><twSlack>4.654</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>5.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.360</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>5.346</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1531"><twConstPath anchorID="1532" twDataPathType="twDataPathFromToDelay"><twSlack>5.267</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>4.733</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.602</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>4.075</twRouteDel><twTotDel>4.733</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1533"><twConstPath anchorID="1534" twDataPathType="twDataPathFromToDelay"><twSlack>8.118</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>1.882</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.271</twRouteDel><twTotDel>1.882</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1535"><twSlack>1.094</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.485</twLogDel><twRouteDel>0.609</twRouteDel><twTotDel>1.094</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1536"><twSlack>2.838</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.315</twRouteDel><twTotDel>2.838</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1537"><twSlack>3.333</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X108Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.285</twRouteDel><twTotDel>3.333</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1538"><twSlack>1.083</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.727</twRouteDel><twTotDel>1.083</twTotDel><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1539"><twSlack>2.827</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.433</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1540"><twSlack>3.322</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.403</twRouteDel><twTotDel>3.322</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1541" twConstType="PATHDELAY" ><twConstHead uID="82"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.994</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1542"><twConstPath anchorID="1543" twDataPathType="twDataPathFromToDelay"><twSlack>4.006</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>5.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.328</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.425</twRouteDel><twTotDel>5.994</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1544"><twConstPath anchorID="1545" twDataPathType="twDataPathFromToDelay"><twSlack>4.542</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>5.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.647</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.744</twRouteDel><twTotDel>5.458</twTotDel><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1546"><twConstPath anchorID="1547" twDataPathType="twDataPathFromToDelay"><twSlack>7.624</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>2.376</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.709</twRouteDel><twTotDel>2.376</twTotDel><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1548"><twConstPath anchorID="1549" twDataPathType="twDataPathFromToDelay"><twSlack>4.413</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>5.587</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.328</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.638</twRouteDel><twTotDel>5.587</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1550"><twConstPath anchorID="1551" twDataPathType="twDataPathFromToDelay"><twSlack>4.949</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>5.051</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.647</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.957</twRouteDel><twTotDel>5.051</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1552"><twConstPath anchorID="1553" twDataPathType="twDataPathFromToDelay"><twSlack>8.031</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>1.969</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>1.969</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1554"><twSlack>1.021</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.459</twRouteDel><twTotDel>1.021</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1555"><twSlack>2.973</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.206</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.373</twRouteDel><twTotDel>2.973</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1556"><twSlack>3.388</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.096</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.263</twRouteDel><twTotDel>3.388</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1557"><twSlack>1.227</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X110Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X110Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;23&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.579</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.871</twRouteDel><twTotDel>1.227</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1558"><twSlack>3.179</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.206</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.579</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.785</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1559"><twSlack>3.594</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.096</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.579</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.675</twRouteDel><twTotDel>3.594</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1560" twConstType="PATHDELAY" ><twConstHead uID="83"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.523</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1561"><twConstPath anchorID="1562" twDataPathType="twDataPathFromToDelay"><twSlack>4.477</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.144</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>3.732</twRouteDel><twTotDel>5.523</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1563"><twConstPath anchorID="1564" twDataPathType="twDataPathFromToDelay"><twSlack>4.745</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.255</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.731</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>4.319</twRouteDel><twTotDel>5.255</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1565"><twConstPath anchorID="1566" twDataPathType="twDataPathFromToDelay"><twSlack>8.081</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>1.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.047</twRouteDel><twTotDel>1.919</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1567"><twConstPath anchorID="1568" twDataPathType="twDataPathFromToDelay"><twSlack>4.662</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.338</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.144</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.823</twRouteDel><twTotDel>5.338</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1569"><twConstPath anchorID="1570" twDataPathType="twDataPathFromToDelay"><twSlack>4.930</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.070</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.731</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>4.410</twRouteDel><twTotDel>5.070</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1571"><twConstPath anchorID="1572" twDataPathType="twDataPathFromToDelay"><twSlack>8.266</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>1.734</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.138</twRouteDel><twTotDel>1.734</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1573"><twSlack>0.944</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.456</twRouteDel><twTotDel>0.944</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1574"><twSlack>3.016</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.273</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>2.488</twRouteDel><twTotDel>3.016</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1575"><twSlack>3.242</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.189</twRouteDel><twTotDel>3.242</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1576"><twSlack>0.933</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.593</twRouteDel><twTotDel>0.933</twTotDel><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1577"><twSlack>3.005</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.273</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.625</twRouteDel><twTotDel>3.005</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1578"><twSlack>3.231</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.326</twRouteDel><twTotDel>3.231</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1579" twConstType="PATHDELAY" ><twConstHead uID="84"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.165</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1580"><twConstPath anchorID="1581" twDataPathType="twDataPathFromToDelay"><twSlack>4.835</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>5.165</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>5.165</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1582"><twConstPath anchorID="1583" twDataPathType="twDataPathFromToDelay"><twSlack>4.908</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>5.092</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.569</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.044</twRouteDel><twTotDel>5.092</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1584"><twConstPath anchorID="1585" twDataPathType="twDataPathFromToDelay"><twSlack>8.098</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>1.902</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.918</twRouteDel><twTotDel>1.902</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1586"><twConstPath anchorID="1587" twDataPathType="twDataPathFromToDelay"><twSlack>4.965</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>5.035</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.466</twRouteDel><twTotDel>5.035</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1588"><twConstPath anchorID="1589" twDataPathType="twDataPathFromToDelay"><twSlack>5.038</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>4.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.569</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.248</twRouteDel><twTotDel>4.962</twTotDel><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1590"><twConstPath anchorID="1591" twDataPathType="twDataPathFromToDelay"><twSlack>8.228</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>1.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.122</twRouteDel><twTotDel>1.772</twTotDel><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1592"><twSlack>1.061</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.061</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1593"><twSlack>3.057</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.167</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.461</twRouteDel><twTotDel>3.057</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1594"><twSlack>3.171</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.756</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>3.171</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1595"><twSlack>0.917</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>0.917</twTotDel><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1596"><twSlack>2.913</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.167</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.519</twRouteDel><twTotDel>2.913</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1597"><twSlack>3.027</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.756</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.108</twRouteDel><twTotDel>3.027</twTotDel><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1598" twConstType="PATHDELAY" ><twConstHead uID="85"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.481</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1599"><twConstPath anchorID="1600" twDataPathType="twDataPathFromToDelay"><twSlack>4.519</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>5.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.101</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.578</twRouteDel><twTotDel>5.481</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1601"><twConstPath anchorID="1602" twDataPathType="twDataPathFromToDelay"><twSlack>4.521</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>5.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.954</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.431</twRouteDel><twTotDel>5.479</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1603"><twConstPath anchorID="1604" twDataPathType="twDataPathFromToDelay"><twSlack>7.699</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>2.301</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.317</twRouteDel><twTotDel>2.301</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1605"><twConstPath anchorID="1606" twDataPathType="twDataPathFromToDelay"><twSlack>4.651</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>5.349</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.101</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.780</twRouteDel><twTotDel>5.349</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1607"><twConstPath anchorID="1608" twDataPathType="twDataPathFromToDelay"><twSlack>4.653</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>5.347</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.954</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.633</twRouteDel><twTotDel>5.347</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1609"><twConstPath anchorID="1610" twDataPathType="twDataPathFromToDelay"><twSlack>7.831</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>2.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.519</twRouteDel><twTotDel>2.169</twTotDel><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1611"><twSlack>1.352</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.796</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1612"><twSlack>3.295</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.699</twRouteDel><twTotDel>3.295</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1613"><twSlack>3.350</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.229</twRouteDel><twTotDel>3.350</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1614"><twSlack>1.206</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.852</twRouteDel><twTotDel>1.206</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1615"><twSlack>3.149</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.755</twRouteDel><twTotDel>3.149</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1616"><twSlack>3.204</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.285</twRouteDel><twTotDel>3.204</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1617" twConstType="PATHDELAY" ><twConstHead uID="86"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.544</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1618"><twConstPath anchorID="1619" twDataPathType="twDataPathFromToDelay"><twSlack>4.456</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>5.544</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.261</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.758</twRouteDel><twTotDel>5.544</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1620"><twConstPath anchorID="1621" twDataPathType="twDataPathFromToDelay"><twSlack>5.417</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>4.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.652</twRouteDel><twTotDel>4.583</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1622"><twConstPath anchorID="1623" twDataPathType="twDataPathFromToDelay"><twSlack>8.005</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>1.995</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.128</twRouteDel><twTotDel>1.995</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1624"><twConstPath anchorID="1625" twDataPathType="twDataPathFromToDelay"><twSlack>4.545</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>5.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.261</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.942</twRouteDel><twTotDel>5.455</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1626"><twConstPath anchorID="1627" twDataPathType="twDataPathFromToDelay"><twSlack>5.506</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>4.494</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>3.836</twRouteDel><twTotDel>4.494</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1628"><twConstPath anchorID="1629" twDataPathType="twDataPathFromToDelay"><twSlack>8.094</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>1.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.312</twRouteDel><twTotDel>1.906</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1630"><twSlack>1.091</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.617</twRouteDel><twTotDel>1.091</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1631"><twSlack>2.670</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>2.670</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1632"><twSlack>3.395</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.356</twRouteDel><twTotDel>3.395</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1633"><twSlack>1.029</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X113Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;19&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.675</twRouteDel><twTotDel>1.029</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1634"><twSlack>2.608</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.214</twRouteDel><twTotDel>2.608</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1635"><twSlack>3.333</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.414</twRouteDel><twTotDel>3.333</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1636" twConstType="PATHDELAY" ><twConstHead uID="87"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.831</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1637"><twConstPath anchorID="1638" twDataPathType="twDataPathFromToDelay"><twSlack>5.169</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>4.831</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.693</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.803</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>4.831</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1639"><twConstPath anchorID="1640" twDataPathType="twDataPathFromToDelay"><twSlack>5.178</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>4.822</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>3.874</twRouteDel><twTotDel>4.822</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1641"><twConstPath anchorID="1642" twDataPathType="twDataPathFromToDelay"><twSlack>7.857</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>2.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.901</twLogDel><twRouteDel>1.242</twRouteDel><twTotDel>2.143</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1643"><twConstPath anchorID="1644" twDataPathType="twDataPathFromToDelay"><twSlack>5.325</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>4.675</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.693</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.162</twRouteDel><twTotDel>4.675</twTotDel><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1645"><twConstPath anchorID="1646" twDataPathType="twDataPathFromToDelay"><twSlack>5.334</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>4.666</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>4.008</twRouteDel><twTotDel>4.666</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1647"><twConstPath anchorID="1648" twDataPathType="twDataPathFromToDelay"><twSlack>8.013</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>1.987</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.376</twRouteDel><twTotDel>1.987</twTotDel><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1649"><twSlack>1.208</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>1.208</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1650"><twSlack>2.837</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>2.275</twRouteDel><twTotDel>2.837</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1651"><twSlack>2.961</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X116Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.874</twRouteDel><twTotDel>2.961</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1652"><twSlack>1.154</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.798</twRouteDel><twTotDel>1.154</twTotDel><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1653"><twSlack>2.783</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.389</twRouteDel><twTotDel>2.783</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1654"><twSlack>2.907</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.988</twRouteDel><twTotDel>2.907</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1655" twConstType="PATHDELAY" ><twConstHead uID="88"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.873</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1656"><twConstPath anchorID="1657" twDataPathType="twDataPathFromToDelay"><twSlack>5.127</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>4.873</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.644</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.974</twRouteDel><twTotDel>4.873</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1658"><twConstPath anchorID="1659" twDataPathType="twDataPathFromToDelay"><twSlack>5.382</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>4.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>1.754</twLogDel><twRouteDel>2.864</twRouteDel><twTotDel>4.618</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1660"><twConstPath anchorID="1661" twDataPathType="twDataPathFromToDelay"><twSlack>8.418</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>1.582</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>0.730</twRouteDel><twTotDel>1.582</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1662"><twConstPath anchorID="1663" twDataPathType="twDataPathFromToDelay"><twSlack>5.222</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>4.778</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.644</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>4.118</twRouteDel><twTotDel>4.778</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1664"><twConstPath anchorID="1665" twDataPathType="twDataPathFromToDelay"><twSlack>5.477</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>4.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.008</twRouteDel><twTotDel>4.523</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1666"><twConstPath anchorID="1667" twDataPathType="twDataPathFromToDelay"><twSlack>8.513</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>1.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>0.874</twRouteDel><twTotDel>1.487</twTotDel><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1668"><twSlack>0.814</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>0.814</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1669"><twSlack>2.842</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>1.813</twRouteDel><twTotDel>2.842</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1670"><twSlack>2.871</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>2.367</twRouteDel><twTotDel>2.871</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1671"><twSlack>0.814</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.472</twRouteDel><twTotDel>0.814</twTotDel><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1672"><twSlack>2.842</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.937</twRouteDel><twTotDel>2.842</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1673"><twSlack>2.871</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.491</twRouteDel><twTotDel>2.871</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1674" twConstType="PATHDELAY" ><twConstHead uID="89"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.500</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1675"><twConstPath anchorID="1676" twDataPathType="twDataPathFromToDelay"><twSlack>4.500</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>5.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.975</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.452</twRouteDel><twTotDel>5.500</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1677"><twConstPath anchorID="1678" twDataPathType="twDataPathFromToDelay"><twSlack>5.743</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>4.257</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.354</twRouteDel><twTotDel>4.257</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1679"><twConstPath anchorID="1680" twDataPathType="twDataPathFromToDelay"><twSlack>8.084</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>1.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>0.915</twRouteDel><twTotDel>1.916</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1681"><twConstPath anchorID="1682" twDataPathType="twDataPathFromToDelay"><twSlack>4.631</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>5.369</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.975</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.655</twRouteDel><twTotDel>5.369</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1683"><twConstPath anchorID="1684" twDataPathType="twDataPathFromToDelay"><twSlack>5.874</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>4.126</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.557</twRouteDel><twTotDel>4.126</twTotDel><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1685"><twConstPath anchorID="1686" twDataPathType="twDataPathFromToDelay"><twSlack>8.215</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>1.785</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>1.785</twTotDel><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1687"><twSlack>1.091</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.533</twRouteDel><twTotDel>1.091</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1688"><twSlack>2.611</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.490</twRouteDel><twTotDel>2.611</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1689"><twSlack>3.300</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y24.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.704</twRouteDel><twTotDel>3.300</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1690"><twSlack>0.946</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.590</twRouteDel><twTotDel>0.946</twTotDel><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1691"><twSlack>2.466</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.547</twRouteDel><twTotDel>2.466</twTotDel><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1692"><twSlack>3.155</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.761</twRouteDel><twTotDel>3.155</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1693" twConstType="PATHDELAY" ><twConstHead uID="90"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.181</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1694"><twConstPath anchorID="1695" twDataPathType="twDataPathFromToDelay"><twSlack>3.819</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>6.181</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.651</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.467</twRouteDel><twTotDel>6.181</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1696"><twConstPath anchorID="1697" twDataPathType="twDataPathFromToDelay"><twSlack>5.776</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>4.224</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.655</twRouteDel><twTotDel>4.224</twTotDel><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1698"><twConstPath anchorID="1699" twDataPathType="twDataPathFromToDelay"><twSlack>7.214</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>2.786</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.119</twRouteDel><twTotDel>2.786</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1700"><twConstPath anchorID="1701" twDataPathType="twDataPathFromToDelay"><twSlack>3.945</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>6.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.651</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>4.961</twRouteDel><twTotDel>6.055</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1702"><twConstPath anchorID="1703" twDataPathType="twDataPathFromToDelay"><twSlack>5.902</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>4.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>2.149</twRouteDel><twTotDel>4.098</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1704"><twConstPath anchorID="1705" twDataPathType="twDataPathFromToDelay"><twSlack>7.340</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>2.660</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.613</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1706"><twSlack>1.540</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>1.540</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1707"><twSlack>2.483</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>1.358</twRouteDel><twTotDel>2.483</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1708"><twSlack>3.587</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>2.987</twRouteDel><twTotDel>3.587</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1709"><twSlack>1.589</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;15&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.233</twRouteDel><twTotDel>1.589</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1710"><twSlack>2.532</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.613</twRouteDel><twTotDel>2.532</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1711"><twSlack>3.636</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.242</twRouteDel><twTotDel>3.636</twTotDel><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1712" twConstType="PATHDELAY" ><twConstHead uID="91"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.017</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1713"><twConstPath anchorID="1714" twDataPathType="twDataPathFromToDelay"><twSlack>3.983</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>6.017</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.492</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.969</twRouteDel><twTotDel>6.017</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1715"><twConstPath anchorID="1716" twDataPathType="twDataPathFromToDelay"><twSlack>5.941</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>4.059</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1717"><twConstPath anchorID="1718" twDataPathType="twDataPathFromToDelay"><twSlack>8.026</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>1.974</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>1.974</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1719"><twConstPath anchorID="1720" twDataPathType="twDataPathFromToDelay"><twSlack>4.110</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>5.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.492</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.176</twRouteDel><twTotDel>5.890</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1721"><twConstPath anchorID="1722" twDataPathType="twDataPathFromToDelay"><twSlack>6.068</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>3.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.932</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1723"><twConstPath anchorID="1724" twDataPathType="twDataPathFromToDelay"><twSlack>8.153</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>1.847</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.141</twRouteDel><twTotDel>1.847</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1725"><twSlack>1.144</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.552</twRouteDel><twTotDel>1.144</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1726"><twSlack>2.483</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.362</twRouteDel><twTotDel>2.483</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1727"><twSlack>3.662</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.770</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y26.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.066</twRouteDel><twTotDel>3.662</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1728"><twSlack>1.003</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.613</twRouteDel><twTotDel>1.003</twTotDel><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1729"><twSlack>2.342</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.423</twRouteDel><twTotDel>2.342</twTotDel><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1730"><twSlack>3.521</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.770</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.127</twRouteDel><twTotDel>3.521</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1731" twConstType="PATHDELAY" ><twConstHead uID="92"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.882</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1732"><twConstPath anchorID="1733" twDataPathType="twDataPathFromToDelay"><twSlack>4.118</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>5.882</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.449</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>4.951</twRouteDel><twTotDel>5.882</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1734"><twConstPath anchorID="1735" twDataPathType="twDataPathFromToDelay"><twSlack>5.564</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>4.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>2.650</twRouteDel><twTotDel>4.436</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1736"><twConstPath anchorID="1737" twDataPathType="twDataPathFromToDelay"><twSlack>8.157</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>1.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>0.920</twRouteDel><twTotDel>1.843</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1738"><twConstPath anchorID="1739" twDataPathType="twDataPathFromToDelay"><twSlack>4.212</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>5.788</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.449</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.130</twRouteDel><twTotDel>5.788</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1740"><twConstPath anchorID="1741" twDataPathType="twDataPathFromToDelay"><twSlack>5.658</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>4.342</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>2.829</twRouteDel><twTotDel>4.342</twTotDel><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1742"><twConstPath anchorID="1743" twDataPathType="twDataPathFromToDelay"><twSlack>8.251</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>1.749</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.099</twRouteDel><twTotDel>1.749</twTotDel><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1744"><twSlack>0.999</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>0.999</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1745"><twSlack>2.702</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.663</twRouteDel><twTotDel>2.702</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1746"><twSlack>3.546</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.731</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>3.032</twRouteDel><twTotDel>3.546</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1747"><twSlack>0.932</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>0.932</twTotDel><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1748"><twSlack>2.635</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.716</twRouteDel><twTotDel>2.635</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1749"><twSlack>3.479</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.731</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.085</twRouteDel><twTotDel>3.479</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1750" twConstType="PATHDELAY" ><twConstHead uID="93"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.871</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1751"><twConstPath anchorID="1752" twDataPathType="twDataPathFromToDelay"><twSlack>4.129</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>5.871</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.438</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>4.935</twRouteDel><twTotDel>5.871</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1753"><twConstPath anchorID="1754" twDataPathType="twDataPathFromToDelay"><twSlack>6.028</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>3.972</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.181</twRouteDel><twTotDel>3.972</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1755"><twConstPath anchorID="1756" twDataPathType="twDataPathFromToDelay"><twSlack>8.144</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>1.856</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.928</twRouteDel><twTotDel>1.856</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1757"><twConstPath anchorID="1758" twDataPathType="twDataPathFromToDelay"><twSlack>4.332</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>5.668</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.438</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>5.008</twRouteDel><twTotDel>5.668</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1759"><twConstPath anchorID="1760" twDataPathType="twDataPathFromToDelay"><twSlack>6.231</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>3.769</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>2.254</twRouteDel><twTotDel>3.769</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1761"><twConstPath anchorID="1762" twDataPathType="twDataPathFromToDelay"><twSlack>8.347</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>1.653</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.001</twRouteDel><twTotDel>1.653</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1763"><twSlack>1.030</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y25.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.506</twRouteDel><twTotDel>1.030</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1764"><twSlack>2.450</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y25.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.397</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1765"><twSlack>3.526</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.702</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y25.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.526</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1766"><twSlack>0.869</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>0.869</twTotDel><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1767"><twSlack>2.289</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.384</twRouteDel><twTotDel>2.289</twTotDel><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1768"><twSlack>3.365</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.702</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.985</twRouteDel><twTotDel>3.365</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1769" twConstType="PATHDELAY" ><twConstHead uID="94"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.409</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1770"><twConstPath anchorID="1771" twDataPathType="twDataPathFromToDelay"><twSlack>3.591</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>6.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.884</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>5.361</twRouteDel><twTotDel>6.409</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1772"><twConstPath anchorID="1773" twDataPathType="twDataPathFromToDelay"><twSlack>5.596</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>4.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.024</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.501</twRouteDel><twTotDel>4.404</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1774"><twConstPath anchorID="1775" twDataPathType="twDataPathFromToDelay"><twSlack>7.681</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>2.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.279</twRouteDel><twTotDel>2.319</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1776"><twConstPath anchorID="1777" twDataPathType="twDataPathFromToDelay"><twSlack>3.721</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>6.279</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.884</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.565</twRouteDel><twTotDel>6.279</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1778"><twConstPath anchorID="1779" twDataPathType="twDataPathFromToDelay"><twSlack>5.726</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>4.274</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.024</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.705</twRouteDel><twTotDel>4.274</twTotDel><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1780"><twConstPath anchorID="1781" twDataPathType="twDataPathFromToDelay"><twSlack>7.811</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>2.189</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.483</twRouteDel><twTotDel>2.189</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1782"><twSlack>1.343</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y22.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.751</twRouteDel><twTotDel>1.343</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1783"><twSlack>2.731</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y22.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.610</twRouteDel><twTotDel>2.731</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1784"><twSlack>3.867</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.975</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y22.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.271</twRouteDel><twTotDel>3.867</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1785"><twSlack>1.199</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;11&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.809</twRouteDel><twTotDel>1.199</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1786"><twSlack>2.587</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.668</twRouteDel><twTotDel>2.587</twTotDel><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1787"><twSlack>3.723</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.975</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.329</twRouteDel><twTotDel>3.723</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1788" twConstType="PATHDELAY" ><twConstHead uID="95"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.462</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1789"><twConstPath anchorID="1790" twDataPathType="twDataPathFromToDelay"><twSlack>3.538</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>6.462</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.945</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>5.414</twRouteDel><twTotDel>6.462</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1791"><twConstPath anchorID="1792" twDataPathType="twDataPathFromToDelay"><twSlack>5.507</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>4.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.121</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.590</twRouteDel><twTotDel>4.493</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1793"><twConstPath anchorID="1794" twDataPathType="twDataPathFromToDelay"><twSlack>7.962</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>2.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>2.038</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1795"><twConstPath anchorID="1796" twDataPathType="twDataPathFromToDelay"><twSlack>3.593</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>6.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.945</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>5.693</twRouteDel><twTotDel>6.407</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1797"><twConstPath anchorID="1798" twDataPathType="twDataPathFromToDelay"><twSlack>5.562</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>4.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.121</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.869</twRouteDel><twTotDel>4.438</twTotDel><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1799"><twConstPath anchorID="1800" twDataPathType="twDataPathFromToDelay"><twSlack>8.017</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>1.983</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.333</twRouteDel><twTotDel>1.983</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1801"><twSlack>1.199</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.643</twRouteDel><twTotDel>1.199</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1802"><twSlack>2.819</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>2.819</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1803"><twSlack>3.936</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.052</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y23.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.340</twRouteDel><twTotDel>3.936</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1804"><twSlack>1.130</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.776</twRouteDel><twTotDel>1.130</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1805"><twSlack>2.750</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.831</twRouteDel><twTotDel>2.750</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1806"><twSlack>3.867</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.052</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.473</twRouteDel><twTotDel>3.867</twTotDel><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1807" twConstType="PATHDELAY" ><twConstHead uID="96"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.882</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1808"><twConstPath anchorID="1809" twDataPathType="twDataPathFromToDelay"><twSlack>4.118</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>5.882</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>4.951</twRouteDel><twTotDel>5.882</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1810"><twConstPath anchorID="1811" twDataPathType="twDataPathFromToDelay"><twSlack>5.593</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>4.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.124</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>2.621</twRouteDel><twTotDel>4.407</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1812"><twConstPath anchorID="1813" twDataPathType="twDataPathFromToDelay"><twSlack>7.782</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>2.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.351</twRouteDel><twTotDel>2.218</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1814"><twConstPath anchorID="1815" twDataPathType="twDataPathFromToDelay"><twSlack>4.208</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>5.792</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.134</twRouteDel><twTotDel>5.792</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1816"><twConstPath anchorID="1817" twDataPathType="twDataPathFromToDelay"><twSlack>5.683</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>4.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.124</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>2.804</twRouteDel><twTotDel>4.317</twTotDel><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1818"><twConstPath anchorID="1819" twDataPathType="twDataPathFromToDelay"><twSlack>7.872</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>2.128</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>2.128</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1820"><twSlack>1.262</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.788</twRouteDel><twTotDel>1.262</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1821"><twSlack>2.697</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.658</twRouteDel><twTotDel>2.697</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1822"><twSlack>3.537</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.727</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y28.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>3.023</twRouteDel><twTotDel>3.537</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1823"><twSlack>1.199</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.845</twRouteDel><twTotDel>1.199</twTotDel><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1824"><twSlack>2.634</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.715</twRouteDel><twTotDel>2.634</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1825"><twSlack>3.474</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.727</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>3.080</twRouteDel><twTotDel>3.474</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1826" twConstType="PATHDELAY" ><twConstHead uID="97"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.558</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1827"><twConstPath anchorID="1828" twDataPathType="twDataPathFromToDelay"><twSlack>4.442</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>5.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.041</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>4.510</twRouteDel><twTotDel>5.558</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1829"><twConstPath anchorID="1830" twDataPathType="twDataPathFromToDelay"><twSlack>5.557</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>4.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>2.540</twRouteDel><twTotDel>4.443</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1831"><twConstPath anchorID="1832" twDataPathType="twDataPathFromToDelay"><twSlack>7.459</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>2.541</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.557</twRouteDel><twTotDel>2.541</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1833"><twConstPath anchorID="1834" twDataPathType="twDataPathFromToDelay"><twSlack>4.565</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>5.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">4.041</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>4.721</twRouteDel><twTotDel>5.435</twTotDel><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1835"><twConstPath anchorID="1836" twDataPathType="twDataPathFromToDelay"><twSlack>5.680</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>4.320</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.751</twRouteDel><twTotDel>4.320</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1837"><twConstPath anchorID="1838" twDataPathType="twDataPathFromToDelay"><twSlack>7.582</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>2.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.768</twRouteDel><twTotDel>2.418</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1839"><twSlack>1.430</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.874</twRouteDel><twTotDel>1.430</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1840"><twSlack>2.715</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>1.594</twRouteDel><twTotDel>2.715</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1841"><twSlack>3.374</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y31.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.778</twRouteDel><twTotDel>3.374</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1842"><twSlack>1.293</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.939</twRouteDel><twTotDel>1.293</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1843"><twSlack>2.578</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.659</twRouteDel><twTotDel>2.578</twTotDel><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1844"><twSlack>3.237</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.843</twRouteDel><twTotDel>3.237</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1845" twConstType="PATHDELAY" ><twConstHead uID="98"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.290</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1846"><twConstPath anchorID="1847" twDataPathType="twDataPathFromToDelay"><twSlack>4.710</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>5.290</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.857</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>4.354</twRouteDel><twTotDel>5.290</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1848"><twConstPath anchorID="1849" twDataPathType="twDataPathFromToDelay"><twSlack>5.224</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>4.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.488</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.985</twRouteDel><twTotDel>4.776</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1850"><twConstPath anchorID="1851" twDataPathType="twDataPathFromToDelay"><twSlack>7.544</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>2.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.584</twRouteDel><twTotDel>2.456</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1852"><twConstPath anchorID="1853" twDataPathType="twDataPathFromToDelay"><twSlack>4.799</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>5.201</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.857</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>4.541</twRouteDel><twTotDel>5.201</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1854"><twConstPath anchorID="1855" twDataPathType="twDataPathFromToDelay"><twSlack>5.313</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>4.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.488</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.172</twRouteDel><twTotDel>4.687</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1856"><twConstPath anchorID="1857" twDataPathType="twDataPathFromToDelay"><twSlack>7.633</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>2.367</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.771</twRouteDel><twTotDel>2.367</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1858"><twSlack>1.402</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y33.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.914</twRouteDel><twTotDel>1.402</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1859"><twSlack>2.950</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y33.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>1.897</twRouteDel><twTotDel>2.950</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1860"><twSlack>3.189</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y33.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>2.661</twRouteDel><twTotDel>3.189</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1861"><twSlack>1.315</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;7&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>1.315</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1862"><twSlack>2.863</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.958</twRouteDel><twTotDel>2.863</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1863"><twSlack>3.102</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.722</twRouteDel><twTotDel>3.102</twTotDel><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1864" twConstType="PATHDELAY" ><twConstHead uID="99"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.175</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1865"><twConstPath anchorID="1866" twDataPathType="twDataPathFromToDelay"><twSlack>4.825</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>5.175</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>3.384</twRouteDel><twTotDel>5.175</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1867"><twConstPath anchorID="1868" twDataPathType="twDataPathFromToDelay"><twSlack>5.414</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>4.586</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.145</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.650</twRouteDel><twTotDel>4.586</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1869"><twConstPath anchorID="1870" twDataPathType="twDataPathFromToDelay"><twSlack>7.986</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>2.014</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.142</twRouteDel><twTotDel>2.014</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1871"><twConstPath anchorID="1872" twDataPathType="twDataPathFromToDelay"><twSlack>4.989</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>5.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>3.496</twRouteDel><twTotDel>5.011</twTotDel><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1873"><twConstPath anchorID="1874" twDataPathType="twDataPathFromToDelay"><twSlack>5.578</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>4.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.145</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>3.762</twRouteDel><twTotDel>4.422</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1875"><twConstPath anchorID="1876" twDataPathType="twDataPathFromToDelay"><twSlack>8.150</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>1.850</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.254</twRouteDel><twTotDel>1.850</twTotDel><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1877"><twSlack>1.148</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y37.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.660</twRouteDel><twTotDel>1.148</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1878"><twSlack>2.742</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y37.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>2.214</twRouteDel><twTotDel>2.742</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1879"><twSlack>3.197</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.840</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y37.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.144</twRouteDel><twTotDel>3.197</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1880"><twSlack>1.026</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.686</twRouteDel><twTotDel>1.026</twTotDel><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1881"><twSlack>2.620</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>2.240</twRouteDel><twTotDel>2.620</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1882"><twSlack>3.075</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.840</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.170</twRouteDel><twTotDel>3.075</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1883" twConstType="PATHDELAY" ><twConstHead uID="100"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.287</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1884"><twConstPath anchorID="1885" twDataPathType="twDataPathFromToDelay"><twSlack>3.713</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>6.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.903</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.384</twRouteDel><twTotDel>6.287</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1886"><twConstPath anchorID="1887" twDataPathType="twDataPathFromToDelay"><twSlack>6.065</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>3.935</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.887</twRouteDel><twTotDel>3.935</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1888"><twConstPath anchorID="1889" twDataPathType="twDataPathFromToDelay"><twSlack>7.245</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>2.755</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.771</twRouteDel><twTotDel>2.755</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1890"><twConstPath anchorID="1891" twDataPathType="twDataPathFromToDelay"><twSlack>3.848</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>6.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.903</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.583</twRouteDel><twTotDel>6.152</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1892"><twConstPath anchorID="1893" twDataPathType="twDataPathFromToDelay"><twSlack>6.200</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>3.800</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.086</twRouteDel><twTotDel>3.800</twTotDel><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1894"><twConstPath anchorID="1895" twDataPathType="twDataPathFromToDelay"><twSlack>7.380</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>2.620</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.970</twRouteDel><twTotDel>2.620</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1896"><twSlack>1.625</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y46.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.069</twRouteDel><twTotDel>1.625</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1897"><twSlack>2.338</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y46.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.742</twRouteDel><twTotDel>2.338</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1898"><twSlack>3.861</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y46.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.740</twRouteDel><twTotDel>3.861</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1899"><twSlack>1.476</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.122</twRouteDel><twTotDel>1.476</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1900"><twSlack>2.189</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.189</twTotDel><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1901"><twSlack>3.712</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.793</twRouteDel><twTotDel>3.712</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1902" twConstType="PATHDELAY" ><twConstHead uID="101"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.818</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1903"><twConstPath anchorID="1904" twDataPathType="twDataPathFromToDelay"><twSlack>3.182</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>6.818</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.535</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>5.032</twRouteDel><twTotDel>6.818</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1905"><twConstPath anchorID="1906" twDataPathType="twDataPathFromToDelay"><twSlack>6.994</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>3.006</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>2.075</twRouteDel><twTotDel>3.006</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1907"><twConstPath anchorID="1908" twDataPathType="twDataPathFromToDelay"><twSlack>7.044</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>2.956</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.592</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.089</twRouteDel><twTotDel>2.956</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1909"><twConstPath anchorID="1910" twDataPathType="twDataPathFromToDelay"><twSlack>3.272</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>6.728</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.535</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>5.215</twRouteDel><twTotDel>6.728</twTotDel><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1911"><twConstPath anchorID="1912" twDataPathType="twDataPathFromToDelay"><twSlack>7.084</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>2.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>2.258</twRouteDel><twTotDel>2.916</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1913"><twConstPath anchorID="1914" twDataPathType="twDataPathFromToDelay"><twSlack>7.134</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>2.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.592</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.272</twRouteDel><twTotDel>2.866</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1915"><twSlack>1.701</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y52.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.227</twRouteDel><twTotDel>1.701</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1916"><twSlack>1.768</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y52.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>1.254</twRouteDel><twTotDel>1.768</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1917"><twSlack>4.170</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y52.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>3.131</twRouteDel><twTotDel>4.170</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1918"><twSlack>1.638</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X125Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;3&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.284</twRouteDel><twTotDel>1.638</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1919"><twSlack>1.705</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.311</twRouteDel><twTotDel>1.705</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1920"><twSlack>4.107</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.835</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.188</twRouteDel><twTotDel>4.107</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1921" twConstType="PATHDELAY" ><twConstHead uID="102"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.267</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1922"><twConstPath anchorID="1923" twDataPathType="twDataPathFromToDelay"><twSlack>2.733</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>7.267</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.879</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>5.698</twRouteDel><twTotDel>7.267</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1924"><twConstPath anchorID="1925" twDataPathType="twDataPathFromToDelay"><twSlack>7.150</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>2.850</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.136</twRouteDel><twTotDel>2.850</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1926"><twConstPath anchorID="1927" twDataPathType="twDataPathFromToDelay"><twSlack>7.752</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>2.248</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.581</twRouteDel><twTotDel>2.248</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1928"><twConstPath anchorID="1929" twDataPathType="twDataPathFromToDelay"><twSlack>2.870</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>7.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.879</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>5.181</twRouteDel><twTotDel>7.130</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1930"><twConstPath anchorID="1931" twDataPathType="twDataPathFromToDelay"><twSlack>7.287</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>2.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>1.619</twRouteDel><twTotDel>2.713</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1932"><twConstPath anchorID="1933" twDataPathType="twDataPathFromToDelay"><twSlack>7.889</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twTotPathDel>2.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.064</twRouteDel><twTotDel>2.111</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1934"><twSlack>1.165</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y51.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>1.165</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1935"><twSlack>1.511</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y51.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>0.911</twRouteDel><twTotDel>1.511</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1936"><twSlack>4.310</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.026</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X105Y51.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>3.185</twRouteDel><twTotDel>4.310</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1937"><twSlack>1.225</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_127</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.869</twRouteDel><twTotDel>1.225</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1938"><twSlack>1.571</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.177</twRouteDel><twTotDel>1.571</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1939"><twSlack>4.370</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.026</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.451</twRouteDel><twTotDel>4.370</twTotDel><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1940" twConstType="PATHDELAY" ><twConstHead uID="103"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.339</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1941"><twConstPath anchorID="1942" twDataPathType="twDataPathFromToDelay"><twSlack>3.661</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>6.339</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.955</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.436</twRouteDel><twTotDel>6.339</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1943"><twConstPath anchorID="1944" twDataPathType="twDataPathFromToDelay"><twSlack>7.275</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.725</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>1.677</twRouteDel><twTotDel>2.725</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1945"><twConstPath anchorID="1946" twDataPathType="twDataPathFromToDelay"><twSlack>7.845</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.155</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>2.155</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1947"><twConstPath anchorID="1948" twDataPathType="twDataPathFromToDelay"><twSlack>3.792</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>6.208</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.955</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.639</twRouteDel><twTotDel>6.208</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1949"><twConstPath anchorID="1950" twDataPathType="twDataPathFromToDelay"><twSlack>7.406</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.594</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>1.880</twRouteDel><twTotDel>2.594</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1951"><twConstPath anchorID="1952" twDataPathType="twDataPathFromToDelay"><twSlack>7.976</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twTotPathDel>2.024</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.357</twRouteDel><twTotDel>2.024</twTotDel><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1953"><twSlack>1.197</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y46.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.639</twRouteDel><twTotDel>1.197</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1954"><twSlack>1.587</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y46.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.991</twRouteDel><twTotDel>1.587</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1955"><twSlack>3.902</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y46.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.781</twRouteDel><twTotDel>3.902</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1956"><twSlack>1.052</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>1.052</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1957"><twSlack>1.442</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.048</twRouteDel><twTotDel>1.442</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1958"><twSlack>3.757</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.838</twRouteDel><twTotDel>3.757</twTotDel><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1959" twConstType="PATHDELAY" ><twConstHead uID="104"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.854</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1960"><twConstPath anchorID="1961" twDataPathType="twDataPathFromToDelay"><twSlack>4.146</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>5.854</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.561</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.063</twRouteDel><twTotDel>5.854</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1962"><twConstPath anchorID="1963" twDataPathType="twDataPathFromToDelay"><twSlack>6.508</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>3.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>3.492</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1964"><twConstPath anchorID="1965" twDataPathType="twDataPathFromToDelay"><twSlack>7.373</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>2.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>2.627</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1966"><twConstPath anchorID="1967" twDataPathType="twDataPathFromToDelay"><twSlack>4.291</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>5.709</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.561</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.194</twRouteDel><twTotDel>5.709</twTotDel><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1968"><twConstPath anchorID="1969" twDataPathType="twDataPathFromToDelay"><twSlack>6.653</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>3.347</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>2.687</twRouteDel><twTotDel>3.347</twTotDel><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1970"><twConstPath anchorID="1971" twDataPathType="twDataPathFromToDelay"><twSlack>7.518</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twTotPathDel>2.482</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>2.482</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1972"><twSlack>1.490</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y39.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>1.000</twRouteDel><twTotDel>1.490</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1973"><twSlack>2.018</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y39.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>1.490</twRouteDel><twTotDel>2.018</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1974"><twSlack>3.625</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.271</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y39.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.572</twRouteDel><twTotDel>3.625</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1975"><twSlack>1.387</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.045</twRouteDel><twTotDel>1.387</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1976"><twSlack>1.915</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.535</twRouteDel><twTotDel>1.915</twTotDel><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1977"><twSlack>3.522</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.271</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.617</twRouteDel><twTotDel>3.522</twTotDel><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1978" twConstType="PATHDELAY" ><twConstHead uID="105"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.960</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="1979"><twConstPath anchorID="1980" twDataPathType="twDataPathFromToDelay"><twSlack>4.040</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>5.960</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.541</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>4.011</twRouteDel><twTotDel>5.960</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1981"><twConstPath anchorID="1982" twDataPathType="twDataPathFromToDelay"><twSlack>6.563</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>3.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.873</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.343</twRouteDel><twTotDel>3.437</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1983"><twConstPath anchorID="1984" twDataPathType="twDataPathFromToDelay"><twSlack>7.531</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>2.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;124&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.422</twRouteDel><twTotDel>2.469</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1985"><twConstPath anchorID="1986" twDataPathType="twDataPathFromToDelay"><twSlack>4.045</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>5.955</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.541</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.386</twRouteDel><twTotDel>5.955</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1987"><twConstPath anchorID="1988" twDataPathType="twDataPathFromToDelay"><twSlack>6.568</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>3.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.873</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.718</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="1989"><twConstPath anchorID="1990" twDataPathType="twDataPathFromToDelay"><twSlack>7.536</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twTotPathDel>2.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;124&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.797</twRouteDel><twTotDel>2.464</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="1991"><twSlack>1.372</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;124&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.810</twRouteDel><twTotDel>1.372</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1992"><twSlack>1.965</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>1.365</twRouteDel><twTotDel>1.965</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1993"><twSlack>3.611</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.223</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X115Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.486</twRouteDel><twTotDel>3.611</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="1994"><twSlack>1.342</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;127&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_124</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;124&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.986</twRouteDel><twTotDel>1.342</twTotDel><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1995"><twSlack>1.935</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.541</twRouteDel><twTotDel>1.935</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="1996"><twSlack>3.581</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.223</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.662</twRouteDel><twTotDel>3.581</twTotDel><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="1997" twConstType="PATHDELAY" ><twConstHead uID="106"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.672</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="1998"><twConstPath anchorID="1999" twDataPathType="twDataPathFromToDelay"><twSlack>4.328</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>5.672</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.377</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.103</twRouteDel><twTotDel>5.672</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2000"><twConstPath anchorID="2001" twDataPathType="twDataPathFromToDelay"><twSlack>6.212</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>3.788</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.348</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>3.788</twTotDel><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2002"><twConstPath anchorID="2003" twDataPathType="twDataPathFromToDelay"><twSlack>7.395</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>2.605</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.938</twRouteDel><twTotDel>2.605</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2004"><twConstPath anchorID="2005" twDataPathType="twDataPathFromToDelay"><twSlack>4.372</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>5.628</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.377</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.679</twRouteDel><twTotDel>5.628</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2006"><twConstPath anchorID="2007" twDataPathType="twDataPathFromToDelay"><twSlack>6.256</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>3.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.348</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.650</twRouteDel><twTotDel>3.744</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2008"><twConstPath anchorID="2009" twDataPathType="twDataPathFromToDelay"><twSlack>7.439</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twTotPathDel>2.561</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.514</twRouteDel><twTotDel>2.561</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2010"><twSlack>1.420</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y40.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>1.420</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2011"><twSlack>2.111</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y40.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>1.511</twRouteDel><twTotDel>2.111</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2012"><twSlack>3.399</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.115</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y40.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.274</twRouteDel><twTotDel>3.399</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2013"><twSlack>1.388</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.032</twRouteDel><twTotDel>1.388</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2014"><twSlack>2.079</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.685</twRouteDel><twTotDel>2.079</twTotDel><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2015"><twSlack>3.367</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.115</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.448</twRouteDel><twTotDel>3.367</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2016" twConstType="PATHDELAY" ><twConstHead uID="107"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.091</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2017"><twConstPath anchorID="2018" twDataPathType="twDataPathFromToDelay"><twSlack>3.909</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>6.091</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.706</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.522</twRouteDel><twTotDel>6.091</twTotDel><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2019"><twConstPath anchorID="2020" twDataPathType="twDataPathFromToDelay"><twSlack>6.683</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>3.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.603</twRouteDel><twTotDel>3.317</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2021"><twConstPath anchorID="2022" twDataPathType="twDataPathFromToDelay"><twSlack>7.865</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>2.135</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;122&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.468</twRouteDel><twTotDel>2.135</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2023"><twConstPath anchorID="2024" twDataPathType="twDataPathFromToDelay"><twSlack>4.035</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>5.965</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.706</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>4.016</twRouteDel><twTotDel>5.965</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2025"><twConstPath anchorID="2026" twDataPathType="twDataPathFromToDelay"><twSlack>6.809</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>3.191</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.097</twRouteDel><twTotDel>3.191</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2027"><twConstPath anchorID="2028" twDataPathType="twDataPathFromToDelay"><twSlack>7.991</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twTotPathDel>2.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;122&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>0.962</twRouteDel><twTotDel>2.009</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2029"><twSlack>1.087</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;122&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.525</twRouteDel><twTotDel>1.087</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2030"><twSlack>1.806</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>1.206</twRouteDel><twTotDel>1.806</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2031"><twSlack>3.585</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.460</twRouteDel><twTotDel>3.585</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2032"><twSlack>1.136</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;122&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.780</twRouteDel><twTotDel>1.136</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2033"><twSlack>1.855</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.461</twRouteDel><twTotDel>1.855</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2034"><twSlack>3.634</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>3.634</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2035" twConstType="PATHDELAY" ><twConstHead uID="108"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.879</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2036"><twConstPath anchorID="2037" twDataPathType="twDataPathFromToDelay"><twSlack>4.121</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>5.879</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.499</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.976</twRouteDel><twTotDel>5.879</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2038"><twConstPath anchorID="2039" twDataPathType="twDataPathFromToDelay"><twSlack>6.844</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>3.156</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.108</twRouteDel><twTotDel>3.156</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2040"><twConstPath anchorID="2041" twDataPathType="twDataPathFromToDelay"><twSlack>7.701</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>2.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.298</twRouteDel><twTotDel>2.299</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2042"><twConstPath anchorID="2043" twDataPathType="twDataPathFromToDelay"><twSlack>4.252</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>5.748</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.499</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.179</twRouteDel><twTotDel>5.748</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2044"><twConstPath anchorID="2045" twDataPathType="twDataPathFromToDelay"><twSlack>6.975</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>3.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.311</twRouteDel><twTotDel>3.025</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2046"><twConstPath anchorID="2047" twDataPathType="twDataPathFromToDelay"><twSlack>7.832</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twTotPathDel>2.168</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.501</twRouteDel><twTotDel>2.168</twTotDel><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2048"><twSlack>1.338</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.780</twRouteDel><twTotDel>1.338</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2049"><twSlack>1.809</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.213</twRouteDel><twTotDel>1.809</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2050"><twSlack>3.620</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.499</twRouteDel><twTotDel>3.620</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2051"><twSlack>1.193</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.837</twRouteDel><twTotDel>1.193</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2052"><twSlack>1.664</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.270</twRouteDel><twTotDel>1.664</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2053"><twSlack>3.475</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>3.475</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2054" twConstType="PATHDELAY" ><twConstHead uID="109"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.400</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2055"><twConstPath anchorID="2056" twDataPathType="twDataPathFromToDelay"><twSlack>3.600</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>6.400</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.697</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.887</twRouteDel><twTotDel>6.400</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2057"><twConstPath anchorID="2058" twDataPathType="twDataPathFromToDelay"><twSlack>5.407</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>4.593</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.745</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>3.935</twRouteDel><twTotDel>4.593</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2059"><twConstPath anchorID="2060" twDataPathType="twDataPathFromToDelay"><twSlack>6.720</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>3.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;120&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.669</twRouteDel><twTotDel>3.280</twTotDel><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2061"><twConstPath anchorID="2062" twDataPathType="twDataPathFromToDelay"><twSlack>4.012</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>5.988</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.697</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.202</twRouteDel><twTotDel>5.988</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2063"><twConstPath anchorID="2064" twDataPathType="twDataPathFromToDelay"><twSlack>5.819</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>4.181</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.745</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.250</twRouteDel><twTotDel>4.181</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2065"><twConstPath anchorID="2066" twDataPathType="twDataPathFromToDelay"><twSlack>7.132</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twTotPathDel>2.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;120&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>1.984</twRouteDel><twTotDel>2.868</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2067"><twSlack>1.705</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;120&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y43.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>1.229</twRouteDel><twTotDel>1.705</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2068"><twSlack>2.497</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y43.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>1.983</twRouteDel><twTotDel>2.497</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2069"><twSlack>3.682</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.339</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y43.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.643</twRouteDel><twTotDel>3.682</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2070"><twSlack>2.053</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X118Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;123&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_120</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;120&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.772</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.697</twRouteDel><twTotDel>2.053</twTotDel><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2071"><twSlack>2.845</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.772</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.451</twRouteDel><twTotDel>2.845</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2072"><twSlack>4.030</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.339</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.772</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.111</twRouteDel><twTotDel>4.030</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2073" twConstType="PATHDELAY" ><twConstHead uID="110"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.633</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2074"><twConstPath anchorID="2075" twDataPathType="twDataPathFromToDelay"><twSlack>4.367</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>5.633</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.730</twRouteDel><twTotDel>5.633</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2076"><twConstPath anchorID="2077" twDataPathType="twDataPathFromToDelay"><twSlack>5.654</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>4.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.298</twRouteDel><twTotDel>4.346</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2078"><twConstPath anchorID="2079" twDataPathType="twDataPathFromToDelay"><twSlack>6.666</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>3.334</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>2.294</twRouteDel><twTotDel>3.334</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2080"><twConstPath anchorID="2081" twDataPathType="twDataPathFromToDelay"><twSlack>4.503</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>5.497</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.928</twRouteDel><twTotDel>5.497</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2082"><twConstPath anchorID="2083" twDataPathType="twDataPathFromToDelay"><twSlack>5.790</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>4.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.496</twRouteDel><twTotDel>4.210</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2084"><twConstPath anchorID="2085" twDataPathType="twDataPathFromToDelay"><twSlack>6.802</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twTotPathDel>3.198</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>3.198</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2086"><twSlack>2.015</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.423</twRouteDel><twTotDel>2.015</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2087"><twSlack>2.593</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.997</twRouteDel><twTotDel>2.593</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2088"><twSlack>3.461</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.039</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.340</twRouteDel><twTotDel>3.461</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2089"><twSlack>1.865</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.475</twRouteDel><twTotDel>1.865</twTotDel><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2090"><twSlack>2.443</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.049</twRouteDel><twTotDel>2.443</twTotDel><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2091"><twSlack>3.311</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.039</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.392</twRouteDel><twTotDel>3.311</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2092" twConstType="PATHDELAY" ><twConstHead uID="111"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.624</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2093"><twConstPath anchorID="2094" twDataPathType="twDataPathFromToDelay"><twSlack>4.376</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>5.624</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.333</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.838</twRouteDel><twTotDel>5.624</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2095"><twConstPath anchorID="2096" twDataPathType="twDataPathFromToDelay"><twSlack>5.540</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>4.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.529</twRouteDel><twTotDel>4.460</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2097"><twConstPath anchorID="2098" twDataPathType="twDataPathFromToDelay"><twSlack>7.105</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>2.895</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;118&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.895</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2099"><twConstPath anchorID="2100" twDataPathType="twDataPathFromToDelay"><twSlack>4.473</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>5.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.333</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.014</twRouteDel><twTotDel>5.527</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2101"><twConstPath anchorID="2102" twDataPathType="twDataPathFromToDelay"><twSlack>5.637</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>4.363</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>3.705</twRouteDel><twTotDel>4.363</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2103"><twConstPath anchorID="2104" twDataPathType="twDataPathFromToDelay"><twSlack>7.202</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twTotPathDel>2.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;118&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.148</twRouteDel><twTotDel>2.798</twTotDel><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2105"><twSlack>1.714</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;118&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y40.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>1.714</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2106"><twSlack>2.672</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y40.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>2.158</twRouteDel><twTotDel>2.672</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2107"><twSlack>3.458</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.115</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y40.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.419</twRouteDel><twTotDel>3.458</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2108"><twSlack>1.644</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;118&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.254</twRouteDel><twTotDel>1.644</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2109"><twSlack>2.602</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.208</twRouteDel><twTotDel>2.602</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2110"><twSlack>3.388</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.115</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.469</twRouteDel><twTotDel>3.388</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2111" twConstType="PATHDELAY" ><twConstHead uID="112"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.503</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2112"><twConstPath anchorID="2113" twDataPathType="twDataPathFromToDelay"><twSlack>4.497</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>5.503</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.600</twRouteDel><twTotDel>5.503</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2114"><twConstPath anchorID="2115" twDataPathType="twDataPathFromToDelay"><twSlack>6.185</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>3.815</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.767</twRouteDel><twTotDel>3.815</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2116"><twConstPath anchorID="2117" twDataPathType="twDataPathFromToDelay"><twSlack>7.232</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>2.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.728</twRouteDel><twTotDel>2.768</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2118"><twConstPath anchorID="2119" twDataPathType="twDataPathFromToDelay"><twSlack>4.624</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>5.376</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.807</twRouteDel><twTotDel>5.376</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2120"><twConstPath anchorID="2121" twDataPathType="twDataPathFromToDelay"><twSlack>6.312</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>3.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.974</twRouteDel><twTotDel>3.688</twTotDel><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2122"><twConstPath anchorID="2123" twDataPathType="twDataPathFromToDelay"><twSlack>7.359</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twTotPathDel>2.641</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.935</twRouteDel><twTotDel>2.641</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2124"><twSlack>1.631</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.039</twRouteDel><twTotDel>1.631</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2125"><twSlack>2.239</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.643</twRouteDel><twTotDel>2.239</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2126"><twSlack>3.416</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.295</twRouteDel><twTotDel>3.416</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2127"><twSlack>1.490</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_117</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;117&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.490</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2128"><twSlack>2.098</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>2.098</twTotDel><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2129"><twSlack>3.275</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.999</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.356</twRouteDel><twTotDel>3.275</twTotDel><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2130" twConstType="PATHDELAY" ><twConstHead uID="113"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.674</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2131"><twConstPath anchorID="2132" twDataPathType="twDataPathFromToDelay"><twSlack>4.326</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>5.674</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.294</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.771</twRouteDel><twTotDel>5.674</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2133"><twConstPath anchorID="2134" twDataPathType="twDataPathFromToDelay"><twSlack>5.716</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>4.284</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.759</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.236</twRouteDel><twTotDel>4.284</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2135"><twConstPath anchorID="2136" twDataPathType="twDataPathFromToDelay"><twSlack>7.217</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>2.783</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;116&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.743</twRouteDel><twTotDel>2.783</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2137"><twConstPath anchorID="2138" twDataPathType="twDataPathFromToDelay"><twSlack>4.457</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>5.543</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.294</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.974</twRouteDel><twTotDel>5.543</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2139"><twConstPath anchorID="2140" twDataPathType="twDataPathFromToDelay"><twSlack>5.847</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>4.153</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.759</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.439</twRouteDel><twTotDel>4.153</twTotDel><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2141"><twConstPath anchorID="2142" twDataPathType="twDataPathFromToDelay"><twSlack>7.348</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twTotPathDel>2.652</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;116&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.946</twRouteDel><twTotDel>2.652</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2143"><twSlack>1.683</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;116&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.091</twRouteDel><twTotDel>1.683</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2144"><twSlack>2.608</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.716</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.012</twRouteDel><twTotDel>2.608</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2145"><twSlack>3.490</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.369</twRouteDel><twTotDel>3.490</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2146"><twSlack>1.538</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X120Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;119&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_116</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;116&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.148</twRouteDel><twTotDel>1.538</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2147"><twSlack>2.463</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.716</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>2.463</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2148"><twSlack>3.345</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.345</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2149" twConstType="PATHDELAY" ><twConstHead uID="114"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.093</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2150"><twConstPath anchorID="2151" twDataPathType="twDataPathFromToDelay"><twSlack>3.907</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>6.093</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.721</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.190</twRouteDel><twTotDel>6.093</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2152"><twConstPath anchorID="2153" twDataPathType="twDataPathFromToDelay"><twSlack>6.101</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>3.899</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.382</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.851</twRouteDel><twTotDel>3.899</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2154"><twConstPath anchorID="2155" twDataPathType="twDataPathFromToDelay"><twSlack>7.880</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>2.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.136</twRouteDel><twTotDel>2.120</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2156"><twConstPath anchorID="2157" twDataPathType="twDataPathFromToDelay"><twSlack>4.030</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>5.970</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.721</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.401</twRouteDel><twTotDel>5.970</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2158"><twConstPath anchorID="2159" twDataPathType="twDataPathFromToDelay"><twSlack>6.224</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>3.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.382</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.062</twRouteDel><twTotDel>3.776</twTotDel><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2160"><twConstPath anchorID="2161" twDataPathType="twDataPathFromToDelay"><twSlack>8.003</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twTotPathDel>1.997</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.347</twRouteDel><twTotDel>1.997</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2162"><twSlack>1.289</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y46.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.733</twRouteDel><twTotDel>1.289</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2163"><twSlack>2.364</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y46.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.768</twRouteDel><twTotDel>2.364</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2164"><twSlack>3.731</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y46.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>3.731</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2165"><twSlack>1.152</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_115</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.798</twRouteDel><twTotDel>1.152</twTotDel><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2166"><twSlack>2.227</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.833</twRouteDel><twTotDel>2.227</twTotDel><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2167"><twSlack>3.594</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.675</twRouteDel><twTotDel>3.594</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2168" twConstType="PATHDELAY" ><twConstHead uID="115"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.447</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2169"><twConstPath anchorID="2170" twDataPathType="twDataPathFromToDelay"><twSlack>3.553</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>6.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.159</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.661</twRouteDel><twTotDel>6.447</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2171"><twConstPath anchorID="2172" twDataPathType="twDataPathFromToDelay"><twSlack>6.515</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>3.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.052</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>2.554</twRouteDel><twTotDel>3.485</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2173"><twConstPath anchorID="2174" twDataPathType="twDataPathFromToDelay"><twSlack>7.587</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>2.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.546</twRouteDel><twTotDel>2.413</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2175"><twConstPath anchorID="2176" twDataPathType="twDataPathFromToDelay"><twSlack>3.648</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>6.352</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.159</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.839</twRouteDel><twTotDel>6.352</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2177"><twConstPath anchorID="2178" twDataPathType="twDataPathFromToDelay"><twSlack>6.610</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>3.390</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.052</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>2.732</twRouteDel><twTotDel>3.390</twTotDel><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2179"><twConstPath anchorID="2180" twDataPathType="twDataPathFromToDelay"><twSlack>7.682</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twTotPathDel>2.318</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.318</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2181"><twSlack>1.457</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y48.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.983</twRouteDel><twTotDel>1.457</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2182"><twSlack>2.069</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y48.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>1.555</twRouteDel><twTotDel>2.069</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2183"><twSlack>3.951</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.611</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y48.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>3.951</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2184"><twSlack>1.389</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.035</twRouteDel><twTotDel>1.389</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2185"><twSlack>2.001</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.607</twRouteDel><twTotDel>2.001</twTotDel><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2186"><twSlack>3.883</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.611</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X124Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.964</twRouteDel><twTotDel>3.883</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2187" twConstType="PATHDELAY" ><twConstHead uID="116"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.001</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2188"><twConstPath anchorID="2189" twDataPathType="twDataPathFromToDelay"><twSlack>3.999</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>6.001</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.486</twRouteDel><twTotDel>6.001</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2190"><twConstPath anchorID="2191" twDataPathType="twDataPathFromToDelay"><twSlack>6.922</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>3.078</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>2.418</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2192"><twConstPath anchorID="2193" twDataPathType="twDataPathFromToDelay"><twSlack>8.060</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>1.940</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.344</twRouteDel><twTotDel>1.940</twTotDel><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2194"><twConstPath anchorID="2195" twDataPathType="twDataPathFromToDelay"><twSlack>4.037</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>5.963</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.172</twRouteDel><twTotDel>5.963</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2196"><twConstPath anchorID="2197" twDataPathType="twDataPathFromToDelay"><twSlack>6.960</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>3.040</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>2.104</twRouteDel><twTotDel>3.040</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2198"><twConstPath anchorID="2199" twDataPathType="twDataPathFromToDelay"><twSlack>8.098</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twTotPathDel>1.902</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.030</twRouteDel><twTotDel>1.902</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2200"><twSlack>1.054</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y49.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.566</twRouteDel><twTotDel>1.054</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2201"><twSlack>1.791</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y49.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>1.263</twRouteDel><twTotDel>1.791</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2202"><twSlack>3.641</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y49.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.588</twRouteDel><twTotDel>3.641</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2203"><twSlack>1.027</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>1.027</twTotDel><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2204"><twSlack>1.764</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.384</twRouteDel><twTotDel>1.764</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2205"><twSlack>3.614</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.287</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.709</twRouteDel><twTotDel>3.614</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2206" twConstType="PATHDELAY" ><twConstHead uID="117"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.830</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2207"><twConstPath anchorID="2208" twDataPathType="twDataPathFromToDelay"><twSlack>4.170</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>5.830</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.542</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.039</twRouteDel><twTotDel>5.830</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2209"><twConstPath anchorID="2210" twDataPathType="twDataPathFromToDelay"><twSlack>6.922</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>3.078</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>2.142</twRouteDel><twTotDel>3.078</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2211"><twConstPath anchorID="2212" twDataPathType="twDataPathFromToDelay"><twSlack>7.895</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>2.105</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;112&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.233</twRouteDel><twTotDel>2.105</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2213"><twConstPath anchorID="2214" twDataPathType="twDataPathFromToDelay"><twSlack>4.262</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>5.738</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.542</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.223</twRouteDel><twTotDel>5.738</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2215"><twConstPath anchorID="2216" twDataPathType="twDataPathFromToDelay"><twSlack>7.014</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>2.986</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>2.326</twRouteDel><twTotDel>2.986</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2217"><twConstPath anchorID="2218" twDataPathType="twDataPathFromToDelay"><twSlack>7.987</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twTotPathDel>2.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;112&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.417</twRouteDel><twTotDel>2.013</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2219"><twSlack>1.256</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;112&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y47.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.768</twRouteDel><twTotDel>1.256</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2220"><twSlack>1.780</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y47.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>1.780</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2221"><twSlack>3.573</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.224</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y47.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>3.573</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2222"><twSlack>1.166</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X123Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;115&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;112&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.826</twRouteDel><twTotDel>1.166</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2223"><twSlack>1.690</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.310</twRouteDel><twTotDel>1.690</twTotDel><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2224"><twSlack>3.483</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.224</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.578</twRouteDel><twTotDel>3.483</twTotDel><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2225" twConstType="PATHDELAY" ><twConstHead uID="118"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.472</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2226"><twConstPath anchorID="2227" twDataPathType="twDataPathFromToDelay"><twSlack>4.528</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>5.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.174</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.903</twRouteDel><twTotDel>5.472</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2228"><twConstPath anchorID="2229" twDataPathType="twDataPathFromToDelay"><twSlack>6.424</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>3.576</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.862</twRouteDel><twTotDel>3.576</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2230"><twConstPath anchorID="2231" twDataPathType="twDataPathFromToDelay"><twSlack>7.780</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>2.220</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.570</twRouteDel><twTotDel>2.220</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2232"><twConstPath anchorID="2233" twDataPathType="twDataPathFromToDelay"><twSlack>4.562</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>5.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.174</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.489</twRouteDel><twTotDel>5.438</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2234"><twConstPath anchorID="2235" twDataPathType="twDataPathFromToDelay"><twSlack>6.458</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>3.542</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.448</twRouteDel><twTotDel>3.542</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2236"><twConstPath anchorID="2237" twDataPathType="twDataPathFromToDelay"><twSlack>7.814</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twTotPathDel>2.186</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>1.156</twRouteDel><twTotDel>2.186</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2238"><twSlack>1.226</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>0.666</twRouteDel><twTotDel>1.226</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2239"><twSlack>2.044</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>1.444</twRouteDel><twTotDel>2.044</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2240"><twSlack>3.327</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.202</twRouteDel><twTotDel>3.327</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2241"><twSlack>1.184</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.830</twRouteDel><twTotDel>1.184</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2242"><twSlack>2.002</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.608</twRouteDel><twTotDel>2.002</twTotDel><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2243"><twSlack>3.285</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.366</twRouteDel><twTotDel>3.285</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2244" twConstType="PATHDELAY" ><twConstHead uID="119"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.603</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2245"><twConstPath anchorID="2246" twDataPathType="twDataPathFromToDelay"><twSlack>4.397</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>5.603</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.320</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>3.817</twRouteDel><twTotDel>5.603</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2247"><twConstPath anchorID="2248" twDataPathType="twDataPathFromToDelay"><twSlack>6.417</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>3.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>2.652</twRouteDel><twTotDel>3.583</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2249"><twConstPath anchorID="2250" twDataPathType="twDataPathFromToDelay"><twSlack>8.002</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>1.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;110&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>1.998</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2251"><twConstPath anchorID="2252" twDataPathType="twDataPathFromToDelay"><twSlack>4.487</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>5.513</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.320</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.000</twRouteDel><twTotDel>5.513</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2253"><twConstPath anchorID="2254" twDataPathType="twDataPathFromToDelay"><twSlack>6.507</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>3.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>2.835</twRouteDel><twTotDel>3.493</twTotDel><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2255"><twConstPath anchorID="2256" twDataPathType="twDataPathFromToDelay"><twSlack>8.092</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twTotPathDel>1.908</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;110&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.314</twRouteDel><twTotDel>1.908</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2257"><twSlack>1.094</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;110&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y43.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.620</twRouteDel><twTotDel>1.094</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2258"><twSlack>2.101</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y43.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>1.587</twRouteDel><twTotDel>2.101</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2259"><twSlack>3.444</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.109</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y43.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.405</twRouteDel><twTotDel>3.444</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2260"><twSlack>1.031</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;110&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.677</twRouteDel><twTotDel>1.031</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2261"><twSlack>2.038</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.644</twRouteDel><twTotDel>2.038</twTotDel><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2262"><twSlack>3.381</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.109</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.462</twRouteDel><twTotDel>3.381</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2263" twConstType="PATHDELAY" ><twConstHead uID="120"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.066</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2264"><twConstPath anchorID="2265" twDataPathType="twDataPathFromToDelay"><twSlack>4.934</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>5.066</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>3.266</twRouteDel><twTotDel>5.066</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2266"><twConstPath anchorID="2267" twDataPathType="twDataPathFromToDelay"><twSlack>6.292</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>3.708</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>2.763</twRouteDel><twTotDel>3.708</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2268"><twConstPath anchorID="2269" twDataPathType="twDataPathFromToDelay"><twSlack>8.103</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>1.897</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>1.016</twRouteDel><twTotDel>1.897</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2270"><twConstPath anchorID="2271" twDataPathType="twDataPathFromToDelay"><twSlack>5.082</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>4.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.928</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.405</twRouteDel><twTotDel>4.918</twTotDel><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2272"><twConstPath anchorID="2273" twDataPathType="twDataPathFromToDelay"><twSlack>6.440</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>3.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>2.902</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2274"><twConstPath anchorID="2275" twDataPathType="twDataPathFromToDelay"><twSlack>8.251</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twTotPathDel>1.749</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.155</twRouteDel><twTotDel>1.749</twTotDel><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2276"><twSlack>1.063</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y39.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>0.580</twRouteDel><twTotDel>1.063</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2277"><twSlack>2.143</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y39.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>1.620</twRouteDel><twTotDel>2.143</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2278"><twSlack>3.050</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y39.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.002</twRouteDel><twTotDel>3.050</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2279"><twSlack>1.053</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_109</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.699</twRouteDel><twTotDel>1.053</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2280"><twSlack>2.133</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.739</twRouteDel><twTotDel>2.133</twTotDel><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2281"><twSlack>3.040</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.121</twRouteDel><twTotDel>3.040</twTotDel><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2282" twConstType="PATHDELAY" ><twConstHead uID="121"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.409</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2283"><twConstPath anchorID="2284" twDataPathType="twDataPathFromToDelay"><twSlack>4.591</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>5.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.025</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>3.896</twRouteDel><twTotDel>5.409</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2285"><twConstPath anchorID="2286" twDataPathType="twDataPathFromToDelay"><twSlack>5.967</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>4.033</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.504</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>3.375</twRouteDel><twTotDel>4.033</twTotDel><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2287"><twConstPath anchorID="2288" twDataPathType="twDataPathFromToDelay"><twSlack>7.605</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>2.395</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;108&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.801</twRouteDel><twTotDel>2.395</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2289"><twConstPath anchorID="2290" twDataPathType="twDataPathFromToDelay"><twSlack>4.676</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>5.324</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.025</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>3.524</twRouteDel><twTotDel>5.324</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2291"><twConstPath anchorID="2292" twDataPathType="twDataPathFromToDelay"><twSlack>6.052</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>3.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.504</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>3.948</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2293"><twConstPath anchorID="2294" twDataPathType="twDataPathFromToDelay"><twSlack>7.690</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twTotPathDel>2.310</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;108&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>2.310</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2295"><twSlack>1.303</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;108&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y40.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>1.303</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2296"><twSlack>2.309</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y40.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>2.309</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2297"><twSlack>3.270</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.950</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y40.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.222</twRouteDel><twTotDel>3.270</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2298"><twSlack>1.379</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X121Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;111&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_108</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;108&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.025</twRouteDel><twTotDel>1.379</twTotDel><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2299"><twSlack>2.385</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.991</twRouteDel><twTotDel>2.385</twTotDel><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2300"><twSlack>3.346</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.950</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.427</twRouteDel><twTotDel>3.346</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2301" twConstType="PATHDELAY" ><twConstHead uID="122"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.551</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2302"><twConstPath anchorID="2303" twDataPathType="twDataPathFromToDelay"><twSlack>4.449</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>5.551</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.171</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>3.648</twRouteDel><twTotDel>5.551</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2304"><twConstPath anchorID="2305" twDataPathType="twDataPathFromToDelay"><twSlack>6.449</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>3.551</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.026</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.503</twRouteDel><twTotDel>3.551</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2306"><twConstPath anchorID="2307" twDataPathType="twDataPathFromToDelay"><twSlack>7.448</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>2.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.512</twRouteDel><twTotDel>2.552</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2308"><twConstPath anchorID="2309" twDataPathType="twDataPathFromToDelay"><twSlack>4.580</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>5.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.171</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.851</twRouteDel><twTotDel>5.420</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2310"><twConstPath anchorID="2311" twDataPathType="twDataPathFromToDelay"><twSlack>6.580</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>3.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.026</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.706</twRouteDel><twTotDel>3.420</twTotDel><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2312"><twConstPath anchorID="2313" twDataPathType="twDataPathFromToDelay"><twSlack>7.579</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twTotPathDel>2.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.715</twRouteDel><twTotDel>2.421</twTotDel><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2314"><twSlack>1.569</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>1.569</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2315"><twSlack>2.063</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.467</twRouteDel><twTotDel>2.063</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2316"><twSlack>3.426</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.305</twRouteDel><twTotDel>3.426</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2317"><twSlack>1.424</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_107</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>1.424</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2318"><twSlack>1.918</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.524</twRouteDel><twTotDel>1.918</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2319"><twSlack>3.281</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.362</twRouteDel><twTotDel>3.281</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2320" twConstType="PATHDELAY" ><twConstHead uID="123"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.906</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2321"><twConstPath anchorID="2322" twDataPathType="twDataPathFromToDelay"><twSlack>4.094</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>5.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.526</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.003</twRouteDel><twTotDel>5.906</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2323"><twConstPath anchorID="2324" twDataPathType="twDataPathFromToDelay"><twSlack>5.923</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>4.077</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.552</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>3.029</twRouteDel><twTotDel>4.077</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2325"><twConstPath anchorID="2326" twDataPathType="twDataPathFromToDelay"><twSlack>7.850</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>2.150</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>2.150</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2327"><twConstPath anchorID="2328" twDataPathType="twDataPathFromToDelay"><twSlack>4.221</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>5.779</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.526</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.210</twRouteDel><twTotDel>5.779</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2329"><twConstPath anchorID="2330" twDataPathType="twDataPathFromToDelay"><twSlack>6.050</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>3.950</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.552</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.236</twRouteDel><twTotDel>3.950</twTotDel><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2331"><twConstPath anchorID="2332" twDataPathType="twDataPathFromToDelay"><twSlack>7.977</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twTotPathDel>2.023</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.317</twRouteDel><twTotDel>2.023</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2333"><twSlack>1.269</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.677</twRouteDel><twTotDel>1.269</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2334"><twSlack>2.431</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.835</twRouteDel><twTotDel>2.431</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2335"><twSlack>3.620</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.499</twRouteDel><twTotDel>3.620</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2336"><twSlack>1.128</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>1.128</twTotDel><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2337"><twSlack>2.290</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.539</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.896</twRouteDel><twTotDel>2.290</twTotDel><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2338"><twSlack>3.479</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.560</twRouteDel><twTotDel>3.479</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2339" twConstType="PATHDELAY" ><twConstHead uID="124"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.211</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2340"><twConstPath anchorID="2341" twDataPathType="twDataPathFromToDelay"><twSlack>3.789</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>6.211</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.695</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.642</twRouteDel><twTotDel>6.211</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2342"><twConstPath anchorID="2343" twDataPathType="twDataPathFromToDelay"><twSlack>5.935</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>4.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.351</twRouteDel><twTotDel>4.065</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2344"><twConstPath anchorID="2345" twDataPathType="twDataPathFromToDelay"><twSlack>7.556</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>2.444</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>2.444</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2346"><twConstPath anchorID="2347" twDataPathType="twDataPathFromToDelay"><twSlack>3.925</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>6.075</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.695</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.172</twRouteDel><twTotDel>6.075</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2348"><twConstPath anchorID="2349" twDataPathType="twDataPathFromToDelay"><twSlack>6.071</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>3.929</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.881</twRouteDel><twTotDel>3.929</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2350"><twConstPath anchorID="2351" twDataPathType="twDataPathFromToDelay"><twSlack>7.692</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twTotPathDel>2.308</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.268</twRouteDel><twTotDel>2.308</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2352"><twSlack>1.354</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y45.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.762</twRouteDel><twTotDel>1.354</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2353"><twSlack>2.378</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y45.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.782</twRouteDel><twTotDel>2.378</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2354"><twSlack>3.725</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.308</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X125Y45.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.604</twRouteDel><twTotDel>3.725</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2355"><twSlack>1.359</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_105</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;105&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.503</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>1.359</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2356"><twSlack>2.383</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.503</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.989</twRouteDel><twTotDel>2.383</twTotDel><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2357"><twSlack>3.730</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.308</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.503</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.811</twRouteDel><twTotDel>3.730</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2358" twConstType="PATHDELAY" ><twConstHead uID="125"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.945</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2359"><twConstPath anchorID="2360" twDataPathType="twDataPathFromToDelay"><twSlack>4.055</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>5.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.042</twRouteDel><twTotDel>5.945</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2361"><twConstPath anchorID="2362" twDataPathType="twDataPathFromToDelay"><twSlack>6.852</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>3.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.100</twRouteDel><twTotDel>3.148</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2363"><twConstPath anchorID="2364" twDataPathType="twDataPathFromToDelay"><twSlack>7.111</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>2.889</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;104&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.849</twRouteDel><twTotDel>2.889</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2365"><twConstPath anchorID="2366" twDataPathType="twDataPathFromToDelay"><twSlack>4.175</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>5.825</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.573</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.256</twRouteDel><twTotDel>5.825</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2367"><twConstPath anchorID="2368" twDataPathType="twDataPathFromToDelay"><twSlack>6.972</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>3.028</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.314</twRouteDel><twTotDel>3.028</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2369"><twConstPath anchorID="2370" twDataPathType="twDataPathFromToDelay"><twSlack>7.231</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twTotPathDel>2.769</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;104&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.063</twRouteDel><twTotDel>2.769</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2371"><twSlack>1.745</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;104&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y47.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>1.745</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2372"><twSlack>1.840</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y47.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.244</twRouteDel><twTotDel>1.840</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2373"><twSlack>3.668</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y47.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.547</twRouteDel><twTotDel>3.668</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2374"><twSlack>1.611</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X124Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X124Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;107&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;104&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>1.611</twTotDel><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2375"><twSlack>1.706</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.312</twRouteDel><twTotDel>1.706</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2376"><twSlack>3.534</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.615</twRouteDel><twTotDel>3.534</twTotDel><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2377" twConstType="PATHDELAY" ><twConstHead uID="126"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.157</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2378"><twConstPath anchorID="2379" twDataPathType="twDataPathFromToDelay"><twSlack>3.843</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>6.157</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.743</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.588</twRouteDel><twTotDel>6.157</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2380"><twConstPath anchorID="2381" twDataPathType="twDataPathFromToDelay"><twSlack>6.429</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>3.571</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.857</twRouteDel><twTotDel>3.571</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2382"><twConstPath anchorID="2383" twDataPathType="twDataPathFromToDelay"><twSlack>7.387</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>2.613</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.907</twRouteDel><twTotDel>2.613</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2384"><twConstPath anchorID="2385" twDataPathType="twDataPathFromToDelay"><twSlack>3.993</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>6.007</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.743</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>4.058</twRouteDel><twTotDel>6.007</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2386"><twConstPath anchorID="2387" twDataPathType="twDataPathFromToDelay"><twSlack>6.579</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>3.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.327</twRouteDel><twTotDel>3.421</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2388"><twConstPath anchorID="2389" twDataPathType="twDataPathFromToDelay"><twSlack>7.537</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twTotPathDel>2.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>1.377</twRouteDel><twTotDel>2.463</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2390"><twSlack>1.388</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.792</twRouteDel><twTotDel>1.388</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2391"><twSlack>1.974</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>1.374</twRouteDel><twTotDel>1.974</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2392"><twSlack>3.681</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.384</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>3.681</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2393"><twSlack>1.449</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_103</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.059</twRouteDel><twTotDel>1.449</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2394"><twSlack>2.035</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.641</twRouteDel><twTotDel>2.035</twTotDel><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2395"><twSlack>3.742</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.384</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.823</twRouteDel><twTotDel>3.742</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2396" twConstType="PATHDELAY" ><twConstHead uID="127"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.628</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2397"><twConstPath anchorID="2398" twDataPathType="twDataPathFromToDelay"><twSlack>4.372</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>5.628</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.240</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.059</twRouteDel><twTotDel>5.628</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2399"><twConstPath anchorID="2400" twDataPathType="twDataPathFromToDelay"><twSlack>5.931</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>4.069</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.536</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>4.069</twTotDel><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2401"><twConstPath anchorID="2402" twDataPathType="twDataPathFromToDelay"><twSlack>8.067</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>1.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.227</twRouteDel><twTotDel>1.933</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2403"><twConstPath anchorID="2404" twDataPathType="twDataPathFromToDelay"><twSlack>4.509</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>5.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.240</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.542</twRouteDel><twTotDel>5.491</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2405"><twConstPath anchorID="2406" twDataPathType="twDataPathFromToDelay"><twSlack>6.068</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>3.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.536</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.838</twRouteDel><twTotDel>3.932</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2407"><twConstPath anchorID="2408" twDataPathType="twDataPathFromToDelay"><twSlack>8.204</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twTotPathDel>1.796</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>0.710</twRouteDel><twTotDel>1.796</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2409"><twSlack>0.933</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y36.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.933</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2410"><twSlack>2.270</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y36.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>1.670</twRouteDel><twTotDel>2.270</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2411"><twSlack>3.352</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y36.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.227</twRouteDel><twTotDel>3.352</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2412"><twSlack>0.993</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>0.993</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2413"><twSlack>2.330</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.936</twRouteDel><twTotDel>2.330</twTotDel><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2414"><twSlack>3.412</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.493</twRouteDel><twTotDel>3.412</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2415" twConstType="PATHDELAY" ><twConstHead uID="128"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.473</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2416"><twConstPath anchorID="2417" twDataPathType="twDataPathFromToDelay"><twSlack>4.527</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>5.473</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.175</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>3.904</twRouteDel><twTotDel>5.473</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2418"><twConstPath anchorID="2419" twDataPathType="twDataPathFromToDelay"><twSlack>5.754</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>4.246</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.803</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>3.532</twRouteDel><twTotDel>4.246</twTotDel><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2420"><twConstPath anchorID="2421" twDataPathType="twDataPathFromToDelay"><twSlack>7.717</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>2.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.577</twRouteDel><twTotDel>2.283</twTotDel><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2422"><twConstPath anchorID="2423" twDataPathType="twDataPathFromToDelay"><twSlack>4.566</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>5.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.175</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>3.485</twRouteDel><twTotDel>5.434</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2424"><twConstPath anchorID="2425" twDataPathType="twDataPathFromToDelay"><twSlack>5.793</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>4.207</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.803</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.113</twRouteDel><twTotDel>4.207</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2426"><twConstPath anchorID="2427" twDataPathType="twDataPathFromToDelay"><twSlack>7.756</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twTotPathDel>2.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.086</twLogDel><twRouteDel>1.158</twRouteDel><twTotDel>2.244</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2428"><twSlack>1.249</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y36.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>1.249</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2429"><twSlack>2.452</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y36.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>1.852</twRouteDel><twTotDel>2.452</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2430"><twSlack>3.280</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y36.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.155</twRouteDel><twTotDel>3.280</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2431"><twSlack>1.212</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.822</twRouteDel><twTotDel>1.212</twTotDel><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2432"><twSlack>2.415</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>2.021</twRouteDel><twTotDel>2.415</twTotDel><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2433"><twSlack>3.243</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.324</twRouteDel><twTotDel>3.243</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2434" twConstType="PATHDELAY" ><twConstHead uID="129"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.874</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2435"><twConstPath anchorID="2436" twDataPathType="twDataPathFromToDelay"><twSlack>4.126</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>5.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.591</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>4.088</twRouteDel><twTotDel>5.874</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2437"><twConstPath anchorID="2438" twDataPathType="twDataPathFromToDelay"><twSlack>6.249</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>3.751</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.323</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>2.820</twRouteDel><twTotDel>3.751</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2439"><twConstPath anchorID="2440" twDataPathType="twDataPathFromToDelay"><twSlack>7.784</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>2.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;100&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.293</twRouteDel><twTotDel>2.216</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2441"><twConstPath anchorID="2442" twDataPathType="twDataPathFromToDelay"><twSlack>4.213</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>5.787</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.591</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twComp></twPathDel><twLogDel>1.513</twLogDel><twRouteDel>4.274</twRouteDel><twTotDel>5.787</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2443"><twConstPath anchorID="2444" twDataPathType="twDataPathFromToDelay"><twSlack>6.336</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>3.664</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.323</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>3.006</twRouteDel><twTotDel>3.664</twTotDel><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2445"><twConstPath anchorID="2446" twDataPathType="twDataPathFromToDelay"><twSlack>7.871</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twTotPathDel>2.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;100&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.479</twRouteDel><twTotDel>2.129</twTotDel><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2447"><twSlack>1.228</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;100&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y38.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.718</twRouteDel><twTotDel>1.228</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2448"><twSlack>2.161</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y38.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>1.647</twRouteDel><twTotDel>2.161</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2449"><twSlack>3.628</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y38.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>2.589</twRouteDel><twTotDel>3.628</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2450"><twSlack>1.168</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X112Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;103&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_100</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;100&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.778</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2451"><twSlack>2.101</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.707</twRouteDel><twTotDel>2.101</twTotDel><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2452"><twSlack>3.568</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y38.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.649</twRouteDel><twTotDel>3.568</twTotDel><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2453" twConstType="PATHDELAY" ><twConstHead uID="130"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.076</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2454"><twConstPath anchorID="2455" twDataPathType="twDataPathFromToDelay"><twSlack>3.924</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>6.076</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.783</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>4.285</twRouteDel><twTotDel>6.076</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2456"><twConstPath anchorID="2457" twDataPathType="twDataPathFromToDelay"><twSlack>6.524</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>3.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.038</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>2.540</twRouteDel><twTotDel>3.476</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2458"><twConstPath anchorID="2459" twDataPathType="twDataPathFromToDelay"><twSlack>8.142</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>1.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2460"><twConstPath anchorID="2461" twDataPathType="twDataPathFromToDelay"><twSlack>4.021</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>5.979</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.783</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twComp></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>4.464</twRouteDel><twTotDel>5.979</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2462"><twConstPath anchorID="2463" twDataPathType="twDataPathFromToDelay"><twSlack>6.621</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>3.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">2.038</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twComp></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>2.719</twRouteDel><twTotDel>3.379</twTotDel><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2464"><twConstPath anchorID="2465" twDataPathType="twDataPathFromToDelay"><twSlack>8.239</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twTotPathDel>1.761</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.148</twRouteDel><twTotDel>1.761</twTotDel><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2466"><twSlack>1.041</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>0.551</twRouteDel><twTotDel>1.041</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2467"><twSlack>2.065</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>1.537</twRouteDel><twTotDel>2.065</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2468"><twSlack>3.771</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y41.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.718</twRouteDel><twTotDel>3.771</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2469"><twSlack>0.946</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_99</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.604</twRouteDel><twTotDel>0.946</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2470"><twSlack>1.970</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twComp></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.590</twRouteDel><twTotDel>1.970</twTotDel><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2471"><twSlack>3.676</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.771</twRouteDel><twTotDel>3.676</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2472" twConstType="PATHDELAY" ><twConstHead uID="131"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.199</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2473"><twConstPath anchorID="2474" twDataPathType="twDataPathFromToDelay"><twSlack>3.801</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>6.199</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.821</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>4.296</twRouteDel><twTotDel>6.199</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2475"><twConstPath anchorID="2476" twDataPathType="twDataPathFromToDelay"><twSlack>6.909</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>3.091</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.043</twRouteDel><twTotDel>3.091</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2477"><twConstPath anchorID="2478" twDataPathType="twDataPathFromToDelay"><twSlack>8.038</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>1.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>0.961</twRouteDel><twTotDel>1.962</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2479"><twConstPath anchorID="2480" twDataPathType="twDataPathFromToDelay"><twSlack>3.930</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>6.070</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">3.821</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>4.501</twRouteDel><twTotDel>6.070</twTotDel><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2481"><twConstPath anchorID="2482" twDataPathType="twDataPathFromToDelay"><twSlack>7.038</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>2.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.248</twRouteDel><twTotDel>2.962</twTotDel><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2483"><twConstPath anchorID="2484" twDataPathType="twDataPathFromToDelay"><twSlack>8.167</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twTotPathDel>1.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>1.833</twTotDel><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2485"><twSlack>1.122</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>1.122</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2486"><twSlack>1.804</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.208</twRouteDel><twTotDel>1.804</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2487"><twSlack>3.828</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.413</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twBEL></twPathDel><twLogDel>1.121</twLogDel><twRouteDel>2.707</twRouteDel><twTotDel>3.828</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2488"><twSlack>0.979</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.623</twRouteDel><twTotDel>0.979</twTotDel><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2489"><twSlack>1.661</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.267</twRouteDel><twTotDel>1.661</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2490"><twSlack>3.685</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.413</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.766</twRouteDel><twTotDel>3.685</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="2491" twConstType="PATHDELAY" ><twConstHead uID="132"><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.570</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.CLK), 3 paths
</twPathRptBanner><twPathRpt anchorID="2492"><twConstPath anchorID="2493" twDataPathType="twDataPathFromToDelay"><twSlack>3.430</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>6.570</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.270</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twComp></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>5.001</twRouteDel><twTotDel>6.570</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2494"><twConstPath anchorID="2495" twDataPathType="twDataPathFromToDelay"><twSlack>6.807</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>3.193</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twComp></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>3.193</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2496"><twConstPath anchorID="2497" twDataPathType="twDataPathFromToDelay"><twSlack>7.961</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>2.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.372</twRouteDel><twTotDel>2.039</twTotDel><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="2498"><twConstPath anchorID="2499" twDataPathType="twDataPathFromToDelay"><twSlack>3.467</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>6.533</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">4.270</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>4.584</twRouteDel><twTotDel>6.533</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2500"><twConstPath anchorID="2501" twDataPathType="twDataPathFromToDelay"><twSlack>6.844</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>3.156</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.062</twRouteDel><twTotDel>3.156</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="2502"><twConstPath anchorID="2503" twDataPathType="twDataPathFromToDelay"><twSlack>7.998</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twTotPathDel>2.002</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>2.002</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.SR), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="2504"><twSlack>1.057</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2505"><twSlack>1.808</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>1.208</twRouteDel><twTotDel>1.808</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2506"><twSlack>3.991</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.695</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y44.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.866</twRouteDel><twTotDel>3.991</twTotDel><twDestClk twEdge ="twFalling">SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.CLK), 3 paths
</twPathRptBanner><twRacePath anchorID="2507"><twSlack>1.018</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;99&gt;</twComp><twBEL>SREG_CONTROL_INST/SPI_DATA_BUFFER_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>SREG_CONTROL_INST/SPI_DATA_BUFFER&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.662</twRouteDel><twTotDel>1.018</twTotDel><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2508"><twSlack>1.769</twSlack><twSrc BELType="FF">SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SREG_CONTROL_INST/SPI_FLUSH</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLOCK_100</twSrcClk><twPathDel><twSite>SLICE_X114Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o</twComp><twBEL>SREG_CONTROL_INST/SPI_FLUSH</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>SREG_CONTROL_INST/SPI_FLUSH</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twComp></twPathDel><twLogDel>0.394</twLogDel><twRouteDel>1.375</twRouteDel><twTotDel>1.769</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="2509"><twSlack>3.952</twSlack><twSrc BELType="PAD">RESET</twSrc><twDest BELType="LATCH">SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>RESET</twSrc><twDest BELType='LATCH'>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>R19.PAD</twSrcSite><twPathDel><twSite>R19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>RESET</twComp><twBEL>RESET</twBEL><twBEL>RESET_IBUF</twBEL><twBEL>ProtoComp99.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>266</twFanCnt><twDelInfo twEdge="twRising">2.695</twDelInfo><twComp>RESET_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC</twComp><twBEL>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o</twComp></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.033</twRouteDel><twTotDel>3.952</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="2510"><twConstRollup name="TS_CLOCK" fullName="TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="8.816" errors="0" errorRollup="0" items="0" itemsRollup="5342"/><twConstRollup name="TS_PLL_250_INST_clk0" fullName="TS_PLL_250_INST_clk0 = PERIOD TIMEGRP &quot;PLL_250_INST_clk0&quot; TS_CLOCK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.816" actualRollup="N/A" errors="0" errorRollup="0" items="855" itemsRollup="0"/><twConstRollup name="TS_PLL_DESER_INST_clkout1" fullName="TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /         0.125 HIGH 50%;" type="child" depth="1" requirement="80.000" prefType="period" actual="5.346" actualRollup="N/A" errors="0" errorRollup="0" items="855" itemsRollup="0"/><twConstRollup name="TS_CLOCK_DESER_1BIT" fullName="TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK / 0.5 HIGH         50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="15.956" actualRollup="N/A" errors="0" errorRollup="0" items="247" itemsRollup="0"/><twConstRollup name="TS_PLL_DESER_INST_clkout2" fullName="TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout2&quot; TS_CLOCK /         0.166666667 HIGH 50%;" type="child" depth="1" requirement="60.000" prefType="period" actual="29.933" actualRollup="N/A" errors="0" errorRollup="0" items="3385" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="2511"><twConstRollup name="TS_RESET" fullName="TS_RESET = PERIOD TIMEGRP &quot;RESET&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="18.396" actualRollup="8.353" errors="2" errorRollup="0" items="665" itemsRollup="756"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.006" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.677" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.832" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.239" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.366" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.475" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.746" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.985" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.135" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.505" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.339" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.138" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.057" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.039" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.146" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.015" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.033" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.826" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.969" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.806" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.667" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.384" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.745" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.171" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.372" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.942" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.190" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.123" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.349" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.588" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.841" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.541" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.744" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.511" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.713" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.345" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.352" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="8.054" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="8.353" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.704" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.344" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.776" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.796" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.242" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.429" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.380" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.027" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.988" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.829" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.221" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.572" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.466" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.939" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.738" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.034" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.575" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.790" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.964" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.117" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.257" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.954" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.210" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.746" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.950" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.765" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.203" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.290" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.287" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.930" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.470" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.260" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.402" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.741" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.987" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.495" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.994" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.523" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.165" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.481" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.544" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.831" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.873" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.500" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.181" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.017" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.882" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.871" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.409" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.462" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.882" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.558" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.290" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.175" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.287" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.818" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.267" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.339" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.854" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.960" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.672" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.091" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.879" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.400" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.633" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.624" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.503" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.674" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.093" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.447" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.001" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.830" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.472" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.603" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.066" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.409" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.551" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.906" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.211" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.945" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.157" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.628" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.473" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.874" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.076" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.199" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.570" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="2512">1</twUnmetConstCnt><twDataSheet anchorID="2513" twNameLen="15"><twClk2SUList anchorID="2514" twDestWidth="5"><twDest>CLOCK</twDest><twClk2SU><twSrc>CLOCK</twSrc><twRiseRise>7.336</twRiseRise><twFallRise>3.988</twFallRise><twRiseFall>4.408</twRiseFall><twFallFall>4.928</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="2515" twDestWidth="14"><twDest>GPIFII_PCLK_IN</twDest><twClk2SU><twSrc>GPIFII_PCLK_IN</twSrc><twRiseRise>1.225</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="2516" twDestWidth="5"><twDest>RESET</twDest><twClk2SU><twSrc>CLOCK</twSrc><twRiseFall>8.353</twRiseFall></twClk2SU><twClk2SU><twSrc>RESET</twSrc><twRiseFall>1.335</twRiseFall><twFallFall>1.335</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="2517"><twErrCnt>2</twErrCnt><twScore>8179</twScore><twSetupScore>8179</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>6763</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4145</twConnCnt></twConstCov><twStats anchorID="2518"><twMinPer>29.933</twMinPer><twFootnote number="1" /><twMaxFreq>33.408</twMaxFreq><twMaxFromToDel>8.353</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Nov 15 18:48:34 2016 </twTimestamp></twFoot><twClientInfo anchorID="2519"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 610 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
