// Seed: 2272065245
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_8 = 0;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input uwire id_7,
    output supply1 id_8
);
  integer id_10;
  ;
  initial $unsigned(18);
  ;
  logic id_11, id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12
  );
endmodule
