INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.sim/sim_1/synth/func/vedic32_32_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic32_32
INFO: [VRFC 10-311] analyzing module glbl
