$date
	Sun May 14 21:21:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_sl2 $end
$scope module uut $end
$var wire 7 ! A [6:0] $end
$var wire 16 " Y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx "
bx !
$end
#70
b111 "
b111 !
