// Seed: 346600905
module module_0 ();
  wire id_1;
  wire id_2 = id_1;
  wire id_4, id_5;
  logic [7:0] id_6 = id_6[1];
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wand id_9,
    output tri0 id_10,
    input uwire id_11,
    output supply0 id_12,
    input wor id_13,
    output wand id_14,
    input supply1 id_15
    , id_18,
    output uwire id_16
);
  module_0();
  initial id_10 = id_15;
  xnor (id_0, id_1, id_11, id_13, id_15, id_18, id_2, id_3, id_6, id_7, id_9);
endmodule
