;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, @-20
	ADD 120, 0
	CMP @0, @-2
	CMP 20, 110
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB -100, -100
	SUB @-127, 100
	SUB #-600, <0
	SUB #-72, @-200
	CMP -100, -301
	SUB @-121, 100
	CMP @127, 106
	CMP @-127, 100
	SUB 200, 0
	SUB 0, <-2
	SLT 210, 30
	SUB 0, <-2
	SLT 120, 0
	SUB @0, @2
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	ADD <210, 0
	MOV -11, -90
	SUB 201, 120
	CMP 12, @10
	CMP 12, @10
	CMP @121, 103
	ADD #-270, <-1
	CMP #-600, <0
	SUB 20, 110
	SPL @300, 90
	SPL @300, 90
	SUB 201, 120
	SUB 20, 110
	ADD #10, <11
	SPL 11, 60
	SUB 20, 110
	ADD #10, <11
	SPL 11, 60
	SPL 0, <702
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
