0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_lab/practice/4bit up sync/4bit up sync.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_lab/practice/4bit up sync/4bit up sync.srcs/sim_1/new/tb.v,1740590872,verilog,,,,tb,,,,,,,,
C:/FPGA_lab/practice/4bit up sync/4bit up sync.srcs/sources_1/new/T_ff.v,1740590914,verilog,,C:/FPGA_lab/practice/4bit up sync/4bit up sync.srcs/sources_1/new/sync4bit.v,,T_ff,,,,,,,,
C:/FPGA_lab/practice/4bit up sync/4bit up sync.srcs/sources_1/new/sync4bit.v,1740590872,verilog,,C:/FPGA_lab/practice/4bit up sync/4bit up sync.srcs/sim_1/new/tb.v,,sync4bit,,,,,,,,
