###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID lab1-3.eng.utah.edu)
#  Generated on:      Wed Nov 29 21:25:11 2023
#  Design:            soc_top
#  Command:           report_timing > ${rpt_dir}/timing_final.rpt
###############################################################
Path 1: MET Setup Check with Pin chip_displayer_display_m1_reg[0]/CLK 
Endpoint:   chip_displayer_display_m1_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: chip_displayer_display_m1_reg[0]/Q (^) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.017
- Setup                         0.175
+ Phase Shift                  20.000
= Required Time                19.843
- Arrival Time                  8.688
= Slack Time                   11.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     | chip_displayer_display_m1_reg[0] | CLK ^        |         |       |   0.017 |   11.172 | 
     | chip_displayer_display_m1_reg[0] | CLK ^ -> Q ^ | DFFQX1  | 7.637 |   7.654 |   18.809 | 
     | g4202__7482                      | A ^ -> Z v   | NAND2X1 | 0.274 |   7.928 |   19.083 | 
     | g4166__9315                      | C v -> Z ^   | NAND3X1 | 0.515 |   8.443 |   19.597 | 
     | g4158__1881                      | B ^ -> Z ^   | OR2X1   | 0.245 |   8.688 |   19.843 | 
     | chip_displayer_display_m1_reg[0] | D ^          | DFFQX1  | 0.000 |   8.688 |   19.843 | 
     +----------------------------------------------------------------------------------------+ 

