;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/08/2018 12:52:57 ã
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x09690000  	2409
0x0008	0x09110000  	2321
0x000C	0x09110000  	2321
0x0010	0x09110000  	2321
0x0014	0x09110000  	2321
0x0018	0x09110000  	2321
0x001C	0x09110000  	2321
0x0020	0x09110000  	2321
0x0024	0x09110000  	2321
0x0028	0x09110000  	2321
0x002C	0x09110000  	2321
0x0030	0x09110000  	2321
0x0034	0x09110000  	2321
0x0038	0x09110000  	2321
0x003C	0x09110000  	2321
0x0040	0x09110000  	2321
0x0044	0x09110000  	2321
0x0048	0x09110000  	2321
0x004C	0x09110000  	2321
0x0050	0x09110000  	2321
0x0054	0x09110000  	2321
0x0058	0x09110000  	2321
0x005C	0x09110000  	2321
0x0060	0x09110000  	2321
0x0064	0x09110000  	2321
0x0068	0x09110000  	2321
0x006C	0x09110000  	2321
0x0070	0x09110000  	2321
0x0074	0x09110000  	2321
0x0078	0x09110000  	2321
0x007C	0x09110000  	2321
0x0080	0x09110000  	2321
0x0084	0x09110000  	2321
0x0088	0x09110000  	2321
0x008C	0x09110000  	2321
0x0090	0x09110000  	2321
0x0094	0x09110000  	2321
0x0098	0x09110000  	2321
0x009C	0x09110000  	2321
0x00A0	0x09110000  	2321
0x00A4	0x09110000  	2321
0x00A8	0x09110000  	2321
0x00AC	0x09110000  	2321
0x00B0	0x09110000  	2321
0x00B4	0x09110000  	2321
0x00B8	0x09110000  	2321
0x00BC	0x09110000  	2321
0x00C0	0x09110000  	2321
0x00C4	0x09110000  	2321
0x00C8	0x09110000  	2321
0x00CC	0x09110000  	2321
0x00D0	0x09110000  	2321
0x00D4	0x09110000  	2321
0x00D8	0x09110000  	2321
0x00DC	0x09110000  	2321
0x00E0	0x09110000  	2321
0x00E4	0x09110000  	2321
0x00E8	0x09110000  	2321
0x00EC	0x09110000  	2321
0x00F0	0x09110000  	2321
0x00F4	0x09110000  	2321
0x00F8	0x09110000  	2321
0x00FC	0x09110000  	2321
0x0100	0x09110000  	2321
0x0104	0x09110000  	2321
0x0108	0x09110000  	2321
0x010C	0x09110000  	2321
0x0110	0x09110000  	2321
0x0114	0x09110000  	2321
0x0118	0x09110000  	2321
0x011C	0x09110000  	2321
0x0120	0x09110000  	2321
0x0124	0x09110000  	2321
0x0128	0x09110000  	2321
0x012C	0x09110000  	2321
0x0130	0x09110000  	2321
0x0134	0x09110000  	2321
0x0138	0x09110000  	2321
0x013C	0x09110000  	2321
0x0140	0x09110000  	2321
0x0144	0x09110000  	2321
0x0148	0x09110000  	2321
0x014C	0x09110000  	2321
0x0150	0x09110000  	2321
0x0154	0x09110000  	2321
0x0158	0x09110000  	2321
0x015C	0x09110000  	2321
0x0160	0x09110000  	2321
0x0164	0x09110000  	2321
0x0168	0x09110000  	2321
0x016C	0x09110000  	2321
0x0170	0x09110000  	2321
0x0174	0x09110000  	2321
0x0178	0x09110000  	2321
0x017C	0x09110000  	2321
0x0180	0x09110000  	2321
0x0184	0x09110000  	2321
; end of ____SysVT
_main:
;task3.c, 20 :: 		void main() {
0x0968	0xF000F81E  BL	2472
0x096C	0xF7FFFFD4  BL	2328
0x0970	0xF000F9CA  BL	3336
0x0974	0xF7FFFFE6  BL	2372
;task3.c, 21 :: 		GPIO_Digital_Output(&GPIOE_ODR,_GPIO_PINMASK_14);
0x0978	0xF2440100  MOVW	R1, #16384
0x097C	0x4809    LDR	R0, [PC, #36]
0x097E	0xF7FFFF2D  BL	_GPIO_Digital_Output+0
;task3.c, 22 :: 		buzzer(25,0.5,5);
0x0982	0x2105    MOVS	R1, #5
0x0984	0xEEB60A00  VMOV.F32	S0, #0.5
0x0988	0x2019    MOVS	R0, #25
0x098A	0xF7FFFF35  BL	_buzzer+0
;task3.c, 23 :: 		Delay_ms(5000);
0x098E	0xF24E67A9  MOVW	R7, #59049
0x0992	0xF2C01796  MOVT	R7, #406
0x0996	0xBF00    NOP
0x0998	0xBF00    NOP
L_main13:
0x099A	0x1E7F    SUBS	R7, R7, #1
0x099C	0xD1FD    BNE	L_main13
0x099E	0xBF00    NOP
0x09A0	0xBF00    NOP
;task3.c, 26 :: 		}
L_end_main:
L__main_end_loop:
0x09A2	0xE7FE    B	L__main_end_loop
0x09A4	0x10144002  	GPIOE_ODR+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0740	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x0742	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0746	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x074A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x074E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0750	0xB001    ADD	SP, SP, #4
0x0752	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x07A0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x07A2	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x07A6	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x07AA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x07AE	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x07B0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x07B4	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x07B6	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x07B8	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x07BA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x07BE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x07C2	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x07C4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x07C8	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x07CA	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x07CC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x07D0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x07D4	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x07D6	0xB001    ADD	SP, SP, #4
0x07D8	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x07DC	0xB081    SUB	SP, SP, #4
0x07DE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x07E2	0x4A04    LDR	R2, [PC, #16]
0x07E4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x07E6	0xF7FFFE93  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x07EA	0xF8DDE000  LDR	LR, [SP, #0]
0x07EE	0xB001    ADD	SP, SP, #4
0x07F0	0x4770    BX	LR
0x07F2	0xBF00    NOP
0x07F4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0510	0xB084    SUB	SP, SP, #16
0x0512	0xF8CDE000  STR	LR, [SP, #0]
0x0516	0xB28D    UXTH	R5, R1
0x0518	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x051A	0x4B86    LDR	R3, [PC, #536]
0x051C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0520	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0522	0x4618    MOV	R0, R3
0x0524	0xF7FFFE30  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0528	0xF1B50FFF  CMP	R5, #255
0x052C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x052E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0530	0x4B81    LDR	R3, [PC, #516]
0x0532	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0536	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0538	0x4B80    LDR	R3, [PC, #512]
0x053A	0x429E    CMP	R6, R3
0x053C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x053E	0xF2455355  MOVW	R3, #21845
0x0542	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0546	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0548	0x1D3D    ADDS	R5, R7, #4
0x054A	0x682C    LDR	R4, [R5, #0]
0x054C	0xF06F03FF  MVN	R3, #255
0x0550	0xEA040303  AND	R3, R4, R3, LSL #0
0x0554	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0556	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x055A	0x682C    LDR	R4, [R5, #0]
0x055C	0xF64F73FF  MOVW	R3, #65535
0x0560	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0564	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0566	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0568	0x2E42    CMP	R6, #66
0x056A	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x056C	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x056E	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0570	0xF64F73FF  MOVW	R3, #65535
0x0574	0x429D    CMP	R5, R3
0x0576	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0578	0x4B70    LDR	R3, [PC, #448]
0x057A	0x429E    CMP	R6, R3
0x057C	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x057E	0xF04F3355  MOV	R3, #1431655765
0x0582	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0584	0x1D3C    ADDS	R4, R7, #4
0x0586	0x2300    MOVS	R3, #0
0x0588	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x058A	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x058E	0xF04F33FF  MOV	R3, #-1
0x0592	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0594	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0596	0x2E42    CMP	R6, #66
0x0598	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x059A	0x2300    MOVS	R3, #0
0x059C	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x059E	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x05A0	0xF0060301  AND	R3, R6, #1
0x05A4	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x05A6	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x05A8	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x05AA	0xF0060308  AND	R3, R6, #8
0x05AE	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x05B0	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x05B2	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x05B4	0xF0060304  AND	R3, R6, #4
0x05B8	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x05BA	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x05BC	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x05BE	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x05C0	0xF4062301  AND	R3, R6, #528384
0x05C4	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x05C6	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x05C8	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x05CA	0xF4066300  AND	R3, R6, #2048
0x05CE	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x05D0	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x05D2	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x05D4	0xF4066380  AND	R3, R6, #1024
0x05D8	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x05DA	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x05DC	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x05DE	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x05E0	0xF0060320  AND	R3, R6, #32
0x05E4	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x05E6	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x05E8	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x05EA	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x05EC	0xF4067380  AND	R3, R6, #256
0x05F0	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x05F2	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x05F4	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x05F6	0xF0060380  AND	R3, R6, #128
0x05FA	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x05FC	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x05FE	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0600	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0602	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0606	0x9201    STR	R2, [SP, #4]
0x0608	0xFA1FF985  UXTH	R9, R5
0x060C	0x46B0    MOV	R8, R6
0x060E	0x4606    MOV	R6, R0
0x0610	0x4618    MOV	R0, R3
0x0612	0x460A    MOV	R2, R1
0x0614	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0616	0xF1BA0F10  CMP	R10, #16
0x061A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x061E	0xF04F0301  MOV	R3, #1
0x0622	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0626	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x062A	0x42A3    CMP	R3, R4
0x062C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0630	0xEA4F044A  LSL	R4, R10, #1
0x0634	0xF04F0303  MOV	R3, #3
0x0638	0x40A3    LSLS	R3, R4
0x063A	0x43DC    MVN	R4, R3
0x063C	0x683B    LDR	R3, [R7, #0]
0x063E	0x4023    ANDS	R3, R4
0x0640	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0642	0xEA4F034A  LSL	R3, R10, #1
0x0646	0xFA06F403  LSL	R4, R6, R3
0x064A	0x683B    LDR	R3, [R7, #0]
0x064C	0x4323    ORRS	R3, R4
0x064E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0650	0xF008030C  AND	R3, R8, #12
0x0654	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0656	0xF2070508  ADDW	R5, R7, #8
0x065A	0xEA4F044A  LSL	R4, R10, #1
0x065E	0xF04F0303  MOV	R3, #3
0x0662	0x40A3    LSLS	R3, R4
0x0664	0x43DC    MVN	R4, R3
0x0666	0x682B    LDR	R3, [R5, #0]
0x0668	0x4023    ANDS	R3, R4
0x066A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x066C	0xF2070508  ADDW	R5, R7, #8
0x0670	0xEA4F034A  LSL	R3, R10, #1
0x0674	0xFA02F403  LSL	R4, R2, R3
0x0678	0x682B    LDR	R3, [R5, #0]
0x067A	0x4323    ORRS	R3, R4
0x067C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x067E	0x1D3D    ADDS	R5, R7, #4
0x0680	0xFA1FF48A  UXTH	R4, R10
0x0684	0xF04F0301  MOV	R3, #1
0x0688	0x40A3    LSLS	R3, R4
0x068A	0x43DC    MVN	R4, R3
0x068C	0x682B    LDR	R3, [R5, #0]
0x068E	0x4023    ANDS	R3, R4
0x0690	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x0692	0x1D3D    ADDS	R5, R7, #4
0x0694	0xFA1FF48A  UXTH	R4, R10
0x0698	0xB28B    UXTH	R3, R1
0x069A	0xFA03F404  LSL	R4, R3, R4
0x069E	0xB2A4    UXTH	R4, R4
0x06A0	0x682B    LDR	R3, [R5, #0]
0x06A2	0x4323    ORRS	R3, R4
0x06A4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x06A6	0xF207050C  ADDW	R5, R7, #12
0x06AA	0xFA1FF38A  UXTH	R3, R10
0x06AE	0x005C    LSLS	R4, R3, #1
0x06B0	0xB2A4    UXTH	R4, R4
0x06B2	0xF04F0303  MOV	R3, #3
0x06B6	0x40A3    LSLS	R3, R4
0x06B8	0x43DC    MVN	R4, R3
0x06BA	0x682B    LDR	R3, [R5, #0]
0x06BC	0x4023    ANDS	R3, R4
0x06BE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x06C0	0xF207050C  ADDW	R5, R7, #12
0x06C4	0xEA4F034A  LSL	R3, R10, #1
0x06C8	0xFA00F403  LSL	R4, R0, R3
0x06CC	0x682B    LDR	R3, [R5, #0]
0x06CE	0x4323    ORRS	R3, R4
0x06D0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x06D2	0xF0080308  AND	R3, R8, #8
0x06D6	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x06D8	0xF4080370  AND	R3, R8, #15728640
0x06DC	0x0D1B    LSRS	R3, R3, #20
0x06DE	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x06E2	0xF1BA0F07  CMP	R10, #7
0x06E6	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x06E8	0xF2070324  ADDW	R3, R7, #36
0x06EC	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x06EE	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x06F2	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x06F4	0xF2070320  ADDW	R3, R7, #32
0x06F8	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x06FA	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x06FC	0x00AC    LSLS	R4, R5, #2
0x06FE	0xF04F030F  MOV	R3, #15
0x0702	0x40A3    LSLS	R3, R4
0x0704	0x43DC    MVN	R4, R3
0x0706	0x9B02    LDR	R3, [SP, #8]
0x0708	0x681B    LDR	R3, [R3, #0]
0x070A	0xEA030404  AND	R4, R3, R4, LSL #0
0x070E	0x9B02    LDR	R3, [SP, #8]
0x0710	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0712	0xF89D400C  LDRB	R4, [SP, #12]
0x0716	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0718	0x409C    LSLS	R4, R3
0x071A	0x9B02    LDR	R3, [SP, #8]
0x071C	0x681B    LDR	R3, [R3, #0]
0x071E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0722	0x9B02    LDR	R3, [SP, #8]
0x0724	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0726	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x072A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x072C	0xF8DDE000  LDR	LR, [SP, #0]
0x0730	0xB004    ADD	SP, SP, #16
0x0732	0x4770    BX	LR
0x0734	0xFC00FFFF  	#-1024
0x0738	0x0000FFFF  	#-65536
0x073C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_buzzer:
;task3.c, 4 :: 		void buzzer(u8 frequency_KHz,f32 Duty,u32 Time_s )
; Time_s start address is: 4 (R1)
; Duty start address is: 0 (S0)
0x07F8	0xB087    SUB	SP, SP, #28
0x07FA	0xF8CDE000  STR	LR, [SP, #0]
; frequency_KHz start address is: 0 (R0)
0x07FE	0xEEF01A40  VMOV.F32	S3, S0
; Time_s end address is: 4 (R1)
; Duty end address is: 0 (S0)
; frequency_KHz end address is: 0 (R0)
; frequency_KHz start address is: 0 (R0)
; Duty start address is: 12 (S3)
; Time_s start address is: 4 (R1)
;task3.c, 6 :: 		f32 Period_Time_us=1000.0/frequency_KHz;
0x0802	0xEE000A90  VMOV	S1, R0
0x0806	0xEEF80A60  VCVT.F32.U32	S1, S1
; frequency_KHz end address is: 0 (R0)
0x080A	0x4A3E    LDR	R2, [PC, #248]
0x080C	0xEE002A10  VMOV	S0, R2
0x0810	0xEEC00A20  VDIV.F32	S1, S0, S1
; Period_Time_us start address is: 8 (S2)
0x0814	0xEEB01A60  VMOV.F32	S2, S1
;task3.c, 7 :: 		u32 high=Period_Time_us*Duty;
0x0818	0xEE200AA1  VMUL.F32	S0, S1, S3
; Duty end address is: 12 (S3)
0x081C	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0820	0xEE102A10  VMOV	R2, S0
; high start address is: 40 (R10)
0x0824	0x4692    MOV	R10, R2
;task3.c, 8 :: 		u32 low= Period_Time_us-high;
0x0826	0xEE002A10  VMOV	S0, R2
0x082A	0xEEB80A40  VCVT.F32.U32	S0, S0
0x082E	0xEE300AC0  VSUB.F32	S0, S1, S0
0x0832	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0836	0xEE102A10  VMOV	R2, S0
; low start address is: 44 (R11)
0x083A	0x4693    MOV	R11, R2
;task3.c, 9 :: 		u32 counter=0;
;task3.c, 11 :: 		u64 num_of_cycles=((u64)Time_s*1000000)/(u64)Period_Time_us;
0x083C	0x460E    MOV	R6, R1
0x083E	0x2700    MOVS	R7, #0
; Time_s end address is: 4 (R1)
0x0840	0x4C31    LDR	R4, [PC, #196]
0x0842	0x2500    MOVS	R5, #0
0x0844	0xFBA62304  UMULL	R2, R3, R6, R4
0x0848	0xFB073304  MLA	R3, R7, R4, R3
0x084C	0xFB063305  MLA	R3, R6, R5, R3
0x0850	0xE9CD2305  STRD	R2, R3, [SP, #20]
0x0854	0xEE110A10  VMOV	R0, S2
0x0858	0xF7FFFE26  BL	__FloatToUnsignedLongLong+0
; Period_Time_us end address is: 8 (S2)
0x085C	0xE9CD0103  STRD	R0, R1, [SP, #12]
0x0860	0xE9DD0105  LDRD	R0, R1, [SP, #20]
0x0864	0xE9CD2301  STRD	R2, R3, [SP, #4]
0x0868	0xE9DD2303  LDRD	R2, R3, [SP, #12]
0x086C	0xF7FFFD1E  BL	__Div_64x64_U+0
0x0870	0xE9DD2301  LDRD	R2, R3, [SP, #4]
; num_of_cycles start address is: 0 (R0)
;task3.c, 12 :: 		for(counter1=0;counter1<num_of_cycles;counter1++)
; counter1 start address is: 24 (R6)
0x0874	0x2600    MOVS	R6, #0
0x0876	0x2700    MOVS	R7, #0
; high end address is: 40 (R10)
; low end address is: 44 (R11)
; num_of_cycles end address is: 0 (R0)
; counter1 end address is: 24 (R6)
0x0878	0x4655    MOV	R5, R10
0x087A	0x465C    MOV	R4, R11
L_buzzer0:
; counter1 start address is: 24 (R6)
; num_of_cycles start address is: 0 (R0)
; low start address is: 16 (R4)
; high start address is: 20 (R5)
0x087C	0x1A32    SUBS	R2, R6, R0
0x087E	0xEB770201  SBCS	R2, R7, R1, LSL #0
0x0882	0xD23B    BCS	L_buzzer1
;task3.c, 14 :: 		GPIOE_ODR|=1<<14;
0x0884	0x4A21    LDR	R2, [PC, #132]
0x0886	0x6812    LDR	R2, [R2, #0]
0x0888	0xF4424380  ORR	R3, R2, #16384
0x088C	0x4A1F    LDR	R2, [PC, #124]
0x088E	0x6013    STR	R3, [R2, #0]
;task3.c, 15 :: 		for(counter=0;counter<high;counter++)Delay_us(1);
; counter start address is: 12 (R3)
0x0890	0x2300    MOVS	R3, #0
; num_of_cycles end address is: 0 (R0)
; low end address is: 16 (R4)
; high end address is: 20 (R5)
; counter end address is: 12 (R3)
; counter1 end address is: 24 (R6)
L_buzzer3:
; counter start address is: 12 (R3)
; high start address is: 20 (R5)
; low start address is: 16 (R4)
; num_of_cycles start address is: 0 (R0)
; counter1 start address is: 24 (R6)
0x0892	0x42AB    CMP	R3, R5
0x0894	0xD211    BCS	L_buzzer4
0x0896	0xE9CD6701  STRD	R6, R7, [SP, #4]
0x089A	0xF2400703  MOVW	R7, #3
0x089E	0xF2C00700  MOVT	R7, #0
L_buzzer6:
0x08A2	0x1E7F    SUBS	R7, R7, #1
0x08A4	0xD1FD    BNE	L_buzzer6
0x08A6	0xBF00    NOP
0x08A8	0xBF00    NOP
0x08AA	0xBF00    NOP
0x08AC	0xBF00    NOP
0x08AE	0xBF00    NOP
0x08B0	0xBF00    NOP
0x08B2	0xE9DD6701  LDRD	R6, R7, [SP, #4]
0x08B6	0x1C5B    ADDS	R3, R3, #1
; counter end address is: 12 (R3)
0x08B8	0xE7EB    B	L_buzzer3
L_buzzer4:
;task3.c, 16 :: 		GPIOE_ODR&=~(1<<14);
0x08BA	0x4A14    LDR	R2, [PC, #80]
0x08BC	0x6813    LDR	R3, [R2, #0]
0x08BE	0xF46F4280  MVN	R2, #16384
0x08C2	0x4013    ANDS	R3, R2
0x08C4	0x4A11    LDR	R2, [PC, #68]
0x08C6	0x6013    STR	R3, [R2, #0]
;task3.c, 17 :: 		for(counter=0;counter<low;counter++)Delay_us(1);
; counter start address is: 12 (R3)
0x08C8	0x2300    MOVS	R3, #0
; num_of_cycles end address is: 0 (R0)
; low end address is: 16 (R4)
; high end address is: 20 (R5)
; counter end address is: 12 (R3)
; counter1 end address is: 24 (R6)
L_buzzer8:
; counter start address is: 12 (R3)
; counter1 start address is: 24 (R6)
; num_of_cycles start address is: 0 (R0)
; low start address is: 16 (R4)
; high start address is: 20 (R5)
0x08CA	0x42A3    CMP	R3, R4
0x08CC	0xD211    BCS	L_buzzer9
0x08CE	0xE9CD6701  STRD	R6, R7, [SP, #4]
0x08D2	0xF2400703  MOVW	R7, #3
0x08D6	0xF2C00700  MOVT	R7, #0
L_buzzer11:
0x08DA	0x1E7F    SUBS	R7, R7, #1
0x08DC	0xD1FD    BNE	L_buzzer11
0x08DE	0xBF00    NOP
0x08E0	0xBF00    NOP
0x08E2	0xBF00    NOP
0x08E4	0xBF00    NOP
0x08E6	0xBF00    NOP
0x08E8	0xBF00    NOP
0x08EA	0xE9DD6701  LDRD	R6, R7, [SP, #4]
0x08EE	0x1C5B    ADDS	R3, R3, #1
; counter end address is: 12 (R3)
0x08F0	0xE7EB    B	L_buzzer8
L_buzzer9:
;task3.c, 12 :: 		for(counter1=0;counter1<num_of_cycles;counter1++)
0x08F2	0xF1160601  ADDS	R6, R6, #1
0x08F6	0xF1470700  ADC	R7, R7, #0
;task3.c, 18 :: 		}
; num_of_cycles end address is: 0 (R0)
; low end address is: 16 (R4)
; high end address is: 20 (R5)
; counter1 end address is: 24 (R6)
0x08FA	0xE7BF    B	L_buzzer0
L_buzzer1:
;task3.c, 19 :: 		}
L_end_buzzer:
0x08FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0900	0xB007    ADD	SP, SP, #28
0x0902	0x4770    BX	LR
0x0904	0x0000447A  	#1148846080
0x0908	0x4240000F  	#1000000
0x090C	0x10144002  	GPIOE_ODR+0
; end of _buzzer
__FloatToUnsignedLongLong:
;__Lib_MathDouble.c, 1781 :: 		
0x04A8	0xB081    SUB	SP, SP, #4
0x04AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 1783 :: 		
0x04AE	0xB50C    PUSH	(R2, R3, R14)
;__Lib_MathDouble.c, 1784 :: 		
0x04B0	0x2100    MOVS	R1, #0
;__Lib_MathDouble.c, 1785 :: 		
0x04B2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1786 :: 		
0x04B4	0xBF58    IT	PL
;__Lib_MathDouble.c, 1787 :: 		
0x04B6	0xE002    BPL	__me_jump
;__Lib_MathDouble.c, 1788 :: 		
0x04B8	0xF7FFFEBA  BL	__FloatToSignedLongLong+0
;__Lib_MathDouble.c, 1789 :: 		
0x04BC	0xE022    B	__me_endLab
;__Lib_MathDouble.c, 1792 :: 		
__me_jump:
;__Lib_MathDouble.c, 1793 :: 		
0x04BE	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 1794 :: 		
0x04C0	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 1796 :: 		
0x04C2	0x3B7F    SUBS	R3, #127
;__Lib_MathDouble.c, 1797 :: 		
0x04C4	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 1798 :: 		
0x04C6	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 1800 :: 		
0x04CA	0xE01B    BCC	__me_endLab
;__Lib_MathDouble.c, 1802 :: 		
0x04CC	0xF1D3033F  RSBS	R3, R3, #63
;__Lib_MathDouble.c, 1803 :: 		
0x04D0	0xD315    BCC	__me_ovfl
;__Lib_MathDouble.c, 1805 :: 		
0x04D2	0x0200    LSLS	R0, R0, #8
;__Lib_MathDouble.c, 1806 :: 		
0x04D4	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 1809 :: 		
0x04D8	0x2B20    CMP	R3, #32
;__Lib_MathDouble.c, 1810 :: 		
0x04DA	0xBF22    ITTT	CS
;__Lib_MathDouble.c, 1811 :: 		
0x04DC	0x4601    MOVCS	R1, R0
;__Lib_MathDouble.c, 1812 :: 		
0x04DE	0xF04F0000  MOVCS	R0, #0
;__Lib_MathDouble.c, 1813 :: 		
0x04E2	0x3B20    SUBCS	R3, #32
;__Lib_MathDouble.c, 1814 :: 		
0x04E4	0xFA21F103  LSR	R1, R1, R3
;__Lib_MathDouble.c, 1815 :: 		
0x04E8	0xBF3F    ITTTT	CC
;__Lib_MathDouble.c, 1816 :: 		
0x04EA	0xF1C30220  RSBCC	R2, R3, #32
;__Lib_MathDouble.c, 1817 :: 		
0x04EE	0xFA00F202  LSLCC	R2, R0, R2
;__Lib_MathDouble.c, 1818 :: 		
0x04F2	0x4311    ORRCC	R1, R2
;__Lib_MathDouble.c, 1819 :: 		
0x04F4	0x40D8    LSRCC	R0, R3
;__Lib_MathDouble.c, 1824 :: 		
0x04F6	0x4686    MOV	LR, R0
;__Lib_MathDouble.c, 1825 :: 		
0x04F8	0x4608    MOV	R0, R1
;__Lib_MathDouble.c, 1826 :: 		
0x04FA	0x4671    MOV	R1, LR
;__Lib_MathDouble.c, 1829 :: 		
0x04FC	0xE002    B	__me_endLab
;__Lib_MathDouble.c, 1831 :: 		
__me_ovfl:
0x04FE	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1832 :: 		
0x0500	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 1833 :: 		
0x0502	0x4601    MOV	R1, R0
;__Lib_MathDouble.c, 1835 :: 		
__me_endLab:
;__Lib_MathDouble.c, 1836 :: 		
0x0504	0xE8BD400C  POP	(R2, R3, R14)
;__Lib_MathDouble.c, 1838 :: 		
L_end__FloatToUnsignedLongLong:
0x0508	0xF8DDE000  LDR	LR, [SP, #0]
0x050C	0xB001    ADD	SP, SP, #4
0x050E	0x4770    BX	LR
; end of __FloatToUnsignedLongLong
__FloatToSignedLongLong:
;__Lib_MathDouble.c, 1712 :: 		
0x0230	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1714 :: 		
0x0232	0xB51C    PUSH	(R2, R3, R4, R14)
;__Lib_MathDouble.c, 1716 :: 		
0x0234	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 1717 :: 		
0x0238	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 1719 :: 		
0x023C	0x3C7F    SUBS	R4, #127
;__Lib_MathDouble.c, 1720 :: 		
0x023E	0xBF42    ITTT	MI
;__Lib_MathDouble.c, 1721 :: 		
0x0240	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 1722 :: 		
0x0244	0xF04F0100  MOVMI	R1, #0
;__Lib_MathDouble.c, 1724 :: 		
0x0248	0xE02B    BMI	__me_lab_end
;__Lib_MathDouble.c, 1726 :: 		
0x024A	0xF1D4043F  RSBS	R4, R4, #63
;__Lib_MathDouble.c, 1727 :: 		
0x024E	0xD91E    BLS	__me_ovfl
;__Lib_MathDouble.c, 1729 :: 		
0x0250	0x0002    MOVS	R2, R0
;__Lib_MathDouble.c, 1730 :: 		
0x0252	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 1731 :: 		
0x0256	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 1733 :: 		
0x025A	0x2100    MOVS	R1, #0
;__Lib_MathDouble.c, 1735 :: 		
0x025C	0x2C20    CMP	R4, #32
;__Lib_MathDouble.c, 1736 :: 		
0x025E	0xBF22    ITTT	CS
;__Lib_MathDouble.c, 1737 :: 		
0x0260	0x4601    MOVCS	R1, R0
;__Lib_MathDouble.c, 1738 :: 		
0x0262	0xF04F0000  MOVCS	R0, #0
;__Lib_MathDouble.c, 1739 :: 		
0x0266	0x3C20    SUBCS	R4, #32
;__Lib_MathDouble.c, 1740 :: 		
0x0268	0xFA21F104  LSR	R1, R1, R4
;__Lib_MathDouble.c, 1741 :: 		
0x026C	0xBF3F    ITTTT	CC
;__Lib_MathDouble.c, 1742 :: 		
0x026E	0xF1C40320  RSBCC	R3, R4, #32
;__Lib_MathDouble.c, 1743 :: 		
0x0272	0xFA00F303  LSLCC	R3, R0, R3
;__Lib_MathDouble.c, 1744 :: 		
0x0276	0x4319    ORRCC	R1, R3
;__Lib_MathDouble.c, 1745 :: 		
0x0278	0x40E0    LSRCC	R0, R4
;__Lib_MathDouble.c, 1747 :: 		
0x027A	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 1748 :: 		
0x027C	0xD503    BPL	return
;__Lib_MathDouble.c, 1750 :: 		
0x027E	0x2300    MOVS	R3, #0
;__Lib_MathDouble.c, 1751 :: 		
0x0280	0x4249    RSBS	R1, R1, #0
;__Lib_MathDouble.c, 1752 :: 		
0x0282	0xEB630000  SBC	R0, R3, R0, LSL #0
;__Lib_MathDouble.c, 1754 :: 		
return:
;__Lib_MathDouble.c, 1758 :: 		
0x0286	0x4686    MOV	LR, R0
;__Lib_MathDouble.c, 1759 :: 		
0x0288	0x4608    MOV	R0, R1
;__Lib_MathDouble.c, 1760 :: 		
0x028A	0x4671    MOV	R1, LR
;__Lib_MathDouble.c, 1763 :: 		
0x028C	0xE009    B	__me_lab_end
;__Lib_MathDouble.c, 1765 :: 		
__me_ovfl:
0x028E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1766 :: 		
0x0290	0xF04F4100  MOV	R1, #-2147483648
;__Lib_MathDouble.c, 1767 :: 		
0x0294	0xF04F0000  MOV	R0, #0
;__Lib_MathDouble.c, 1768 :: 		
0x0298	0xBF48    IT	MI
;__Lib_MathDouble.c, 1770 :: 		
0x029A	0xE002    BMI	__me_lab_end
;__Lib_MathDouble.c, 1771 :: 		
0x029C	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 1772 :: 		
0x029E	0xF1610100  SBC	R1, R1, #0
;__Lib_MathDouble.c, 1773 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1774 :: 		
0x02A2	0xE8BD401C  POP	(R2, R3, R4, R14)
;__Lib_MathDouble.c, 1776 :: 		
L_end__FloatToSignedLongLong:
0x02A6	0xB001    ADD	SP, SP, #4
0x02A8	0x4770    BX	LR
; end of __FloatToSignedLongLong
__Div_64x64_U:
;__Lib_Math.c, 373 :: 		
0x02AC	0xB081    SUB	SP, SP, #4
;__Lib_Math.c, 376 :: 		
0x02AE	0xE92D41F0  PUSH	(R4, R5, R6, R7, R8, R14)
;__Lib_Math.c, 377 :: 		
0x02B2	0x461C    MOV	R4, R3
;__Lib_Math.c, 378 :: 		
0x02B4	0x4615    MOV	R5, R2
;__Lib_Math.c, 380 :: 		
0x02B6	0x428C    CMP	R4, R1
;__Lib_Math.c, 381 :: 		
0x02B8	0xBF08    IT	EQ
;__Lib_Math.c, 382 :: 		
0x02BA	0x4285    CMPEQ	R5, R0
;__Lib_Math.c, 383 :: 		
0x02BC	0xBF82    ITTT	HI
;__Lib_Math.c, 384 :: 		
0x02BE	0xF04F0300  MOVHI	R3, #0
;__Lib_Math.c, 385 :: 		
0x02C2	0xF04F0200  MOVHI	R2, #0
;__Lib_Math.c, 387 :: 		
0x02C6	0xE0E4    BHI	__me_label_return
;__Lib_Math.c, 392 :: 		
0x02C8	0x2C00    CMP	R4, #0
;__Lib_Math.c, 393 :: 		
0x02CA	0xBF08    IT	EQ
;__Lib_Math.c, 394 :: 		
0x02CC	0x2D00    CMPEQ	R5, #0
;__Lib_Math.c, 397 :: 		
0x02CE	0xD107    BNE	__me_not_zero_
;__Lib_Math.c, 399 :: 		
0x02D0	0x2900    CMP	R1, #0
;__Lib_Math.c, 400 :: 		
0x02D2	0xBF0E    ITEE	EQ
;__Lib_Math.c, 401 :: 		
0x02D4	0x2800    CMPEQ	R0, #0
;__Lib_Math.c, 404 :: 		
0x02D6	0xF06F0000  MVNNE	R0, #0
;__Lib_Math.c, 405 :: 		
0x02DA	0xF06F0100  MVNNE	R1, #0
;__Lib_Math.c, 411 :: 		
0x02DE	0xE0DE    B	__me_lab_end
;__Lib_Math.c, 419 :: 		
__me_not_zero_:
;__Lib_Math.c, 420 :: 		
0x02E0	0xF05F0900  MOVS	R9, #0
;__Lib_Math.c, 421 :: 		
0x02E4	0xF05F0E00  MOVS	LR, #0
;__Lib_Math.c, 426 :: 		
0x02E8	0x2C00    CMP	R4, #0
;__Lib_Math.c, 427 :: 		
0x02EA	0xBF08    IT	EQ
;__Lib_Math.c, 428 :: 		
0x02EC	0x428D    CMPEQ	R5, R1
;__Lib_Math.c, 429 :: 		
0x02EE	0xBF9C    ITT	LS
;__Lib_Math.c, 430 :: 		
0x02F0	0x462C    MOVLS	R4, R5
;__Lib_Math.c, 431 :: 		
0x02F2	0xF04F0500  MOVLS	R5, #0
;__Lib_Math.c, 434 :: 		
0x02F6	0x0C07    LSRS	R7, R0, #16
;__Lib_Math.c, 435 :: 		
0x02F8	0xEA474701  ORR	R7, R7, R1, LSL #16
;__Lib_Math.c, 436 :: 		
0x02FC	0x0C0E    LSRS	R6, R1, #16
;__Lib_Math.c, 437 :: 		
0x02FE	0x42B4    CMP	R4, R6
;__Lib_Math.c, 438 :: 		
0x0300	0xBF08    IT	EQ
;__Lib_Math.c, 439 :: 		
0x0302	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 441 :: 		
0x0304	0xBF9E    ITTT	LS
;__Lib_Math.c, 442 :: 		
0x0306	0xEA5F4404  LSLSLS	R4, R4, #16
;__Lib_Math.c, 443 :: 		
0x030A	0xEA444415  ORRLS	R4, R4, R5, LSR #16
;__Lib_Math.c, 444 :: 		
0x030E	0xEA5F4505  LSLSLS	R5, R5, #16
;__Lib_Math.c, 447 :: 		
0x0312	0x0A07    LSRS	R7, R0, #8
;__Lib_Math.c, 448 :: 		
0x0314	0xEA476701  ORR	R7, R7, R1, LSL #24
;__Lib_Math.c, 449 :: 		
0x0318	0x0A0E    LSRS	R6, R1, #8
;__Lib_Math.c, 450 :: 		
0x031A	0x42B4    CMP	R4, R6
;__Lib_Math.c, 451 :: 		
0x031C	0xBF08    IT	EQ
;__Lib_Math.c, 452 :: 		
0x031E	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 454 :: 		
0x0320	0xBF9E    ITTT	LS
;__Lib_Math.c, 455 :: 		
0x0322	0xEA5F2404  LSLSLS	R4, R4, #8
;__Lib_Math.c, 456 :: 		
0x0326	0xEA446415  ORRLS	R4, R4, R5, LSR #24
;__Lib_Math.c, 457 :: 		
0x032A	0xEA5F2505  LSLSLS	R5, R5, #8
;__Lib_Math.c, 461 :: 		
0x032E	0x0847    LSRS	R7, R0, #1
;__Lib_Math.c, 462 :: 		
0x0330	0xEA4777C1  ORR	R7, R7, R1, LSL #31
;__Lib_Math.c, 463 :: 		
0x0334	0x084E    LSRS	R6, R1, #1
;__Lib_Math.c, 464 :: 		
0x0336	0x42B4    CMP	R4, R6
;__Lib_Math.c, 465 :: 		
0x0338	0xBF08    IT	EQ
;__Lib_Math.c, 466 :: 		
0x033A	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 467 :: 		
0x033C	0xF2008094  BHI	__me_mod1
;__Lib_Math.c, 469 :: 		
0x0340	0x0887    LSRS	R7, R0, #2
;__Lib_Math.c, 470 :: 		
0x0342	0xEA477781  ORR	R7, R7, R1, LSL #30
;__Lib_Math.c, 471 :: 		
0x0346	0x088E    LSRS	R6, R1, #2
;__Lib_Math.c, 472 :: 		
0x0348	0x42B4    CMP	R4, R6
;__Lib_Math.c, 473 :: 		
0x034A	0xBF08    IT	EQ
;__Lib_Math.c, 474 :: 		
0x034C	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 475 :: 		
0x034E	0xF200807D  BHI	__me_mod2
;__Lib_Math.c, 477 :: 		
0x0352	0x08C7    LSRS	R7, R0, #3
;__Lib_Math.c, 478 :: 		
0x0354	0xEA477741  ORR	R7, R7, R1, LSL #29
;__Lib_Math.c, 479 :: 		
0x0358	0x08CE    LSRS	R6, R1, #3
;__Lib_Math.c, 480 :: 		
0x035A	0x42B4    CMP	R4, R6
;__Lib_Math.c, 481 :: 		
0x035C	0xBF08    IT	EQ
;__Lib_Math.c, 482 :: 		
0x035E	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 483 :: 		
0x0360	0xD866    BHI	__me_mod3
;__Lib_Math.c, 485 :: 		
0x0362	0x0907    LSRS	R7, R0, #4
;__Lib_Math.c, 486 :: 		
0x0364	0xEA477701  ORR	R7, R7, R1, LSL #28
;__Lib_Math.c, 487 :: 		
0x0368	0x090E    LSRS	R6, R1, #4
;__Lib_Math.c, 488 :: 		
0x036A	0x42B4    CMP	R4, R6
;__Lib_Math.c, 489 :: 		
0x036C	0xBF08    IT	EQ
;__Lib_Math.c, 490 :: 		
0x036E	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 491 :: 		
0x0370	0xD850    BHI	__me_mod4
;__Lib_Math.c, 493 :: 		
0x0372	0x0947    LSRS	R7, R0, #5
;__Lib_Math.c, 494 :: 		
0x0374	0xEA4767C1  ORR	R7, R7, R1, LSL #27
;__Lib_Math.c, 495 :: 		
0x0378	0x094E    LSRS	R6, R1, #5
;__Lib_Math.c, 496 :: 		
0x037A	0x42B4    CMP	R4, R6
;__Lib_Math.c, 497 :: 		
0x037C	0xBF08    IT	EQ
;__Lib_Math.c, 498 :: 		
0x037E	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 499 :: 		
0x0380	0xD83A    BHI	__me_mod5
;__Lib_Math.c, 501 :: 		
0x0382	0x0987    LSRS	R7, R0, #6
;__Lib_Math.c, 502 :: 		
0x0384	0xEA476781  ORR	R7, R7, R1, LSL #26
;__Lib_Math.c, 503 :: 		
0x0388	0x098E    LSRS	R6, R1, #6
;__Lib_Math.c, 504 :: 		
0x038A	0x42B4    CMP	R4, R6
;__Lib_Math.c, 505 :: 		
0x038C	0xBF08    IT	EQ
;__Lib_Math.c, 506 :: 		
0x038E	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 507 :: 		
0x0390	0xD824    BHI	__me_mod6
;__Lib_Math.c, 509 :: 		
0x0392	0x09C7    LSRS	R7, R0, #7
;__Lib_Math.c, 510 :: 		
0x0394	0xEA476741  ORR	R7, R7, R1, LSL #25
;__Lib_Math.c, 511 :: 		
0x0398	0x09CE    LSRS	R6, R1, #7
;__Lib_Math.c, 512 :: 		
0x039A	0x42B4    CMP	R4, R6
;__Lib_Math.c, 513 :: 		
0x039C	0xBF08    IT	EQ
;__Lib_Math.c, 514 :: 		
0x039E	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 515 :: 		
0x03A0	0xD80D    BHI	__me_mod7
;__Lib_Math.c, 520 :: 		
__me_divll:
;__Lib_Math.c, 521 :: 		
0x03A2	0x01E6    LSLS	R6, R4, #7
;__Lib_Math.c, 522 :: 		
0x03A4	0xEA466655  ORR	R6, R6, R5, LSR #25
;__Lib_Math.c, 523 :: 		
0x03A8	0x01EF    LSLS	R7, R5, #7
;__Lib_Math.c, 524 :: 		
0x03AA	0x42B1    CMP	R1, R6
;__Lib_Math.c, 525 :: 		
0x03AC	0xBF08    IT	EQ
;__Lib_Math.c, 526 :: 		
0x03AE	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 527 :: 		
0x03B0	0xD301    BCC	__me_label_1
;__Lib_Math.c, 528 :: 		
0x03B2	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 529 :: 		
0x03B4	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 530 :: 		
__me_label_1:
;__Lib_Math.c, 531 :: 		
0x03B6	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 532 :: 		
0x03BA	0xEB5E0E0E  ADCS	LR, LR, LR, LSL #0
;__Lib_Math.c, 535 :: 		
__me_mod7:
;__Lib_Math.c, 536 :: 		
0x03BE	0x01A6    LSLS	R6, R4, #6
;__Lib_Math.c, 537 :: 		
0x03C0	0xEA466695  ORR	R6, R6, R5, LSR #26
;__Lib_Math.c, 538 :: 		
0x03C4	0xEA4F1785  LSL	R7, R5, #6
;__Lib_Math.c, 539 :: 		
0x03C8	0x42B1    CMP	R1, R6
;__Lib_Math.c, 540 :: 		
0x03CA	0xBF08    IT	EQ
;__Lib_Math.c, 541 :: 		
0x03CC	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 543 :: 		
0x03CE	0xD301    BCC	__me_label_2
;__Lib_Math.c, 544 :: 		
0x03D0	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 545 :: 		
0x03D2	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 546 :: 		
__me_label_2:
;__Lib_Math.c, 547 :: 		
0x03D4	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 548 :: 		
0x03D8	0xEB4E0E0E  ADC	LR, LR, LR, LSL #0
;__Lib_Math.c, 550 :: 		
__me_mod6:
;__Lib_Math.c, 551 :: 		
0x03DC	0x0166    LSLS	R6, R4, #5
;__Lib_Math.c, 552 :: 		
0x03DE	0xEA4666D5  ORR	R6, R6, R5, LSR #27
;__Lib_Math.c, 553 :: 		
0x03E2	0x016F    LSLS	R7, R5, #5
;__Lib_Math.c, 554 :: 		
0x03E4	0x42B1    CMP	R1, R6
;__Lib_Math.c, 555 :: 		
0x03E6	0xBF08    IT	EQ
;__Lib_Math.c, 556 :: 		
0x03E8	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 558 :: 		
0x03EA	0xD301    BCC	__me_label_3
;__Lib_Math.c, 559 :: 		
0x03EC	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 560 :: 		
0x03EE	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 561 :: 		
__me_label_3:
;__Lib_Math.c, 562 :: 		
0x03F0	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 563 :: 		
0x03F4	0xEB4E0E0E  ADC	LR, LR, LR, LSL #0
;__Lib_Math.c, 565 :: 		
__me_mod5:
;__Lib_Math.c, 566 :: 		
0x03F8	0x0126    LSLS	R6, R4, #4
;__Lib_Math.c, 567 :: 		
0x03FA	0xEA467615  ORR	R6, R6, R5, LSR #28
;__Lib_Math.c, 568 :: 		
0x03FE	0x012F    LSLS	R7, R5, #4
;__Lib_Math.c, 569 :: 		
0x0400	0x42B1    CMP	R1, R6
;__Lib_Math.c, 570 :: 		
0x0402	0xBF08    IT	EQ
;__Lib_Math.c, 571 :: 		
0x0404	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 573 :: 		
0x0406	0xD301    BCC	__me_label_4
;__Lib_Math.c, 574 :: 		
0x0408	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 575 :: 		
0x040A	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 576 :: 		
__me_label_4:
;__Lib_Math.c, 577 :: 		
0x040C	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 578 :: 		
0x0410	0xEB5E0E0E  ADCS	LR, LR, LR, LSL #0
;__Lib_Math.c, 580 :: 		
__me_mod4:
;__Lib_Math.c, 581 :: 		
0x0414	0x00E6    LSLS	R6, R4, #3
;__Lib_Math.c, 582 :: 		
0x0416	0xEA467655  ORR	R6, R6, R5, LSR #29
;__Lib_Math.c, 583 :: 		
0x041A	0x00EF    LSLS	R7, R5, #3
;__Lib_Math.c, 584 :: 		
0x041C	0x42B1    CMP	R1, R6
;__Lib_Math.c, 585 :: 		
0x041E	0xBF08    IT	EQ
;__Lib_Math.c, 586 :: 		
0x0420	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 588 :: 		
0x0422	0xD301    BCC	__me_label_5
;__Lib_Math.c, 589 :: 		
0x0424	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 590 :: 		
0x0426	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 591 :: 		
__me_label_5:
;__Lib_Math.c, 592 :: 		
0x0428	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 593 :: 		
0x042C	0xEB4E0E0E  ADC	LR, LR, LR, LSL #0
;__Lib_Math.c, 595 :: 		
__me_mod3:
;__Lib_Math.c, 596 :: 		
0x0430	0x00A6    LSLS	R6, R4, #2
;__Lib_Math.c, 597 :: 		
0x0432	0xEA467695  ORR	R6, R6, R5, LSR #30
;__Lib_Math.c, 598 :: 		
0x0436	0x00AF    LSLS	R7, R5, #2
;__Lib_Math.c, 599 :: 		
0x0438	0x42B1    CMP	R1, R6
;__Lib_Math.c, 600 :: 		
0x043A	0xBF08    IT	EQ
;__Lib_Math.c, 601 :: 		
0x043C	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 603 :: 		
0x043E	0xD301    BCC	__me_label_6
;__Lib_Math.c, 604 :: 		
0x0440	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 605 :: 		
0x0442	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 606 :: 		
__me_label_6:
;__Lib_Math.c, 607 :: 		
0x0444	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 608 :: 		
0x0448	0xEB4E0E0E  ADC	LR, LR, LR, LSL #0
;__Lib_Math.c, 610 :: 		
__me_mod2:
;__Lib_Math.c, 611 :: 		
0x044C	0x0066    LSLS	R6, R4, #1
;__Lib_Math.c, 612 :: 		
0x044E	0xEA4676D5  ORR	R6, R6, R5, LSR #31
;__Lib_Math.c, 613 :: 		
0x0452	0x006F    LSLS	R7, R5, #1
;__Lib_Math.c, 614 :: 		
0x0454	0x42B1    CMP	R1, R6
;__Lib_Math.c, 615 :: 		
0x0456	0xBF08    IT	EQ
;__Lib_Math.c, 616 :: 		
0x0458	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 618 :: 		
0x045A	0xD301    BCC	__me_label_7
;__Lib_Math.c, 619 :: 		
0x045C	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 620 :: 		
0x045E	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 621 :: 		
__me_label_7:
;__Lib_Math.c, 622 :: 		
0x0460	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 623 :: 		
0x0464	0xEB5E0E0E  ADCS	LR, LR, LR, LSL #0
;__Lib_Math.c, 625 :: 		
__me_mod1:
;__Lib_Math.c, 626 :: 		
0x0468	0x42A1    CMP	R1, R4
;__Lib_Math.c, 627 :: 		
0x046A	0xBF08    IT	EQ
;__Lib_Math.c, 628 :: 		
0x046C	0x42A8    CMPEQ	R0, R5
;__Lib_Math.c, 630 :: 		
0x046E	0xD301    BCC	__me_label_8
;__Lib_Math.c, 631 :: 		
0x0470	0x1B40    SUBS	R0, R0, R5
;__Lib_Math.c, 632 :: 		
0x0472	0x41A1    SBCS	R1, R4
;__Lib_Math.c, 633 :: 		
__me_label_8:
;__Lib_Math.c, 634 :: 		
0x0474	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 635 :: 		
0x0478	0xEB5E0E0E  ADCS	LR, LR, LR, LSL #0
;__Lib_Math.c, 639 :: 		
0x047C	0x42A3    CMP	R3, R4
;__Lib_Math.c, 640 :: 		
0x047E	0xBF08    IT	EQ
;__Lib_Math.c, 641 :: 		
0x0480	0x42AA    CMPEQ	R2, R5
;__Lib_Math.c, 642 :: 		
0x0482	0xBF3E    ITTT	CC
;__Lib_Math.c, 643 :: 		
0x0484	0x0A2D    LSRCC	R5, R5, #8
;__Lib_Math.c, 644 :: 		
0x0486	0xEA456504  ORRCC	R5, R5, R4, LSL #24
;__Lib_Math.c, 645 :: 		
0x048A	0x0A24    LSRCC	R4, R4, #8
;__Lib_Math.c, 646 :: 		
0x048C	0xD389    BCC	__me_divll
;__Lib_Math.c, 650 :: 		
0x048E	0x4673    MOV	R3, LR
;__Lib_Math.c, 651 :: 		
0x0490	0x464A    MOV	R2, R9
;__Lib_Math.c, 654 :: 		
__me_label_return:
;__Lib_Math.c, 655 :: 		
0x0492	0x461E    MOV	R6, R3
;__Lib_Math.c, 656 :: 		
0x0494	0x4617    MOV	R7, R2
;__Lib_Math.c, 657 :: 		
0x0496	0x460B    MOV	R3, R1
;__Lib_Math.c, 658 :: 		
0x0498	0x4602    MOV	R2, R0
;__Lib_Math.c, 659 :: 		
0x049A	0x4631    MOV	R1, R6
;__Lib_Math.c, 660 :: 		
0x049C	0x4638    MOV	R0, R7
;__Lib_Math.c, 663 :: 		
__me_lab_end:
;__Lib_Math.c, 664 :: 		
0x049E	0xE8BD41F0  POP	(R4, R5, R6, R7, R8, R14)
;__Lib_Math.c, 683 :: 		
L_end__Div_64x64_U:
0x04A2	0xB001    ADD	SP, SP, #4
0x04A4	0x4770    BX	LR
; end of __Div_64x64_U
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x09A8	0xB082    SUB	SP, SP, #8
0x09AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x09AE	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x09B0	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x09B2	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x09B4	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09B6	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x09B8	0x2803    CMP	R0, #3
0x09BA	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x09BE	0x4893    LDR	R0, [PC, #588]
0x09C0	0x4281    CMP	R1, R0
0x09C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x09C4	0x4892    LDR	R0, [PC, #584]
0x09C6	0x6800    LDR	R0, [R0, #0]
0x09C8	0xF0400105  ORR	R1, R0, #5
0x09CC	0x4890    LDR	R0, [PC, #576]
0x09CE	0x6001    STR	R1, [R0, #0]
0x09D0	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09D2	0x4890    LDR	R0, [PC, #576]
0x09D4	0x4281    CMP	R1, R0
0x09D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x09D8	0x488D    LDR	R0, [PC, #564]
0x09DA	0x6800    LDR	R0, [R0, #0]
0x09DC	0xF0400104  ORR	R1, R0, #4
0x09E0	0x488B    LDR	R0, [PC, #556]
0x09E2	0x6001    STR	R1, [R0, #0]
0x09E4	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09E6	0x488C    LDR	R0, [PC, #560]
0x09E8	0x4281    CMP	R1, R0
0x09EA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x09EC	0x4888    LDR	R0, [PC, #544]
0x09EE	0x6800    LDR	R0, [R0, #0]
0x09F0	0xF0400103  ORR	R1, R0, #3
0x09F4	0x4886    LDR	R0, [PC, #536]
0x09F6	0x6001    STR	R1, [R0, #0]
0x09F8	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09FA	0xF64E2060  MOVW	R0, #60000
0x09FE	0x4281    CMP	R1, R0
0x0A00	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x0A02	0x4883    LDR	R0, [PC, #524]
0x0A04	0x6800    LDR	R0, [R0, #0]
0x0A06	0xF0400102  ORR	R1, R0, #2
0x0A0A	0x4881    LDR	R0, [PC, #516]
0x0A0C	0x6001    STR	R1, [R0, #0]
0x0A0E	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A10	0xF2475030  MOVW	R0, #30000
0x0A14	0x4281    CMP	R1, R0
0x0A16	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x0A18	0x487D    LDR	R0, [PC, #500]
0x0A1A	0x6800    LDR	R0, [R0, #0]
0x0A1C	0xF0400101  ORR	R1, R0, #1
0x0A20	0x487B    LDR	R0, [PC, #492]
0x0A22	0x6001    STR	R1, [R0, #0]
0x0A24	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x0A26	0x487A    LDR	R0, [PC, #488]
0x0A28	0x6801    LDR	R1, [R0, #0]
0x0A2A	0xF06F0007  MVN	R0, #7
0x0A2E	0x4001    ANDS	R1, R0
0x0A30	0x4877    LDR	R0, [PC, #476]
0x0A32	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x0A34	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0A36	0x2802    CMP	R0, #2
0x0A38	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x0A3C	0x4877    LDR	R0, [PC, #476]
0x0A3E	0x4281    CMP	R1, R0
0x0A40	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x0A42	0x4873    LDR	R0, [PC, #460]
0x0A44	0x6800    LDR	R0, [R0, #0]
0x0A46	0xF0400106  ORR	R1, R0, #6
0x0A4A	0x4871    LDR	R0, [PC, #452]
0x0A4C	0x6001    STR	R1, [R0, #0]
0x0A4E	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A50	0x4870    LDR	R0, [PC, #448]
0x0A52	0x4281    CMP	R1, R0
0x0A54	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x0A56	0x486E    LDR	R0, [PC, #440]
0x0A58	0x6800    LDR	R0, [R0, #0]
0x0A5A	0xF0400105  ORR	R1, R0, #5
0x0A5E	0x486C    LDR	R0, [PC, #432]
0x0A60	0x6001    STR	R1, [R0, #0]
0x0A62	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A64	0x486E    LDR	R0, [PC, #440]
0x0A66	0x4281    CMP	R1, R0
0x0A68	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x0A6A	0x4869    LDR	R0, [PC, #420]
0x0A6C	0x6800    LDR	R0, [R0, #0]
0x0A6E	0xF0400104  ORR	R1, R0, #4
0x0A72	0x4867    LDR	R0, [PC, #412]
0x0A74	0x6001    STR	R1, [R0, #0]
0x0A76	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A78	0x486A    LDR	R0, [PC, #424]
0x0A7A	0x4281    CMP	R1, R0
0x0A7C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x0A7E	0x4864    LDR	R0, [PC, #400]
0x0A80	0x6800    LDR	R0, [R0, #0]
0x0A82	0xF0400103  ORR	R1, R0, #3
0x0A86	0x4862    LDR	R0, [PC, #392]
0x0A88	0x6001    STR	R1, [R0, #0]
0x0A8A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A8C	0xF64B3080  MOVW	R0, #48000
0x0A90	0x4281    CMP	R1, R0
0x0A92	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x0A94	0x485E    LDR	R0, [PC, #376]
0x0A96	0x6800    LDR	R0, [R0, #0]
0x0A98	0xF0400102  ORR	R1, R0, #2
0x0A9C	0x485C    LDR	R0, [PC, #368]
0x0A9E	0x6001    STR	R1, [R0, #0]
0x0AA0	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0AA2	0xF64550C0  MOVW	R0, #24000
0x0AA6	0x4281    CMP	R1, R0
0x0AA8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x0AAA	0x4859    LDR	R0, [PC, #356]
0x0AAC	0x6800    LDR	R0, [R0, #0]
0x0AAE	0xF0400101  ORR	R1, R0, #1
0x0AB2	0x4857    LDR	R0, [PC, #348]
0x0AB4	0x6001    STR	R1, [R0, #0]
0x0AB6	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x0AB8	0x4855    LDR	R0, [PC, #340]
0x0ABA	0x6801    LDR	R1, [R0, #0]
0x0ABC	0xF06F0007  MVN	R0, #7
0x0AC0	0x4001    ANDS	R1, R0
0x0AC2	0x4853    LDR	R0, [PC, #332]
0x0AC4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x0AC6	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0AC8	0x2801    CMP	R0, #1
0x0ACA	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x0ACE	0x4851    LDR	R0, [PC, #324]
0x0AD0	0x4281    CMP	R1, R0
0x0AD2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x0AD4	0x484E    LDR	R0, [PC, #312]
0x0AD6	0x6800    LDR	R0, [R0, #0]
0x0AD8	0xF0400107  ORR	R1, R0, #7
0x0ADC	0x484C    LDR	R0, [PC, #304]
0x0ADE	0x6001    STR	R1, [R0, #0]
0x0AE0	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0AE2	0x4851    LDR	R0, [PC, #324]
0x0AE4	0x4281    CMP	R1, R0
0x0AE6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x0AE8	0x4849    LDR	R0, [PC, #292]
0x0AEA	0x6800    LDR	R0, [R0, #0]
0x0AEC	0xF0400106  ORR	R1, R0, #6
0x0AF0	0x4847    LDR	R0, [PC, #284]
0x0AF2	0x6001    STR	R1, [R0, #0]
0x0AF4	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0AF6	0x4848    LDR	R0, [PC, #288]
0x0AF8	0x4281    CMP	R1, R0
0x0AFA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x0AFC	0x4844    LDR	R0, [PC, #272]
0x0AFE	0x6800    LDR	R0, [R0, #0]
0x0B00	0xF0400105  ORR	R1, R0, #5
0x0B04	0x4842    LDR	R0, [PC, #264]
0x0B06	0x6001    STR	R1, [R0, #0]
0x0B08	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B0A	0x4846    LDR	R0, [PC, #280]
0x0B0C	0x4281    CMP	R1, R0
0x0B0E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x0B10	0x483F    LDR	R0, [PC, #252]
0x0B12	0x6800    LDR	R0, [R0, #0]
0x0B14	0xF0400104  ORR	R1, R0, #4
0x0B18	0x483D    LDR	R0, [PC, #244]
0x0B1A	0x6001    STR	R1, [R0, #0]
0x0B1C	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B1E	0xF24D20F0  MOVW	R0, #54000
0x0B22	0x4281    CMP	R1, R0
0x0B24	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x0B26	0x483A    LDR	R0, [PC, #232]
0x0B28	0x6800    LDR	R0, [R0, #0]
0x0B2A	0xF0400103  ORR	R1, R0, #3
0x0B2E	0x4838    LDR	R0, [PC, #224]
0x0B30	0x6001    STR	R1, [R0, #0]
0x0B32	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B34	0xF64840A0  MOVW	R0, #36000
0x0B38	0x4281    CMP	R1, R0
0x0B3A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x0B3C	0x4834    LDR	R0, [PC, #208]
0x0B3E	0x6800    LDR	R0, [R0, #0]
0x0B40	0xF0400102  ORR	R1, R0, #2
0x0B44	0x4832    LDR	R0, [PC, #200]
0x0B46	0x6001    STR	R1, [R0, #0]
0x0B48	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B4A	0xF2446050  MOVW	R0, #18000
0x0B4E	0x4281    CMP	R1, R0
0x0B50	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x0B52	0x482F    LDR	R0, [PC, #188]
0x0B54	0x6800    LDR	R0, [R0, #0]
0x0B56	0xF0400101  ORR	R1, R0, #1
0x0B5A	0x482D    LDR	R0, [PC, #180]
0x0B5C	0x6001    STR	R1, [R0, #0]
0x0B5E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x0B60	0x482B    LDR	R0, [PC, #172]
0x0B62	0x6801    LDR	R1, [R0, #0]
0x0B64	0xF06F0007  MVN	R0, #7
0x0B68	0x4001    ANDS	R1, R0
0x0B6A	0x4829    LDR	R0, [PC, #164]
0x0B6C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x0B6E	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0B70	0x2800    CMP	R0, #0
0x0B72	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x0B76	0x482D    LDR	R0, [PC, #180]
0x0B78	0x4281    CMP	R1, R0
0x0B7A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x0B7C	0x4824    LDR	R0, [PC, #144]
0x0B7E	0x6800    LDR	R0, [R0, #0]
0x0B80	0xF0400107  ORR	R1, R0, #7
0x0B84	0x4822    LDR	R0, [PC, #136]
0x0B86	0x6001    STR	R1, [R0, #0]
0x0B88	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B8A	0x4825    LDR	R0, [PC, #148]
0x0B8C	0x4281    CMP	R1, R0
0x0B8E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x0B90	0x481F    LDR	R0, [PC, #124]
0x0B92	0x6800    LDR	R0, [R0, #0]
0x0B94	0xF0400106  ORR	R1, R0, #6
0x0B98	0x481D    LDR	R0, [PC, #116]
0x0B9A	0x6001    STR	R1, [R0, #0]
0x0B9C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0B9E	0x4824    LDR	R0, [PC, #144]
0x0BA0	0x4281    CMP	R1, R0
0x0BA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x0BA4	0x481A    LDR	R0, [PC, #104]
0x0BA6	0x6800    LDR	R0, [R0, #0]
0x0BA8	0xF0400105  ORR	R1, R0, #5
0x0BAC	0x4818    LDR	R0, [PC, #96]
0x0BAE	0x6001    STR	R1, [R0, #0]
0x0BB0	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BB2	0xF5B14F7A  CMP	R1, #64000
0x0BB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x0BB8	0x4815    LDR	R0, [PC, #84]
0x0BBA	0x6800    LDR	R0, [R0, #0]
0x0BBC	0xF0400104  ORR	R1, R0, #4
0x0BC0	0x4813    LDR	R0, [PC, #76]
0x0BC2	0x6001    STR	R1, [R0, #0]
0x0BC4	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BC6	0xF64B3080  MOVW	R0, #48000
0x0BCA	0x4281    CMP	R1, R0
0x0BCC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x0BCE	0x4810    LDR	R0, [PC, #64]
0x0BD0	0x6800    LDR	R0, [R0, #0]
0x0BD2	0xF0400103  ORR	R1, R0, #3
0x0BD6	0x480E    LDR	R0, [PC, #56]
0x0BD8	0x6001    STR	R1, [R0, #0]
0x0BDA	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BDC	0xF5B14FFA  CMP	R1, #32000
0x0BE0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x0BE2	0x480B    LDR	R0, [PC, #44]
0x0BE4	0x6800    LDR	R0, [R0, #0]
0x0BE6	0xF0400102  ORR	R1, R0, #2
0x0BEA	0x4809    LDR	R0, [PC, #36]
0x0BEC	0x6001    STR	R1, [R0, #0]
0x0BEE	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0BF0	0xF5B15F7A  CMP	R1, #16000
0x0BF4	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x0BF6	0xE01D    B	#58
0x0BF8	0x00810000  	#129
0x0BFC	0x00100400  	#67108880
0x0C00	0x00000000  	#0
0x0C04	0x00030000  	#3
0x0C08	0x3E800000  	#16000
0x0C0C	0x49F00002  	#150000
0x0C10	0x3C004002  	FLASH_ACR+0
0x0C14	0xD4C00001  	#120000
0x0C18	0x5F900001  	#90000
0x0C1C	0x32800002  	#144000
0x0C20	0x77000001  	#96000
0x0C24	0x19400001  	#72000
0x0C28	0xA5E00001  	#108000
0x0C2C	0xB5800001  	#112000
0x0C30	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x0C34	0x482D    LDR	R0, [PC, #180]
0x0C36	0x6800    LDR	R0, [R0, #0]
0x0C38	0xF0400101  ORR	R1, R0, #1
0x0C3C	0x482B    LDR	R0, [PC, #172]
0x0C3E	0x6001    STR	R1, [R0, #0]
0x0C40	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x0C42	0x482A    LDR	R0, [PC, #168]
0x0C44	0x6801    LDR	R1, [R0, #0]
0x0C46	0xF06F0007  MVN	R0, #7
0x0C4A	0x4001    ANDS	R1, R0
0x0C4C	0x4827    LDR	R0, [PC, #156]
0x0C4E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x0C50	0x2101    MOVS	R1, #1
0x0C52	0xB249    SXTB	R1, R1
0x0C54	0x4826    LDR	R0, [PC, #152]
0x0C56	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x0C58	0x4826    LDR	R0, [PC, #152]
0x0C5A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x0C5C	0xF7FFFD7A  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x0C60	0x4825    LDR	R0, [PC, #148]
0x0C62	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x0C64	0x4825    LDR	R0, [PC, #148]
0x0C66	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x0C68	0x4825    LDR	R0, [PC, #148]
0x0C6A	0xEA020100  AND	R1, R2, R0, LSL #0
0x0C6E	0x4825    LDR	R0, [PC, #148]
0x0C70	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x0C72	0xF0020001  AND	R0, R2, #1
0x0C76	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0C78	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0C7A	0x4822    LDR	R0, [PC, #136]
0x0C7C	0x6800    LDR	R0, [R0, #0]
0x0C7E	0xF0000002  AND	R0, R0, #2
0x0C82	0x2800    CMP	R0, #0
0x0C84	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x0C86	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0C88	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x0C8A	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0C8C	0xF4023080  AND	R0, R2, #65536
0x0C90	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0C92	0x481C    LDR	R0, [PC, #112]
0x0C94	0x6800    LDR	R0, [R0, #0]
0x0C96	0xF4003000  AND	R0, R0, #131072
0x0C9A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x0C9C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x0C9E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0CA0	0x460A    MOV	R2, R1
0x0CA2	0x9901    LDR	R1, [SP, #4]
0x0CA4	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x0CA6	0x9101    STR	R1, [SP, #4]
0x0CA8	0x4611    MOV	R1, R2
0x0CAA	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0CAC	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0CB0	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x0CB2	0x4814    LDR	R0, [PC, #80]
0x0CB4	0x6800    LDR	R0, [R0, #0]
0x0CB6	0xF0407180  ORR	R1, R0, #16777216
0x0CBA	0x4812    LDR	R0, [PC, #72]
0x0CBC	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0CBE	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x0CC0	0x4810    LDR	R0, [PC, #64]
0x0CC2	0x6800    LDR	R0, [R0, #0]
0x0CC4	0xF0007000  AND	R0, R0, #33554432
0x0CC8	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x0CCA	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x0CCC	0x460A    MOV	R2, R1
0x0CCE	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x0CD0	0x480A    LDR	R0, [PC, #40]
0x0CD2	0x6800    LDR	R0, [R0, #0]
0x0CD4	0xF000010C  AND	R1, R0, #12
0x0CD8	0x0090    LSLS	R0, R2, #2
0x0CDA	0xF000000C  AND	R0, R0, #12
0x0CDE	0x4281    CMP	R1, R0
0x0CE0	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0CE2	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x0CE4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE8	0xB002    ADD	SP, SP, #8
0x0CEA	0x4770    BX	LR
0x0CEC	0x3C004002  	FLASH_ACR+0
0x0CF0	0x80204247  	FLASH_ACR+0
0x0CF4	0x80244247  	FLASH_ACR+0
0x0CF8	0x38044002  	RCC_PLLCFGR+0
0x0CFC	0x38084002  	RCC_CFGR+0
0x0D00	0xFFFF000F  	#1048575
0x0D04	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0754	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0756	0x480D    LDR	R0, [PC, #52]
0x0758	0x6800    LDR	R0, [R0, #0]
0x075A	0xF0400101  ORR	R1, R0, #1
0x075E	0x480B    LDR	R0, [PC, #44]
0x0760	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0762	0x2100    MOVS	R1, #0
0x0764	0x480A    LDR	R0, [PC, #40]
0x0766	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0768	0x4808    LDR	R0, [PC, #32]
0x076A	0x6801    LDR	R1, [R0, #0]
0x076C	0x4809    LDR	R0, [PC, #36]
0x076E	0x4001    ANDS	R1, R0
0x0770	0x4806    LDR	R0, [PC, #24]
0x0772	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0774	0x4908    LDR	R1, [PC, #32]
0x0776	0x4809    LDR	R0, [PC, #36]
0x0778	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x077A	0x4804    LDR	R0, [PC, #16]
0x077C	0x6801    LDR	R1, [R0, #0]
0x077E	0xF46F2080  MVN	R0, #262144
0x0782	0x4001    ANDS	R1, R0
0x0784	0x4801    LDR	R0, [PC, #4]
0x0786	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0788	0xB001    ADD	SP, SP, #4
0x078A	0x4770    BX	LR
0x078C	0x38004002  	RCC_CR+0
0x0790	0x38084002  	RCC_CFGR+0
0x0794	0xFFFFFEF6  	#-17367041
0x0798	0x30102400  	#603992080
0x079C	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x0944	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x0946	0x4904    LDR	R1, [PC, #16]
0x0948	0x4804    LDR	R0, [PC, #16]
0x094A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x094C	0x4904    LDR	R1, [PC, #16]
0x094E	0x4805    LDR	R0, [PC, #20]
0x0950	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x0952	0xB001    ADD	SP, SP, #4
0x0954	0x4770    BX	LR
0x0956	0xBF00    NOP
0x0958	0x3E800000  	#16000
0x095C	0x00002000  	___System_CLOCK_IN_KHZ+0
0x0960	0x00030000  	#3
0x0964	0x00042000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x0910	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x0912	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x0914	0xB001    ADD	SP, SP, #4
0x0916	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x0918	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x091A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x091E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x0922	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x0924	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x0928	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x092A	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x092C	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x092E	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x0930	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x0932	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x0936	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x093A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x093E	0xB001    ADD	SP, SP, #4
0x0940	0x4770    BX	LR
; end of ___EnableFPU
0x0D08	0xB500    PUSH	(R14)
0x0D0A	0xF8DFB010  LDR	R11, [PC, #16]
0x0D0E	0xF8DFA010  LDR	R10, [PC, #16]
0x0D12	0xF7FFFD45  BL	1952
0x0D16	0xBD00    POP	(R15)
0x0D18	0x4770    BX	LR
0x0D1A	0xBF00    NOP
0x0D1C	0x00002000  	#536870912
0x0D20	0x00082000  	#536870920
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [122]    __FloatToSignedLongLong
0x02AC     [506]    __Div_64x64_U
0x04A8     [104]    __FloatToUnsignedLongLong
0x0510     [560]    _GPIO_Config
0x0740      [20]    ___CC2DW
0x0754      [76]    __Lib_System_4XX_SystemClockSetDefault
0x07A0      [58]    ___FillZeros
0x07DC      [28]    _GPIO_Digital_Output
0x07F8     [280]    _buzzer
0x0910       [8]    ___GenExcept
0x0918      [42]    ___EnableFPU
0x0944      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0968      [64]    _main
0x09A8     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_buzzer_Duty
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    __VOLTAGE_RANGE
