
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001058                       # Number of seconds simulated
sim_ticks                                  1057762617                       # Number of ticks simulated
final_tick                               400554477015                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192665                       # Simulator instruction rate (inst/s)
host_op_rate                                   252263                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  34773                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343532                       # Number of bytes of host memory used
host_seconds                                 30419.31                       # Real time elapsed on the host
sim_insts                                  5860742912                       # Number of instructions simulated
sim_ops                                    7673674809                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        24832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        19712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        20608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        14592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        24960                       # Number of bytes read from this memory
system.physmem.bytes_read::total               173952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           16384                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        52864                       # Number of bytes written to this memory
system.physmem.bytes_written::total             52864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          194                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          118                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          154                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1359                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             413                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  413                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3388284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11737983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1694142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23475967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1694142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14279196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1694142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     23960007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1815152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18635561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1815152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19482632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1694142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     13795156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1694142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     23596977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164452777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3388284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1694142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1694142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1694142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1815152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1815152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1694142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1694142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           15489298                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49977187                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49977187                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49977187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3388284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11737983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1694142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23475967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1694142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14279196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1694142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     23960007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1815152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18635561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1815152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19482632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1694142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     13795156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1694142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     23596977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214429964                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2536602                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210544                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172307                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22087                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86856                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80880                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21226                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2016395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1177857                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210544                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102106                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244779                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61211                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         41004                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124789                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2341023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.966256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2096244     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11332      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17870      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23835      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25046      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21285      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11622      0.50%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17682      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116107      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2341023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083002                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464344                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1996058                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        61789                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244162                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          376                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38636                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34446                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444236                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38636                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2002063                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          12817                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36126                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238537                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12840                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1442651                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1533                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5735                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2012838                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6708785                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6708785                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          297604                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40346                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72296                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          776                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27347                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356967                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          329                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       176731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       430646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2341023                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579647                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266989                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1759532     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245493     10.49%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122450      5.23%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86398      3.69%     94.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69254      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28993      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18166      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9493      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1244      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2341023                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            315     12.77%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           913     37.02%     49.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1238     50.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141479     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20229      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123151      9.08%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71940      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356967                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534955                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2466                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001817                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5057751                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1616350                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359433                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2783                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24754                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1400                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38636                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          10108                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1183                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439610                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          644                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136205                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72296                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1002                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25027                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1336840                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115616                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20126                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187540                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189502                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71924                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527020                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1334778                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334689                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767279                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2068933                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526172                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370857                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209168                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22144                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2302387                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1790454     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257424     11.18%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93800      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44564      1.94%     94.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42439      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22073      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16454      0.71%     98.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8551      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26628      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2302387                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26628                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3715356                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2917869                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 195579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.536602                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.536602                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394228                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394228                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6015253                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1860298                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1337588                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2536602                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          200082                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       180184                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        12129                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        76185                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           69359                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10882                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          530                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2096645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1258067                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             200082                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80241                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               247866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          38545                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         40380                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           121926                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        12010                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2411038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.948924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2163172     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8608      0.36%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18244      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7206      0.30%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           40430      1.68%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           36180      1.50%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6822      0.28%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           14873      0.62%     95.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          115503      4.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2411038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078878                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.495965                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2085642                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        51817                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           246844                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          759                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         25970                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17734                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          177                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1475388                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1080                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         25970                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2088291                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          34117                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        10783                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           245004                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6867                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1473392                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2489                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         2727                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1739265                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6934986                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6934986                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1506949                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          232305                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            19774                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       343800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       172660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1611                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8477                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1468079                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1400601                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          893                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       133732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       325734                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2411038                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580912                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378980                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1914449     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       147574      6.12%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       122343      5.07%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        53047      2.20%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        67289      2.79%     95.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        64655      2.68%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        36825      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3029      0.13%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1827      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2411038                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3554     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         27387     86.22%     97.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          822      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       883211     63.06%     63.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        12298      0.88%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           84      0.01%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       332894     23.77%     87.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       172114     12.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1400601                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552156                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31763                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022678                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5244896                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1602033                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1386901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1432364                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2517                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        16572                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1518                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         25970                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          30598                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1727                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1468252                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       343800                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       172660                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         6271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        13914                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1389411                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       331621                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        11190                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              503701                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          181746                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            172080                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.547745                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1387010                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1386901                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           750897                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1485504                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.546755                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.505483                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1117532                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1313385                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       155004                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        12186                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2385068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.550670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.373798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1908596     80.02%     80.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       174029      7.30%     87.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        81551      3.42%     90.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        80634      3.38%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21789      0.91%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        93657      3.93%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7225      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5135      0.22%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        12452      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2385068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1117532                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1313385                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                498366                       # Number of memory references committed
system.switch_cpus1.commit.loads               327224                       # Number of loads committed
system.switch_cpus1.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173465                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1167970                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12760                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        12452                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3841005                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2962769                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1117532                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1313385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1117532                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.269825                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.269825                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.440563                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.440563                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6859745                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1616603                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1746640                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2536602                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          207769                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       170202                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22004                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        84234                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           79017                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21055                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          962                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1985801                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1186660                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             207769                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       100072                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               259474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          63293                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         53576                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           123837                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21758                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2339791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.620958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.978013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2080317     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           27568      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           32020      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           17553      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           20011      0.86%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           11438      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7656      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20350      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          122878      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2339791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081908                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.467815                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1969635                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        70330                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           257202                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2035                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40584                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33737                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1448338                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1980                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40584                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1973116                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14574                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        46797                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           255796                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8919                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1446509                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1802                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4422                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2013052                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6734709                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6734709                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1687277                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          325775                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          377                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            26164                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       138952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        74462                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1786                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16322                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1442690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1354417                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1969                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       199044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       464373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2339791                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578862                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270375                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1770657     75.68%     75.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       227851      9.74%     85.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       123245      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        85211      3.64%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        74675      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        38178      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         9434      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6071      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4469      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2339791                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            336     10.82%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1434     46.18%     57.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1335     43.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1134042     83.73%     83.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21192      1.56%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       125267      9.25%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73752      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1354417                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533949                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3105                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002292                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5053699                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1642148                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1329548                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1357522                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3341                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27359                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2287                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40584                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10594                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1033                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1443068                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       138952                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        74462                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          213                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           714                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24883                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1332423                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       117033                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        21994                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              190743                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          185605                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73710                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525279                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1329629                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1329548                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           791286                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2075052                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524145                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381333                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       990603                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1215113                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       227968                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21974                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2299207                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.528492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.347068                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1802761     78.41%     78.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       230292     10.02%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        96812      4.21%     92.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        57360      2.49%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        40091      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        26025      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13756      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10788      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        21322      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2299207                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       990603                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1215113                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                183768                       # Number of memory references committed
system.switch_cpus2.commit.loads               111593                       # Number of loads committed
system.switch_cpus2.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173864                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1095475                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24699                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        21322                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3720966                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2926748                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 196811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             990603                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1215113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       990603                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.560665                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.560665                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.390524                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.390524                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6008591                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1848658                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1349496                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2536602                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          199562                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       179716                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        12159                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        89164                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           69511                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10843                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          530                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2096473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1254332                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             199562                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        80354                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               247337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          38372                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         40002                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           121937                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        12056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2409753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.945715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2162416     89.74%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8663      0.36%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18126      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            7233      0.30%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           40498      1.68%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           36246      1.50%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6994      0.29%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           14734      0.61%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          114843      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2409753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078673                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.494493                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2085167                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        51702                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           246380                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          735                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         25763                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17682                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1470808                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1088                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         25763                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2087811                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          33847                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        10808                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           244515                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7003                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1468947                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2538                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         2793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1733381                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6914224                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6914224                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1504085                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          229282                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          172                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           88                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            19864                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       343435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       172584                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1658                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8414                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1463968                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1398229                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          908                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       130324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       317501                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2409753                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580237                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378007                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1913549     79.41%     79.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       147890      6.14%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       122358      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        52567      2.18%     92.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        67209      2.79%     95.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        64596      2.68%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        36819      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2928      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1837      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2409753                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3520     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         27329     86.29%     97.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          823      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       881188     63.02%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        12222      0.87%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           84      0.01%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       332723     23.80%     87.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       172012     12.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1398229                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.551221                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              31672                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022652                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5238790                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1594512                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1384685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1429901                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2526                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        16413                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1562                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         25763                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          30410                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1656                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1464140                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       343435                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       172584                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         6398                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        13917                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1387217                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       331415                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        11011                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              503385                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          181496                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            171970                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.546880                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1384808                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1384685                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           749046                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1480045                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.545882                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.506097                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1115865                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1311322                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       152902                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        12218                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2383990                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.550053                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1908079     80.04%     80.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       173913      7.30%     87.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        81452      3.42%     90.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        80529      3.38%     94.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        21730      0.91%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        93596      3.93%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7202      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5106      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        12383      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2383990                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1115865                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1311322                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                498044                       # Number of memory references committed
system.switch_cpus3.commit.loads               327022                       # Number of loads committed
system.switch_cpus3.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            173162                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1166127                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12723                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        12383                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3835831                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2954233                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 126849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1115865                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1311322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1115865                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.273216                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.273216                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.439905                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.439905                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6850153                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1613644                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1742635                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2536602                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          195445                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       173595                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        16995                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       127964                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          122758                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           11869                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          576                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2038161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1107480                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             195445                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       134627                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               246184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          55247                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         30816                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           124401                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        16565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2353324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.530700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.783594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2107140     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           37093      1.58%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19156      0.81%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           35884      1.52%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           11754      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           33334      1.42%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5278      0.22%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8982      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           94703      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2353324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077050                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.436600                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1957870                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       111810                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           245550                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          278                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37815                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19258                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          349                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1244809                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37815                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1966705                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          74677                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        13026                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           238939                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        22161                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1242294                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           925                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        20440                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1635925                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5635605                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5635605                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1301971                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          333934                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            38667                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       218612                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        36710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          318                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8315                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1234051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1146957                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1098                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       236837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       497328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2353324                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.487377                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.102213                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1847610     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       168729      7.17%     85.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       158640      6.74%     92.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        98420      4.18%     96.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        50789      2.16%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        13248      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        15223      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          366      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          299      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2353324                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2079     58.24%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           827     23.17%     81.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          664     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       903502     78.77%     78.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9208      0.80%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.58% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       197861     17.25%     96.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        36303      3.17%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1146957                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.452163                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3570                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003113                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4651906                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1471062                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1116011                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1150527                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          972                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        46488                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1138                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37815                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          34958                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2914                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1234216                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           81                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       218612                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        36710                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           398                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10253                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        17935                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1130182                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       194556                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        16775                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              230849                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          171361                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             36293                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.445550                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1116419                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1116011                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           675366                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1489474                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.439963                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.453426                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       880880                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       994901                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       239357                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        16730                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2315509                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.429668                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297649                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1943543     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       147093      6.35%     90.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        93907      4.06%     94.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        29150      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        48680      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5         9704      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6314      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5524      0.24%     98.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31594      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2315509                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       880880                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        994901                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                207691                       # Number of memory references committed
system.switch_cpus4.commit.loads               172119                       # Number of loads committed
system.switch_cpus4.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            152731                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           869879                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31594                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3518173                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2506373                       # The number of ROB writes
system.switch_cpus4.timesIdled                  44496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 183278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             880880                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               994901                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       880880                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.879623                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.879623                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.347268                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.347268                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5242645                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1460670                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1310332                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2536601                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          195364                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       173511                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17054                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       127712                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          122625                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11836                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          566                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2036641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1106977                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             195364                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       134461                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               246011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          55394                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         31342                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           124360                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2352244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.530683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.783588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2106233     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           36985      1.57%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19182      0.82%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           35847      1.52%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11799      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33267      1.41%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5293      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8987      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           94651      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2352244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077018                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.436402                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1962249                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       106439                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           245389                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          264                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         37902                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19303                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          349                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1244165                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         37902                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1970479                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          70542                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        13247                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           239049                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        21024                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1241691                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           921                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        19252                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1635669                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5632948                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5632948                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1300823                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          334846                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            36905                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       218252                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        36684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          299                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8327                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1233471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1146290                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1108                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       237250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       497807                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2352244                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.487318                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.102355                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1847163     78.53%     78.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       167912      7.14%     85.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       159138      6.77%     92.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        97999      4.17%     96.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        50907      2.16%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        13244      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15218      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          355      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          308      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2352244                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2085     58.24%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           832     23.24%     81.48% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          663     18.52%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       903171     78.79%     78.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9212      0.80%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       197558     17.23%     96.84% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        36266      3.16%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1146290                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.451900                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3580                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003123                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4649512                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1470896                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1115267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1149870                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          917                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        46421                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1112                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         37902                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          33700                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2671                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1233636                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           94                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       218252                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        36684                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10288                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        17994                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1129430                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       194217                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        16860                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              230474                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          171248                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             36257                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.445253                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1115636                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1115267                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           674703                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1488783                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.439670                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.453191                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       879909                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       993930                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       239766                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16789                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2314342                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.429465                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297257                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1942668     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       147051      6.35%     90.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        93808      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        29063      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        48645      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         9732      0.42%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6313      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5540      0.24%     98.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31522      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2314342                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       879909                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        993930                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                207403                       # Number of memory references committed
system.switch_cpus5.commit.loads               171831                       # Number of loads committed
system.switch_cpus5.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            152568                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           869071                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31522                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3516516                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2505318                       # The number of ROB writes
system.switch_cpus5.timesIdled                  44646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 184357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             879909                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               993930                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       879909                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.882799                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.882799                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.346885                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.346885                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5238635                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1459971                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1309465                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2536602                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          207792                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       170221                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22005                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        84244                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           79027                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21060                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          962                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1985997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1186779                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             207792                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       100087                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               259503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          63295                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         53160                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123848                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21758                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2339601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.621068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.978169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2080098     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           27575      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           32023      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17555      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           20014      0.86%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11439      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7656      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20350      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          122891      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2339601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081917                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.467862                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1969798                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        69947                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           257232                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2033                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40586                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33739                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          355                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1448481                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40586                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1973275                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          14459                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        46520                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           255828                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8928                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1446646                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1810                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4430                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2013241                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6735344                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6735344                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1687420                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          325816                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          379                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            26166                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       138965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        74463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1786                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16322                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1442817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          379                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1354543                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1978                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       199061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       464416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2339601                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578963                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270449                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1770396     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       227893      9.74%     85.41% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       123268      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        85204      3.64%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        74682      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        38183      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9435      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6071      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4469      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2339601                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            335     10.79%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1436     46.23%     57.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1335     42.98%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1134146     83.73%     83.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21190      1.56%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       125283      9.25%     94.55% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        73760      5.45%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1354543                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533999                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3106                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002293                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5053771                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1642295                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1329658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1357649                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3332                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27360                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2285                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40586                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          10513                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1033                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1443197                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       138965                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        74463                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          215                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12095                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24885                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1332547                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       117050                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21996                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              190767                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          185623                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73717                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525328                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1329739                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1329658                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           791350                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2075265                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524189                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381325                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       990689                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1215216                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       227990                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21976                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2299015                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.528581                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.347141                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1802509     78.40%     78.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       230327     10.02%     88.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96826      4.21%     92.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        57368      2.50%     95.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40095      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        26022      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13758      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10785      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        21325      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2299015                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       990689                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1215216                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                183780                       # Number of memory references committed
system.switch_cpus6.commit.loads               111602                       # Number of loads committed
system.switch_cpus6.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            173881                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1095564                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24700                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        21325                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3720896                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2927006                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 197001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             990689                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1215216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       990689                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.560442                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.560442                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.390558                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.390558                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6009125                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1848812                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1349622                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2536602                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          200104                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       180227                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        12234                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        75558                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           69559                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10835                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          532                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2095872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1257080                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             200104                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        80394                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               247821                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          38815                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         40052                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           121954                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        12102                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2410056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.947780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2162235     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            8647      0.36%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18353      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            7151      0.30%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           40568      1.68%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           36203      1.50%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6867      0.28%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           14770      0.61%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          115262      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2410056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078887                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.495576                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2084544                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        51815                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           246795                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          763                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         26133                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        17719                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1473721                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1088                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         26133                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2087269                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          33780                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        10901                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           244887                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7080                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1471674                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2600                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         2782                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1736659                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6926441                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6926441                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1503403                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          233254                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            20274                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       343661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       172489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1629                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8443                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1466235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1398540                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          916                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       133673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       326819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2410056                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580294                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378145                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1913857     79.41%     79.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       147819      6.13%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122228      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        52755      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        67201      2.79%     95.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        64615      2.68%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        36772      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         2983      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1826      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2410056                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3540     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         27372     86.28%     97.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          813      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       881507     63.03%     63.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        12254      0.88%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       332769     23.79%     87.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       171927     12.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1398540                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.551344                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              31725                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022684                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5239777                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1600130                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1384751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1430265                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2482                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        16683                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1517                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         26133                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          30254                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1736                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1466410                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       343661                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       172489                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           91                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         6383                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        14079                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1387311                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       331481                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        11229                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              503375                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          181501                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            171894                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.546917                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1384878                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1384751                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           749423                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1481878                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545908                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.505725                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1115448                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1310791                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       155769                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        12292                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2383923                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.549846                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372817                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1908341     80.05%     80.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       173695      7.29%     87.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        81455      3.42%     90.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        80474      3.38%     94.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        21699      0.91%     95.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        93519      3.92%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7222      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5103      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        12415      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2383923                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1115448                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1310791                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                497949                       # Number of memory references committed
system.switch_cpus7.commit.loads               326977                       # Number of loads committed
system.switch_cpus7.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            173079                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1165644                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12707                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        12415                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3838068                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2959271                       # The number of ROB writes
system.switch_cpus7.timesIdled                  47187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 126546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1115448                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1310791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1115448                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.274066                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.274066                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.439741                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.439741                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6850320                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1613595                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1745355                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           168                       # number of misc regfile writes
system.l2.replacements                           1362                       # number of replacements
system.l2.tagsinuse                      32765.383648                       # Cycle average of tags in use
system.l2.total_refs                           758370                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34130                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.220041                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           502.226714                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     22.426731                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     49.079501                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.269406                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     87.747108                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.773436                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     50.138712                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.847711                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     89.209526                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.888749                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     71.243521                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.887833                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     75.173628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.772824                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     48.983738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.310860                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     88.556300                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2664.912373                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4566.129020                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3390.337058                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4600.523348                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4235.501535                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4164.564833                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3341.440632                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4622.438550                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000684                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001498                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000405                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002678                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001530                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000392                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002722                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000424                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002174                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000424                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001495                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002703                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.081327                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.139347                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.103465                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.140397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.129257                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.127092                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.101973                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.141066                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999920                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          301                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          546                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          375                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          550                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          361                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          548                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3416                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1154                       # number of Writeback hits
system.l2.Writeback_hits::total                  1154                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          546                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          375                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          361                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          548                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3419                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          304                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          546                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          375                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          550                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          361                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          353                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          380                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          548                       # number of overall hits
system.l2.overall_hits::total                    3419                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           97                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          194                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          118                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          198                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          161                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          195                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1359                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           97                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          194                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          198                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          154                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          161                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          195                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1359                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           97                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          194                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          118                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          198                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          154                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          161                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          114                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          195                       # number of overall misses
system.l2.overall_misses::total                  1359                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4065876                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     14551410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2110657                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     29463325                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2058041                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     17467834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2117688                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     29903009                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2298407                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     23045823                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2358682                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     24221877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2098202                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     17210186                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2091516                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     29410660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       204473193                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4065876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     14551410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2110657                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     29463325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2058041                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     17467834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2117688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     29903009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2298407                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     23045823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2358682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     24221877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2098202                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     17210186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2091516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     29410660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        204473193                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4065876                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     14551410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2110657                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     29463325                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2058041                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     17467834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2117688                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     29903009                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2298407                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     23045823                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2358682                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     24221877                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2098202                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     17210186                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2091516                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     29410660                       # number of overall miss cycles
system.l2.overall_miss_latency::total       204473193                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          748                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          743                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4775                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1154                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1154                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          740                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          748                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          743                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4778                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          740                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          748                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          743                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4778                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.243719                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.262162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.239351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.264706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.299029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.313230                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.262450                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.284607                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.241895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.262162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.239351                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.264706                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.299029                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.313230                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.230769                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.262450                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284429                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.241895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.262162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.239351                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.264706                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.299029                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.313230                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.230769                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.262450                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284429                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 145209.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150014.536082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150761.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151872.809278                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147002.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 148032.491525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151263.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151025.297980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153227.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149648.201299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 157245.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150446.440994                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149871.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150966.543860                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst       149394                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150823.897436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150458.567329                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 145209.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150014.536082                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150761.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151872.809278                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147002.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 148032.491525                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151263.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151025.297980                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153227.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149648.201299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 157245.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150446.440994                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149871.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150966.543860                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst       149394                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150823.897436                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150458.567329                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 145209.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150014.536082                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150761.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151872.809278                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147002.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 148032.491525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151263.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151025.297980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153227.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149648.201299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 157245.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150446.440994                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149871.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150966.543860                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst       149394                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150823.897436                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150458.567329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  413                       # number of writebacks
system.l2.writebacks::total                       413                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           97                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          194                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          198                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          195                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1359                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1359                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1359                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2434087                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      8903464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1295346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18177040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1243837                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10600816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1303467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     18380871                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1425534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     14071118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1488504                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     14844588                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1285470                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     10568564                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1275548                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     18066501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    125364755                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2434087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      8903464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1295346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     18177040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1243837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10600816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1303467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     18380871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1425534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     14071118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1488504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     14844588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1285470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     10568564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1275548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     18066501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    125364755                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2434087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      8903464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1295346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     18177040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1243837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10600816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1303467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     18380871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1425534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     14071118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1488504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     14844588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1285470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     10568564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1275548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     18066501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    125364755                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.243719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.262162                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.264706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.299029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.313230                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.230769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.262450                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.284607                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.241895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.262162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.239351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.264706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.299029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.313230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.230769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.262450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284429                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.241895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.262162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.239351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.264706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.299029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.313230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.230769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.262450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284429                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86931.678571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91788.288660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92524.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93696.082474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 88845.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89837.423729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93104.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92832.681818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95035.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91370.896104                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 99233.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92202.409938                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91819.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92706.701754                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91110.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92648.723077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92247.796174                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86931.678571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91788.288660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92524.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93696.082474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 88845.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 89837.423729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93104.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92832.681818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95035.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91370.896104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 99233.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92202.409938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91819.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92706.701754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91110.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92648.723077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92247.796174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86931.678571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91788.288660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92524.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93696.082474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 88845.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 89837.423729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93104.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92832.681818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95035.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91370.896104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 99233.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92202.409938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91819.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92706.701754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91110.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92648.723077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92247.796174                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               498.685402                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132714                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1485411.314851                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    23.685402                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.037957                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.799175                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124750                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124750                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124750                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124750                       # number of overall hits
system.cpu0.icache.overall_hits::total         124750                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5395515                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5395515                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5395515                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5395515                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5395515                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5395515                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124789                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124789                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124789                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124789                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000313                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000313                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 138346.538462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 138346.538462                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 138346.538462                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 138346.538462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 138346.538462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 138346.538462                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4454401                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4454401                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4454401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4454401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4454401                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4454401                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000240                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000240                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000240                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000240                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148480.033333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 148480.033333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 148480.033333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 148480.033333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 148480.033333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 148480.033333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322543                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.844749                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.331447                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.668553                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.559888                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.440112                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84831                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84831                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155385                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155385                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155385                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155385                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1262                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1262                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1262                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1262                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    135077386                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    135077386                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266958                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266958                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    136344344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    136344344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    136344344                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    136344344                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156647                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156647                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156647                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156647                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014475                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008056                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008056                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008056                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008056                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108408.817014                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108408.817014                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79184.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79184.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108038.307448                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108038.307448                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108038.307448                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108038.307448                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          848                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          861                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          861                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          861                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          861                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     35298614                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     35298614                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     35490914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     35490914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     35490914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     35490914                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002560                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002560                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88689.984925                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88689.984925                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88506.019950                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88506.019950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88506.019950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88506.019950                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               556.268635                       # Cycle average of tags in use
system.cpu1.icache.total_refs               769306626                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1381160.908438                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.268635                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          543                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021264                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.870192                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891456                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       121909                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         121909                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       121909                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          121909                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       121909                       # number of overall hits
system.cpu1.icache.overall_hits::total         121909                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2711411                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2711411                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2711411                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2711411                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2711411                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2711411                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       121926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       121926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       121926                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       121926                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       121926                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       121926                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000139                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000139                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159494.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159494.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159494.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159494.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159494.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159494.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2231918                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2231918                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2231918                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2231918                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2231918                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2231918                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159422.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159422.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159422.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159422.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159422.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159422.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   740                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               289563581                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   996                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              290726.486948                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   101.005926                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   154.994074                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.394554                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.605446                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       313155                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         313155                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       170974                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        170974                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           85                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           84                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       484129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          484129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       484129                       # number of overall hits
system.cpu1.dcache.overall_hits::total         484129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2590                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2590                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2590                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2590                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2590                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2590                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    267154638                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    267154638                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    267154638                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    267154638                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    267154638                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    267154638                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       315745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       315745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       170974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       170974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       486719                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       486719                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       486719                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       486719                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008203                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008203                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005321                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005321                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005321                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005321                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103148.508880                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103148.508880                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103148.508880                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103148.508880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103148.508880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103148.508880                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          165                       # number of writebacks
system.cpu1.dcache.writebacks::total              165                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1850                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1850                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1850                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          740                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     69713009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     69713009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     69713009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     69713009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     69713009                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     69713009                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001520                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001520                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001520                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001520                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94206.768919                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94206.768919                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94206.768919                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94206.768919                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94206.768919                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94206.768919                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.772659                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750707548                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1513523.282258                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.772659                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022072                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794507                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       123818                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         123818                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       123818                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          123818                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       123818                       # number of overall hits
system.cpu2.icache.overall_hits::total         123818                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2728795                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2728795                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2728795                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2728795                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2728795                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2728795                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       123837                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       123837                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       123837                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       123837                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       123837                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       123837                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000153                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000153                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 143620.789474                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 143620.789474                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 143620.789474                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 143620.789474                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 143620.789474                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 143620.789474                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2191956                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2191956                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2191956                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2191956                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2191956                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2191956                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156568.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156568.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156568.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156568.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156568.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156568.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   493                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               118289967                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              157930.530040                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   160.708407                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    95.291593                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.627767                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.372233                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        85820                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          85820                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        71753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         71753                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          168                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       157573                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          157573                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       157573                       # number of overall hits
system.cpu2.dcache.overall_hits::total         157573                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1690                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1690                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           68                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1758                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1758                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1758                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1758                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    187264550                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    187264550                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7863097                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7863097                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    195127647                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    195127647                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    195127647                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    195127647                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        87510                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        87510                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        71821                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        71821                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       159331                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       159331                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       159331                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       159331                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019312                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019312                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000947                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011034                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011034                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011034                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011034                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110807.426036                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110807.426036                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 115633.779412                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 115633.779412                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110994.110922                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110994.110922                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110994.110922                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110994.110922                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          210                       # number of writebacks
system.cpu2.dcache.writebacks::total              210                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1197                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1265                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1265                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          493                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     43706254                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     43706254                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     43706254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     43706254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     43706254                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     43706254                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005634                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003094                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003094                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003094                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003094                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88653.659229                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88653.659229                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88653.659229                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88653.659229                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88653.659229                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88653.659229                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               555.846918                       # Cycle average of tags in use
system.cpu3.icache.total_refs               769306637                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1381160.928187                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.846918                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          543                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020588                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.870192                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.890780                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       121920                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         121920                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       121920                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          121920                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       121920                       # number of overall hits
system.cpu3.icache.overall_hits::total         121920                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2730082                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2730082                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2730082                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2730082                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2730082                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2730082                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       121937                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       121937                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       121937                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       121937                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       121937                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       121937                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000139                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000139                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160593.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160593.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160593.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160593.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160593.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160593.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2261349                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2261349                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2261349                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2261349                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2261349                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2261349                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161524.928571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161524.928571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161524.928571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161524.928571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161524.928571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161524.928571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   748                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               289563279                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1004                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              288409.640438                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   101.161541                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   154.838459                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.395162                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.604838                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       312971                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         312971                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       170855                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        170855                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           86                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           84                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       483826                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          483826                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       483826                       # number of overall hits
system.cpu3.dcache.overall_hits::total         483826                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2611                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2611                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2611                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2611                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2611                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2611                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    270623204                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    270623204                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    270623204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    270623204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    270623204                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    270623204                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       315582                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       315582                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       170855                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       170855                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       486437                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       486437                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       486437                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       486437                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008274                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008274                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005368                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005368                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005368                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005368                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 103647.339717                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103647.339717                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 103647.339717                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 103647.339717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 103647.339717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103647.339717                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          170                       # number of writebacks
system.cpu3.dcache.writebacks::total              170                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1863                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1863                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1863                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1863                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1863                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1863                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          748                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          748                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          748                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          748                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          748                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          748                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     71122852                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     71122852                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     71122852                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     71122852                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     71122852                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     71122852                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001538                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001538                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001538                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001538                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95084.026738                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95084.026738                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 95084.026738                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95084.026738                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 95084.026738                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95084.026738                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               539.887923                       # Cycle average of tags in use
system.cpu4.icache.total_refs               647141456                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1196194.927911                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.887923                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.865205                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       124384                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         124384                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       124384                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          124384                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       124384                       # number of overall hits
system.cpu4.icache.overall_hits::total         124384                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           17                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           17                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           17                       # number of overall misses
system.cpu4.icache.overall_misses::total           17                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2767042                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2767042                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2767042                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2767042                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2767042                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2767042                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       124401                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       124401                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       124401                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       124401                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       124401                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       124401                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000137                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000137                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 162767.176471                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 162767.176471                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 162767.176471                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 162767.176471                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 162767.176471                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 162767.176471                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            2                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            2                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            2                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2427138                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2427138                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2427138                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2427138                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2427138                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2427138                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161809.200000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161809.200000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161809.200000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161809.200000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161809.200000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161809.200000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   515                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               151389250                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   771                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              196354.409857                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   132.097524                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   123.902476                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.516006                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.483994                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       177055                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         177055                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        35407                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           83                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           82                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       212462                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          212462                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       212462                       # number of overall hits
system.cpu4.dcache.overall_hits::total         212462                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1787                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1787                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1787                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1787                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1787                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1787                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    180282436                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    180282436                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    180282436                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    180282436                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    180282436                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    180282436                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       178842                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       178842                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       214249                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       214249                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       214249                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       214249                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009992                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009992                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008341                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008341                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008341                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008341                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 100885.526581                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 100885.526581                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 100885.526581                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 100885.526581                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 100885.526581                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 100885.526581                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu4.dcache.writebacks::total               70                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1272                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1272                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1272                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1272                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1272                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1272                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          515                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          515                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          515                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     48431985                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     48431985                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     48431985                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     48431985                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     48431985                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     48431985                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002404                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002404                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002404                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002404                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94042.689320                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94042.689320                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94042.689320                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94042.689320                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94042.689320                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94042.689320                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               539.887009                       # Cycle average of tags in use
system.cpu5.icache.total_refs               647141415                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1196194.852126                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.887009                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.022255                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.865204                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       124343                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         124343                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       124343                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          124343                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       124343                       # number of overall hits
system.cpu5.icache.overall_hits::total         124343                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2829015                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2829015                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2829015                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2829015                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2829015                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2829015                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       124360                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       124360                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       124360                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       124360                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       124360                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       124360                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 166412.647059                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 166412.647059                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 166412.647059                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 166412.647059                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 166412.647059                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 166412.647059                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2486163                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2486163                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2486163                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2486163                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2486163                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2486163                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165744.200000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165744.200000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165744.200000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165744.200000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165744.200000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165744.200000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   514                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               151389004                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   770                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              196609.096104                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   132.078179                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   123.921821                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.515930                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.484070                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       176809                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         176809                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        35407                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           83                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           82                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       212216                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          212216                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       212216                       # number of overall hits
system.cpu5.dcache.overall_hits::total         212216                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1791                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1791                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1791                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1791                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1791                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1791                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    185698608                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    185698608                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    185698608                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    185698608                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    185698608                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    185698608                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       178600                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       178600                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       214007                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       214007                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       214007                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       214007                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010028                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010028                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008369                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008369                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008369                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008369                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 103684.314908                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 103684.314908                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 103684.314908                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 103684.314908                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 103684.314908                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 103684.314908                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           69                       # number of writebacks
system.cpu5.dcache.writebacks::total               69                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1277                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1277                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1277                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1277                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1277                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1277                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          514                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          514                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          514                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     49425335                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     49425335                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     49425335                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     49425335                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     49425335                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     49425335                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002878                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002878                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002402                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002402                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002402                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002402                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96158.239300                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96158.239300                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96158.239300                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96158.239300                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96158.239300                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96158.239300                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.772047                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750707559                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1513523.304435                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.772047                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022071                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794506                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123829                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123829                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123829                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123829                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123829                       # number of overall hits
system.cpu6.icache.overall_hits::total         123829                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2742066                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2742066                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2742066                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2742066                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2742066                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2742066                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123848                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123848                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123848                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123848                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123848                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123848                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000153                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000153                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 144319.263158                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 144319.263158                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 144319.263158                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 144319.263158                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 144319.263158                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 144319.263158                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2235506                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2235506                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2235506                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2235506                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2235506                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2235506                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       159679                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       159679                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       159679                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       159679                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       159679                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       159679                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   494                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               118289991                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              157719.988000                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   160.672380                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    95.327620                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.627626                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.372374                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        85841                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          85841                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        71756                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         71756                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          168                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          164                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       157597                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          157597                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       157597                       # number of overall hits
system.cpu6.dcache.overall_hits::total         157597                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1692                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1692                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           68                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1760                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1760                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    187380656                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    187380656                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7036166                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7036166                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    194416822                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    194416822                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    194416822                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    194416822                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        87533                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        87533                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        71824                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        71824                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       159357                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       159357                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       159357                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       159357                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019330                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019330                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000947                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011044                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011044                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011044                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011044                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 110745.068558                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 110745.068558                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 103473.029412                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 103473.029412                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 110464.103409                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 110464.103409                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 110464.103409                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 110464.103409                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          208                       # number of writebacks
system.cpu6.dcache.writebacks::total              208                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1198                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1198                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1266                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1266                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1266                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1266                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          494                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          494                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          494                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     43857232                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     43857232                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     43857232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     43857232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     43857232                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     43857232                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003100                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003100                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003100                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003100                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88779.821862                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88779.821862                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88779.821862                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88779.821862                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88779.821862                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88779.821862                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               556.310088                       # Cycle average of tags in use
system.cpu7.icache.total_refs               769306654                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1381160.958707                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.310088                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          543                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021330                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.870192                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.891523                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       121937                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         121937                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       121937                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          121937                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       121937                       # number of overall hits
system.cpu7.icache.overall_hits::total         121937                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           17                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           17                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           17                       # number of overall misses
system.cpu7.icache.overall_misses::total           17                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2734680                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2734680                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2734680                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2734680                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2734680                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2734680                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       121954                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       121954                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       121954                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       121954                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       121954                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       121954                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000139                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000139                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160863.529412                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160863.529412                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160863.529412                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160863.529412                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160863.529412                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160863.529412                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2207716                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2207716                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2207716                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2207716                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2207716                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2207716                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       157694                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       157694                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       157694                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       157694                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       157694                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       157694                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   743                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               289563340                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   999                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              289853.193193                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   100.976420                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   155.023580                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.394439                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.605561                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       313082                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         313082                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       170805                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        170805                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           86                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           84                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       483887                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          483887                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       483887                       # number of overall hits
system.cpu7.dcache.overall_hits::total         483887                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2620                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2620                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2620                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2620                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2620                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2620                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    270086604                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    270086604                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    270086604                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    270086604                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    270086604                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    270086604                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       315702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       315702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       170805                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       170805                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       486507                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       486507                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       486507                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       486507                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008299                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008299                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005385                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005385                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005385                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005385                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 103086.490076                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 103086.490076                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 103086.490076                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 103086.490076                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 103086.490076                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 103086.490076                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          173                       # number of writebacks
system.cpu7.dcache.writebacks::total              173                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1877                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1877                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1877                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1877                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1877                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1877                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          743                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          743                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          743                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          743                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          743                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          743                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     70164033                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     70164033                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     70164033                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     70164033                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     70164033                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     70164033                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002353                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002353                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001527                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001527                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001527                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001527                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94433.422611                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94433.422611                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94433.422611                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94433.422611                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94433.422611                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94433.422611                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
