[
	{
		"original_line": "        taps[15] = 0.118978;", 
		"bug_line": "        taps[15] = 0.118.978;",
		"error_description": "Syntax error: Invalid real number format due to two decimal points in '0.118.978'"
	},
	{
		"original_line": "         *", 
		"bug_line": "         * /",
		"error_description": "Added space between * and /, creating invalid comment termination. Verilog interprets */ as a single token for comment closure; separating them with a space makes / an invalid operator outside comment context."
	},
	{
		"original_line": "                taps[30] = 2.99684e-09;", 
		"bug_line": "                taps[30] = 2.99684.09;",
		"error_description": "Invalid real number format '2.99684.09' with multiple decimal points, violating VerilogA numeric literal syntax rules."
	},
	{
		"original_line": "real q_out;", 
		"bug_line": "real q_out",
		"error_description": "Missing semicolon at the end of the variable declaration"
	},
	{
		"original_line": "for (k=11.25*`OVERSAMPLE; k < `SGSBITS*`OVERSAMPLE; k=k+1) sgs[k] = -1;", 
		"bug_line": "for (k=11.25*`OVERSAMPLE; k < `SGSBITS*`OVERSAMPLE k=k+1) sgs[k] = -1;",
		"error_description": "Missing semicolon between condition and increment in for-loop control structure"
	},
	{
		"original_line": "		frame_count=0;", 
		"bug_line": "		frame_count=0",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "bottom = 143;", 
		"bug_line": "bottom = 143",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the next token 'top' is interpreted as part of the same expression without an operator."
	},
	{
		"original_line": "`include "discipline.h"", 
		"bug_line": "`includ "discipline.h"",
		"error_description": "Misspelled Verilog-A compiler directive 'includ' instead of correct 'include' keyword"
	},
	{
		"original_line": "real taps[1:`TAP_LENGTH];", 
		"bug_line": "real taps(1:`TAP_LENGTH];",
		"error_description": "Mismatched brackets - opening parenthesis '(' used instead of opening bracket '[' for array declaration"
	},
	{
		"original_line": "                taps[22] = 0.00411654;", 
		"bug_line": "                taps[22] = 0.00411654",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error where the next token 'taps' is unexpected"
	},
	{
		"original_line": "                taps[11] = 0.00070677;", 
		"bug_line": "                taps[11] = 0.00070677",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires explicit statement termination."
	},
	{
		"original_line": "      filter_states[1] = out_val;", 
		"bug_line": "      filter_states[1 = out_val;",
		"error_description": "Missing closing bracket ']' in array index, causing syntax error due to unmatched brackets"
	},
	{
		"original_line": "if (sample > 0) begin", 
		"bug_line": "if (sample > 0 begin",
		"error_description": "Missing closing parenthesis ')' for the condition in the if statement, causing unbalanced parentheses syntax error."
	},
	{
		"original_line": "        frame_count = frame_count + 1;", 
		"bug_line": "        frame_count = frame_count + 1",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "                        if (sample > 0) begin ", 
		"bug_line": "                        if (sample > 0 begin ",
		"error_description": "Missing closing parenthesis for the conditional expression in the if statement"
	},
	{
		"original_line": "                for (k=`TAP_LENGTH; k>=`IMPULSE_PULSE; k=k-1) begin", 
		"bug_line": "                for (k=`TAP_LENGTH; k>=`IMPULSE_PULSE k=k-1) begin",
		"error_description": "Missing semicolon between loop conditions"
	},
	{
		"original_line": "     @(initial_step) begin", 
		"bug_line": "     @initial_step) begin",
		"error_description": "Missing opening parenthesis after '@' for event control. The correct syntax requires parentheses around the event expression (e.g., @(event))."
	},
	{
		"original_line": "                period = 1.0/(`OVERSAMPLE*`FREQUENCY);", 
		"bug_line": "                period = 1.0/(`OVERSAMPLE*`FREQUENCY;",
		"error_description": "Missing closing parenthesis for the expression inside the division operator, resulting in an unmatched opening parenthesis."
	},
	{
		"original_line": "for (k=0; k < 3*`OVERSAMPLE; k=k+1) sgs[k] = -1;", 
		"bug_line": "for (k=0; k < 3*`OVERSAMPLE k=k+1) sgs[k] = -1;",
		"error_description": "Missing semicolon between condition and increment expressions in for loop header"
	},
	{
		"original_line": "use_seed = seed;", 
		"bug_line": "use_seed = seed",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to be terminated with a semicolon."
	}
]