Classic Timing Analyzer report for Multiplier
Mon May 21 17:01:25 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50MHz'
  7. Clock Setup: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                       ; To                                                ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.877 ns                         ; RST                                                                                                                        ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10] ; --         ; CLK_50MHz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.143 ns                        ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; DBUS[4]                                           ; CLK_50MHz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.497 ns                        ; RST                                                                                                                        ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]       ; --         ; CLK_50MHz ; 0            ;
; Clock Setup: 'CLK_50MHz'     ; N/A   ; None          ; 155.62 MHz ( period = 6.426 ns ) ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]       ; CLK_50MHz  ; CLK_50MHz ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 391.08 MHz ( period = 2.557 ns ) ; MULT:inst|CtrlLogic:inst6|count[2]                                                                                         ; MULT:inst|CtrlLogic:inst6|count[3]                ; CLK        ; CLK       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                            ;                                                   ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50MHz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                       ; To                                                                                                                         ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 155.76 MHz ( period = 6.420 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 155.76 MHz ( period = 6.420 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 155.76 MHz ( period = 6.420 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 155.76 MHz ( period = 6.420 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 155.76 MHz ( period = 6.420 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 156.67 MHz ( period = 6.383 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 156.67 MHz ( period = 6.383 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 156.67 MHz ( period = 6.383 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 156.67 MHz ( period = 6.383 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 156.67 MHz ( period = 6.383 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.082 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.082 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.082 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.082 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.082 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 162.05 MHz ( period = 6.171 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 162.05 MHz ( period = 6.171 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 162.05 MHz ( period = 6.171 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 162.05 MHz ( period = 6.171 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 162.05 MHz ( period = 6.171 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 162.13 MHz ( period = 6.168 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 162.13 MHz ( period = 6.168 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 162.13 MHz ( period = 6.168 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 162.13 MHz ( period = 6.168 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 162.13 MHz ( period = 6.168 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.784 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.784 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.784 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.784 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.784 ns                ;
; N/A                                     ; 171.50 MHz ( period = 5.831 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.607 ns                ;
; N/A                                     ; 172.03 MHz ( period = 5.813 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 173.70 MHz ( period = 5.757 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.533 ns                ;
; N/A                                     ; 173.73 MHz ( period = 5.756 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.532 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.515 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.514 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 176.09 MHz ( period = 5.679 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.464 ns                ;
; N/A                                     ; 176.55 MHz ( period = 5.664 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.449 ns                ;
; N/A                                     ; 176.65 MHz ( period = 5.661 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.446 ns                ;
; N/A                                     ; 180.73 MHz ( period = 5.533 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 181.32 MHz ( period = 5.515 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 181.52 MHz ( period = 5.509 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.52 MHz ( period = 5.509 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.52 MHz ( period = 5.509 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.52 MHz ( period = 5.509 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.52 MHz ( period = 5.509 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 182.02 MHz ( period = 5.494 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.270 ns                ;
; N/A                                     ; 183.22 MHz ( period = 5.458 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.234 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.196 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.195 ns                ;
; N/A                                     ; 184.57 MHz ( period = 5.418 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.193 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.130 ns                ;
; N/A                                     ; 187.20 MHz ( period = 5.342 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 187.23 MHz ( period = 5.341 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.126 ns                ;
; N/A                                     ; 187.34 MHz ( period = 5.338 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 191.46 MHz ( period = 5.223 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.999 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.60 MHz ( period = 5.192 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.662 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.658 ns                ;
; N/A                                     ; 252.91 MHz ( period = 3.954 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 253.29 MHz ( period = 3.948 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 254.19 MHz ( period = 3.934 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.720 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 257.00 MHz ( period = 3.891 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.462 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 272.48 MHz ( period = 3.670 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.305 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.299 ns                ;
; N/A                                     ; 287.69 MHz ( period = 3.476 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 297.80 MHz ( period = 3.358 ns )                    ; newlcd:inst1|LCD_Display:inst|state.DISPLAY_ON                                                                             ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 306.65 MHz ( period = 3.261 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_400HZ                                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 308.45 MHz ( period = 3.242 ns )                    ; newlcd:inst1|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 311.43 MHz ( period = 3.211 ns )                    ; newlcd:inst1|LCD_Display:inst|state.HOLD                                                                                   ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 2.988 ns                ;
; N/A                                     ; 312.50 MHz ( period = 3.200 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_400HZ                                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 314.86 MHz ( period = 3.176 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 314.96 MHz ( period = 3.175 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.676 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.012 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 0.997 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                            ;                                                                                                                            ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                 ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 391.08 MHz ( period = 2.557 ns )               ; MULT:inst|CtrlLogic:inst6|count[2]   ; MULT:inst|CtrlLogic:inst6|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 391.08 MHz ( period = 2.557 ns )               ; MULT:inst|CtrlLogic:inst6|count[2]   ; MULT:inst|CtrlLogic:inst6|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; 400.80 MHz ( period = 2.495 ns )               ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst4|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 2.261 ns                ;
; N/A   ; 400.80 MHz ( period = 2.495 ns )               ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst4|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 2.261 ns                ;
; N/A   ; 400.80 MHz ( period = 2.495 ns )               ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst4|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 2.261 ns                ;
; N/A   ; 407.17 MHz ( period = 2.456 ns )               ; MULT:inst|CtrlLogic:inst6|count[2]   ; MULT:inst|CtrlLogic:inst6|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.245 ns                ;
; N/A   ; 407.17 MHz ( period = 2.456 ns )               ; MULT:inst|CtrlLogic:inst6|count[2]   ; MULT:inst|CtrlLogic:inst6|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.245 ns                ;
; N/A   ; 407.83 MHz ( period = 2.452 ns )               ; MULT:inst|Reg:inst1|F[0]             ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 408.83 MHz ( period = 2.446 ns )               ; MULT:inst|Reg:inst1|F[1]             ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns )               ; MULT:inst|Reg:inst1|F[0]             ; MULT:inst|Reg:inst1|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 2.202 ns                ;
; N/A   ; 416.84 MHz ( period = 2.399 ns )               ; MULT:inst|Reg:inst|F[2]              ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 420.52 MHz ( period = 2.378 ns )               ; MULT:inst|CtrlLogic:inst6|count[1]   ; MULT:inst|CtrlLogic:inst6|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.161 ns                ;
; N/A   ; 420.52 MHz ( period = 2.378 ns )               ; MULT:inst|CtrlLogic:inst6|count[1]   ; MULT:inst|CtrlLogic:inst6|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.161 ns                ;
; N/A   ; 424.63 MHz ( period = 2.355 ns )               ; MULT:inst|CtrlLogic:inst6|count[2]   ; MULT:inst|CtrlLogic:inst6|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; 431.59 MHz ( period = 2.317 ns )               ; MULT:inst|Reg:inst1|F[2]             ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; 431.97 MHz ( period = 2.315 ns )               ; MULT:inst|Reg:inst|F[0]              ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; MULT:inst|CtrlLogic:inst6|count[1]   ; MULT:inst|CtrlLogic:inst6|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; MULT:inst|CtrlLogic:inst6|count[1]   ; MULT:inst|CtrlLogic:inst6|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; 438.79 MHz ( period = 2.279 ns )               ; MULT:inst|Reg:inst|F[0]              ; MULT:inst|Reg:inst1|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; 441.31 MHz ( period = 2.266 ns )               ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst4|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 2.034 ns                ;
; N/A   ; 442.67 MHz ( period = 2.259 ns )               ; MULT:inst|Reg:inst1|F[0]             ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 443.85 MHz ( period = 2.253 ns )               ; MULT:inst|CtrlLogic:inst6|count[2]   ; MULT:inst|CtrlLogic:inst6|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 2.039 ns                ;
; N/A   ; 443.85 MHz ( period = 2.253 ns )               ; MULT:inst|Reg:inst1|F[1]             ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 2.039 ns                ;
; N/A   ; 447.23 MHz ( period = 2.236 ns )               ; MULT:inst|CtrlLogic:inst6|count[0]   ; MULT:inst|CtrlLogic:inst6|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; 447.23 MHz ( period = 2.236 ns )               ; MULT:inst|CtrlLogic:inst6|count[0]   ; MULT:inst|CtrlLogic:inst6|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst4|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst4|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst4|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[0]             ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[1]              ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[1]             ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.986 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[1]   ; MULT:inst|CtrlLogic:inst6|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[0]   ; MULT:inst|CtrlLogic:inst6|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[0]   ; MULT:inst|CtrlLogic:inst6|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[0]             ; MULT:inst|Reg:inst1|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[2]              ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst2|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst2|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst2|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst2|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[0]              ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[1]             ; MULT:inst|Reg:inst1|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 1.881 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[1]   ; MULT:inst|CtrlLogic:inst6|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.857 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[2]             ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.857 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[0]              ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[3]   ; MULT:inst|CtrlLogic:inst6|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[3]   ; MULT:inst|CtrlLogic:inst6|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst1|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst1|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|CtrlLogic:inst6|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[3]             ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst2|F[0]             ; MULT:inst|Reg:inst1|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst2|F[0]             ; MULT:inst|Reg:inst1|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst2|F[0]             ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst2|F[0]             ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[0]   ; MULT:inst|CtrlLogic:inst6|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[0]              ; MULT:inst|Reg:inst1|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[1]              ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[3]   ; MULT:inst|CtrlLogic:inst6|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.791 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[3]   ; MULT:inst|CtrlLogic:inst6|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.791 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[3]              ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst4|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.756 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[2]   ; MULT:inst|CtrlLogic:inst6|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[3]             ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|Reg:inst2|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|Reg:inst2|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|Reg:inst2|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|Reg:inst2|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[1]              ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[0]   ; MULT:inst|CtrlLogic:inst6|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[3]              ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[2]              ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.675 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.HOLD ; MULT:inst|CtrlLogic:inst6|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.662 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.HOLD ; MULT:inst|CtrlLogic:inst6|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.662 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|CtrlLogic:inst6|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|CtrlLogic:inst6|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[3]   ; MULT:inst|CtrlLogic:inst6|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[1]              ; MULT:inst|Reg:inst1|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 1.631 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[2]             ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|CtrlLogic:inst6|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.596 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|CtrlLogic:inst6|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.596 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[1]   ; MULT:inst|CtrlLogic:inst6|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst1|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.557 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst1|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 1.557 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.557 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.557 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst2|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst2|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst2|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|Reg:inst2|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|CtrlLogic:inst6|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.562 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|CtrlLogic:inst6|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|CtrlLogic:inst6|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[3]   ; MULT:inst|CtrlLogic:inst6|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.545 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[0]   ; MULT:inst|CtrlLogic:inst6|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[2]   ; MULT:inst|CtrlLogic:inst6|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 1.427 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|Reg:inst|F[0]              ; CLK        ; CLK      ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|Reg:inst|F[1]              ; CLK        ; CLK      ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|Reg:inst|F[2]              ; CLK        ; CLK      ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|Reg:inst|F[3]              ; CLK        ; CLK      ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|CtrlLogic:inst6|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|CtrlLogic:inst6|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[1]   ; MULT:inst|CtrlLogic:inst6|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[3]   ; MULT:inst|CtrlLogic:inst6|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst2|F[0]             ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.HOLD ; MULT:inst|CtrlLogic:inst6|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.257 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.HOLD ; MULT:inst|CtrlLogic:inst6|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.257 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|CtrlLogic:inst6|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|CtrlLogic:inst6|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst4|F[3]             ; MULT:inst|Reg:inst4|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[0]   ; MULT:inst|CtrlLogic:inst6|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[1]              ; MULT:inst|Reg:inst|F[0]              ; CLK        ; CLK      ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|CtrlLogic:inst6|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|CtrlLogic:inst6|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.144 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|CtrlLogic:inst6|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[0]             ; MULT:inst|Reg:inst4|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 0.982 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|count[3]   ; MULT:inst|CtrlLogic:inst6|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[2]              ; MULT:inst|Reg:inst|F[1]              ; CLK        ; CLK      ; None                        ; None                      ; 0.919 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|CtrlLogic:inst6|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 0.910 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|CtrlLogic:inst6|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 0.908 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|CtrlLogic:inst6|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst2|F[1]             ; MULT:inst|Reg:inst2|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 0.868 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[3]              ; MULT:inst|Reg:inst|F[2]              ; CLK        ; CLK      ; None                        ; None                      ; 0.866 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst|F[0]              ; MULT:inst|Reg:inst2|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 0.859 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|CtrlLogic:inst6|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|CtrlLogic:inst6|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[2]             ; MULT:inst|Reg:inst1|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[1]             ; MULT:inst|Reg:inst1|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst1|F[3]             ; MULT:inst|Reg:inst1|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst3|F[0]             ; MULT:inst|Reg:inst1|F[3]             ; CLK        ; CLK      ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst4|F[2]             ; MULT:inst|Reg:inst4|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst4|F[1]             ; MULT:inst|Reg:inst4|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst2|F[3]             ; MULT:inst|Reg:inst2|F[2]             ; CLK        ; CLK      ; None                        ; None                      ; 0.674 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst2|F[2]             ; MULT:inst|Reg:inst2|F[1]             ; CLK        ; CLK      ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.LOAD ; MULT:inst|CtrlLogic:inst6|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|m_state    ; MULT:inst|CtrlLogic:inst6|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.MULT ; MULT:inst|CtrlLogic:inst6|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|CtrlLogic:inst6|state.HOLD ; MULT:inst|CtrlLogic:inst6|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; MULT:inst|Reg:inst3|F[0]             ; MULT:inst|Reg:inst3|F[0]             ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------+---------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                ; To Clock  ;
+-------+--------------+------------+------+---------------------------------------------------+-----------+
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK_50MHz ;
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK_50MHz ;
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK_50MHz ;
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK_50MHz ;
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK_50MHz ;
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK_50MHz ;
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK_50MHz ;
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK_50MHz ;
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK_50MHz ;
; N/A   ; None         ; 5.877 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK_50MHz ;
; N/A   ; None         ; 5.511 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_400HZ           ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK_50MHz ;
; N/A   ; None         ; 5.420 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; CLK_50MHz ;
; N/A   ; None         ; 4.629 ns   ; RST  ; MULT:inst|CtrlLogic:inst6|m_state                 ; CLK       ;
; N/A   ; None         ; 3.909 ns   ; SI   ; MULT:inst|Reg:inst|F[3]                           ; CLK       ;
; N/A   ; None         ; 2.727 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]       ; CLK_50MHz ;
; N/A   ; None         ; 2.727 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]       ; CLK_50MHz ;
; N/A   ; None         ; 2.727 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]       ; CLK_50MHz ;
; N/A   ; None         ; 2.727 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]       ; CLK_50MHz ;
; N/A   ; None         ; 2.727 ns   ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]       ; CLK_50MHz ;
+-------+--------------+------------+------+---------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------+
; tco                                                                                                        ;
+-------+--------------+------------+-------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                            ; To      ; From Clock ;
+-------+--------------+------------+-------------------------------------------------+---------+------------+
; N/A   ; None         ; 11.143 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4] ; DBUS[4] ; CLK_50MHz  ;
; N/A   ; None         ; 10.451 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0] ; DBUS[0] ; CLK_50MHz  ;
; N/A   ; None         ; 10.186 ns  ; newlcd:inst1|LCD_Display:inst|LCD_E             ; LCD_E   ; CLK_50MHz  ;
; N/A   ; None         ; 10.138 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; LCD_RW  ; CLK_50MHz  ;
; N/A   ; None         ; 10.108 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[7] ; CLK_50MHz  ;
; N/A   ; None         ; 10.103 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[2] ; CLK_50MHz  ;
; N/A   ; None         ; 10.103 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[3] ; CLK_50MHz  ;
; N/A   ; None         ; 10.103 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[6] ; CLK_50MHz  ;
; N/A   ; None         ; 10.093 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[5] ; CLK_50MHz  ;
; N/A   ; None         ; 10.083 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[4] ; CLK_50MHz  ;
; N/A   ; None         ; 10.081 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[0] ; CLK_50MHz  ;
; N/A   ; None         ; 10.081 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[1] ; CLK_50MHz  ;
; N/A   ; None         ; 9.970 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RS            ; LCD_RS  ; CLK_50MHz  ;
; N/A   ; None         ; 9.783 ns   ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] ; DBUS[3] ; CLK_50MHz  ;
; N/A   ; None         ; 9.624 ns   ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6] ; DBUS[6] ; CLK_50MHz  ;
; N/A   ; None         ; 9.367 ns   ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] ; DBUS[7] ; CLK_50MHz  ;
; N/A   ; None         ; 9.366 ns   ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2] ; DBUS[2] ; CLK_50MHz  ;
; N/A   ; None         ; 9.338 ns   ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5] ; DBUS[5] ; CLK_50MHz  ;
; N/A   ; None         ; 9.071 ns   ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] ; DBUS[1] ; CLK_50MHz  ;
+-------+--------------+------------+-------------------------------------------------+---------+------------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------+---------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                ; To Clock  ;
+---------------+-------------+-----------+------+---------------------------------------------------+-----------+
; N/A           ; None        ; -2.497 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]       ; CLK_50MHz ;
; N/A           ; None        ; -2.497 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]       ; CLK_50MHz ;
; N/A           ; None        ; -2.497 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]       ; CLK_50MHz ;
; N/A           ; None        ; -2.497 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]       ; CLK_50MHz ;
; N/A           ; None        ; -2.497 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]       ; CLK_50MHz ;
; N/A           ; None        ; -3.679 ns ; SI   ; MULT:inst|Reg:inst|F[3]                           ; CLK       ;
; N/A           ; None        ; -4.399 ns ; RST  ; MULT:inst|CtrlLogic:inst6|m_state                 ; CLK       ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK_50MHz ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK_50MHz ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK_50MHz ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK_50MHz ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK_50MHz ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK_50MHz ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK_50MHz ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK_50MHz ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK_50MHz ;
; N/A           ; None        ; -5.190 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; CLK_50MHz ;
; N/A           ; None        ; -5.281 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_400HZ           ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK_50MHz ;
; N/A           ; None        ; -5.647 ns ; RST  ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK_50MHz ;
+---------------+-------------+-----------+------+---------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 21 17:01:25 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multiplier -c Multiplier --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50MHz" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "newlcd:inst1|LCD_Display:inst|CLK_400HZ" as buffer
Info: Clock "CLK_50MHz" has Internal fmax of 155.62 MHz between source memory "newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0" and destination register "newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]" (period= 6.426 ns)
    Info: + Longest memory to register delay is 6.198 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y26; Fanout = 8; MEM Node = 'newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y26; Fanout = 3; MEM Node = 'newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[0]'
        Info: 3: + IC(0.680 ns) + CELL(0.398 ns) = 4.071 ns; Loc. = LCCOMB_X53_Y26_N24; Fanout = 1; COMB Node = 'newlcd:inst1|LCD_Display:inst|Equal2~0'
        Info: 4: + IC(0.251 ns) + CELL(0.271 ns) = 4.593 ns; Loc. = LCCOMB_X53_Y26_N28; Fanout = 3; COMB Node = 'newlcd:inst1|LCD_Display:inst|process_1~0'
        Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 5.001 ns; Loc. = LCCOMB_X53_Y26_N22; Fanout = 5; COMB Node = 'newlcd:inst1|LCD_Display:inst|Selector15~3'
        Info: 6: + IC(0.963 ns) + CELL(0.150 ns) = 6.114 ns; Loc. = LCCOMB_X48_Y26_N0; Fanout = 1; COMB Node = 'newlcd:inst1|LCD_Display:inst|Add2~15'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 6.198 ns; Loc. = LCFF_X48_Y26_N1; Fanout = 10; REG Node = 'newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]'
        Info: Total cell delay = 4.046 ns ( 65.28 % )
        Info: Total interconnect delay = 2.152 ns ( 34.72 % )
    Info: - Smallest clock skew is -0.055 ns
        Info: + Shortest clock path from clock "CLK_50MHz" to destination register is 4.281 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 4.281 ns; Loc. = LCFF_X48_Y26_N1; Fanout = 10; REG Node = 'newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]'
            Info: Total cell delay = 2.323 ns ( 54.26 % )
            Info: Total interconnect delay = 1.958 ns ( 45.74 % )
        Info: - Longest clock path from clock "CLK_50MHz" to source memory is 4.336 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.932 ns) + CELL(0.661 ns) = 4.336 ns; Loc. = M4K_X52_Y26; Fanout = 8; MEM Node = 'newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.447 ns ( 56.43 % )
            Info: Total interconnect delay = 1.889 ns ( 43.57 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "CLK" has Internal fmax of 391.08 MHz between source register "MULT:inst|CtrlLogic:inst6|count[2]" and destination register "MULT:inst|CtrlLogic:inst6|count[2]" (period= 2.557 ns)
    Info: + Longest register to register delay is 2.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y26_N3; Fanout = 5; REG Node = 'MULT:inst|CtrlLogic:inst6|count[2]'
        Info: 2: + IC(0.518 ns) + CELL(0.437 ns) = 0.955 ns; Loc. = LCCOMB_X45_Y26_N8; Fanout = 5; COMB Node = 'MULT:inst|CtrlLogic:inst6|Selector6~1'
        Info: 3: + IC(0.303 ns) + CELL(0.275 ns) = 1.533 ns; Loc. = LCCOMB_X45_Y26_N10; Fanout = 3; COMB Node = 'MULT:inst|CtrlLogic:inst6|Selector6~2'
        Info: 4: + IC(0.288 ns) + CELL(0.438 ns) = 2.259 ns; Loc. = LCCOMB_X45_Y26_N2; Fanout = 1; COMB Node = 'MULT:inst|CtrlLogic:inst6|count[2]~2'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.343 ns; Loc. = LCFF_X45_Y26_N3; Fanout = 5; REG Node = 'MULT:inst|CtrlLogic:inst6|count[2]'
        Info: Total cell delay = 1.234 ns ( 52.67 % )
        Info: Total interconnect delay = 1.109 ns ( 47.33 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.847 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 25; CLK Node = 'CLK'
            Info: 2: + IC(1.448 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X45_Y26_N3; Fanout = 5; REG Node = 'MULT:inst|CtrlLogic:inst6|count[2]'
            Info: Total cell delay = 1.399 ns ( 49.14 % )
            Info: Total interconnect delay = 1.448 ns ( 50.86 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.847 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 25; CLK Node = 'CLK'
            Info: 2: + IC(1.448 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X45_Y26_N3; Fanout = 5; REG Node = 'MULT:inst|CtrlLogic:inst6|count[2]'
            Info: Total cell delay = 1.399 ns ( 49.14 % )
            Info: Total interconnect delay = 1.448 ns ( 50.86 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]" (data pin = "RST", clock pin = "CLK_50MHz") is 5.877 ns
    Info: + Longest pin to register delay is 8.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 9; PIN Node = 'RST'
        Info: 2: + IC(6.107 ns) + CELL(0.438 ns) = 7.387 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 20; COMB Node = 'newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]~26'
        Info: 3: + IC(0.695 ns) + CELL(0.510 ns) = 8.592 ns; Loc. = LCFF_X2_Y17_N5; Fanout = 3; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]'
        Info: Total cell delay = 1.790 ns ( 20.83 % )
        Info: Total interconnect delay = 6.802 ns ( 79.17 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_50MHz" to destination register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_50MHz~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X2_Y17_N5; Fanout = 3; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
Info: tco from clock "CLK_50MHz" to destination pin "DBUS[4]" through register "newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]" is 11.143 ns
    Info: + Longest clock path from clock "CLK_50MHz" to source register is 4.280 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 4.280 ns; Loc. = LCFF_X53_Y26_N5; Fanout = 1; REG Node = 'newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]'
        Info: Total cell delay = 2.323 ns ( 54.28 % )
        Info: Total interconnect delay = 1.957 ns ( 45.72 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y26_N5; Fanout = 1; REG Node = 'newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]'
        Info: 2: + IC(3.981 ns) + CELL(2.632 ns) = 6.613 ns; Loc. = PIN_J4; Fanout = 0; PIN Node = 'DBUS[4]'
        Info: Total cell delay = 2.632 ns ( 39.80 % )
        Info: Total interconnect delay = 3.981 ns ( 60.20 % )
Info: th for register "newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]" (data pin = "RST", clock pin = "CLK_50MHz") is -2.497 ns
    Info: + Longest clock path from clock "CLK_50MHz" to destination register is 4.281 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 4.281 ns; Loc. = LCFF_X48_Y26_N31; Fanout = 14; REG Node = 'newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]'
        Info: Total cell delay = 2.323 ns ( 54.26 % )
        Info: Total interconnect delay = 1.958 ns ( 45.74 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 9; PIN Node = 'RST'
        Info: 2: + IC(5.542 ns) + CELL(0.660 ns) = 7.044 ns; Loc. = LCFF_X48_Y26_N31; Fanout = 14; REG Node = 'newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]'
        Info: Total cell delay = 1.502 ns ( 21.32 % )
        Info: Total interconnect delay = 5.542 ns ( 78.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Mon May 21 17:01:26 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


