Analysis & Synthesis report for UNITL
Sun Aug 04 19:11:33 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Aug 04 19:11:33 2024               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; UNITL                                           ;
; Top-level Entity Name              ; UNITL                                           ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; UNITL              ; UNITL              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Aug 04 19:11:32 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UNITL -c UNITL
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file clock/div_freq24.bdf
    Info (12023): Found entity 1: div_freq24
Info (12021): Found 1 design units, including 1 entities, in source file clock/div_freq4.bdf
    Info (12023): Found entity 1: div_freq4
Info (12021): Found 1 design units, including 1 entities, in source file clock/div_freq2.bdf
    Info (12023): Found entity 1: div_freq2
Info (12021): Found 1 design units, including 1 entities, in source file partes/ula.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/g.bdf
    Info (12023): Found entity 1: G
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/f.bdf
    Info (12023): Found entity 1: F
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/e.bdf
    Info (12023): Found entity 1: E
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/d.bdf
    Info (12023): Found entity 1: D
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/c.bdf
    Info (12023): Found entity 1: C
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/b.bdf
    Info (12023): Found entity 1: B
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/a.bdf
    Info (12023): Found entity 1: A
Info (12021): Found 1 design units, including 1 entities, in source file soma/rca16.bdf
    Info (12023): Found entity 1: RCA16
Info (12021): Found 1 design units, including 1 entities, in source file soma/rca8.bdf
    Info (12023): Found entity 1: RCA8
Info (12021): Found 1 design units, including 1 entities, in source file soma/ha.bdf
    Info (12023): Found entity 1: HA
Info (12021): Found 1 design units, including 1 entities, in source file soma/fapg.bdf
    Info (12023): Found entity 1: FAPG
Info (12021): Found 1 design units, including 1 entities, in source file soma/clau4.bdf
    Info (12023): Found entity 1: CLAU4
Info (12021): Found 1 design units, including 1 entities, in source file soma/cla4.bdf
    Info (12023): Found entity 1: CLA4
Info (12021): Found 1 design units, including 1 entities, in source file etc/or4b.bdf
    Info (12023): Found entity 1: OR4b
Info (12021): Found 1 design units, including 1 entities, in source file etc/not4b.bdf
    Info (12023): Found entity 1: NOT4b
Info (12021): Found 1 design units, including 1 entities, in source file etc/mux2x8.bdf
    Info (12023): Found entity 1: MUX2x8
Info (12021): Found 1 design units, including 1 entities, in source file etc/mux2x4.bdf
    Info (12023): Found entity 1: MUX2x4
Info (12021): Found 1 design units, including 1 entities, in source file etc/mux2x1.bdf
    Info (12023): Found entity 1: MUX2x1
Info (12021): Found 1 design units, including 1 entities, in source file etc/mul8.bdf
    Info (12023): Found entity 1: MUL8
Info (12021): Found 1 design units, including 1 entities, in source file etc/and4b.bdf
    Info (12023): Found entity 1: AND4b
Info (12021): Found 1 design units, including 1 entities, in source file soma/rca4.bdf
    Info (12023): Found entity 1: RCA4
Info (12021): Found 1 design units, including 1 entities, in source file soma/fac.bdf
    Info (12023): Found entity 1: FAC
Info (12021): Found 1 design units, including 1 entities, in source file io/led.bdf
    Info (12023): Found entity 1: Led
Info (12021): Found 1 design units, including 1 entities, in source file io/switch.bdf
    Info (12023): Found entity 1: Switch
Info (12021): Found 1 design units, including 1 entities, in source file unitl.bdf
    Info (12023): Found entity 1: UNITL
Info (12021): Found 1 design units, including 1 entities, in source file conversordisplay/c7s.bdf
    Info (12023): Found entity 1: C7S
Info (12021): Found 1 design units, including 1 entities, in source file io/display0.bdf
    Info (12023): Found entity 1: Display0
Warning (12019): Can't analyze file -- file IO/empty.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file empty.bdf
    Info (12023): Found entity 1: empty
Info (12021): Found 1 design units, including 1 entities, in source file io/display1.bdf
    Info (12023): Found entity 1: Display1
Info (12021): Found 1 design units, including 1 entities, in source file etc/mux4x8.bdf
    Info (12023): Found entity 1: MUX4x8
Info (12021): Found 1 design units, including 1 entities, in source file soma/inc8.bdf
    Info (12023): Found entity 1: INC8
Info (12021): Found 1 design units, including 1 entities, in source file soma/hd.bdf
    Info (12023): Found entity 1: HD
Info (12021): Found 1 design units, including 1 entities, in source file soma/dec8.bdf
    Info (12023): Found entity 1: DEC8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/dff8.bdf
    Info (12023): Found entity 1: DFF8
Info (12021): Found 1 design units, including 1 entities, in source file partes/cud8.bdf
    Info (12023): Found entity 1: CUD8
Info (12021): Found 1 design units, including 1 entities, in source file clock/div_freq26.bdf
    Info (12023): Found entity 1: div_freq26
Info (12021): Found 1 design units, including 1 entities, in source file io/button.bdf
    Info (12023): Found entity 1: Button
Info (12021): Found 1 design units, including 1 entities, in source file io/clock.bdf
    Info (12023): Found entity 1: Clock
Info (12021): Found 1 design units, including 1 entities, in source file memoria/dff3.bdf
    Info (12023): Found entity 1: DFF3
Info (12021): Found 1 design units, including 1 entities, in source file soma/inc3.bdf
    Info (12023): Found entity 1: INC3
Info (12021): Found 1 design units, including 1 entities, in source file partes/temporizador.bdf
    Info (12023): Found entity 1: Temporizador
Info (12021): Found 1 design units, including 1 entities, in source file etc/demux1x2.bdf
    Info (12023): Found entity 1: DEMUX1x2
Info (12021): Found 1 design units, including 1 entities, in source file etc/demux1x8.bdf
    Info (12023): Found entity 1: DEMUX1x8
Info (12127): Elaborating entity "UNITL" for the top level hierarchy
Info (12128): Elaborating entity "Display0" for hierarchy "Display0:inst10"
Info (12128): Elaborating entity "C7S" for hierarchy "C7S:inst8"
Info (12128): Elaborating entity "A" for hierarchy "C7S:inst8|A:inst7"
Info (12128): Elaborating entity "B" for hierarchy "C7S:inst8|B:inst1"
Info (12128): Elaborating entity "C" for hierarchy "C7S:inst8|C:inst2"
Info (12128): Elaborating entity "D" for hierarchy "C7S:inst8|D:inst3"
Info (12128): Elaborating entity "E" for hierarchy "C7S:inst8|E:inst4"
Info (12128): Elaborating entity "F" for hierarchy "C7S:inst8|F:inst5"
Info (12128): Elaborating entity "G" for hierarchy "C7S:inst8|G:inst6"
Info (12128): Elaborating entity "Display1" for hierarchy "Display1:inst"
Info (12128): Elaborating entity "Button" for hierarchy "Button:inst1"
Info (12128): Elaborating entity "Switch" for hierarchy "Switch:inst4"
Info (12128): Elaborating entity "Clock" for hierarchy "Clock:inst7"
Error (12009): Node "Display[3]" is missing source
Error (12009): Node "Display[2]" is missing source
Error (12009): Node "Display[1]" is missing source
Error (12009): Node "Display[0]" is missing source
Error (12009): Node "Display[7]" is missing source
Error (12009): Node "Display[6]" is missing source
Error (12009): Node "Display[5]" is missing source
Error (12009): Node "Display[4]" is missing source
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings
    Error: Peak virtual memory: 4564 megabytes
    Error: Processing ended: Sun Aug 04 19:11:33 2024
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


