module giaima7thanh (
    input [3:0] num,
    output reg [6:0] seg
);

    always @(num) begin
        case (num)
            0 : seg = 7'b0000001;
            1 : seg = 7'b1001111;
            2 : seg = 7'b0010010;
            3 : seg = 7'b0000110;
            4 : seg = 7'b1001100;
            5 : seg = 7'b0100100;
            6 : seg = 7'b0100000;
            7 : seg = 7'b0001111;
            8 : seg = 7'b0000000;
            9 : seg = 7'b0000100;
            default: seg = 7'b1111111;
        endcase
    end

endmodule

module giaima7thanh_topmodule (
    input [3:0] in1, in2, in3, in4,
    output [6:0] out1, out2, out3, out4
);

    giaima7thanh led1(in1,out1);
    giaima7thanh led2(in2,out2);
    giaima7thanh led3(in3,out3);
    giaima7thanh led4(in4,out4);
    
endmodule