Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 11 03:11:41 2024
| Host         : Raven1911 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_RiscV_IM_timing_summary_routed.rpt -pb CPU_RiscV_IM_timing_summary_routed.pb -rpx CPU_RiscV_IM_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_RiscV_IM
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3912)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11323)
5. checking no_input_delay (9)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3912)
---------------------------
 There are 3912 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11323)
----------------------------------------------------
 There are 11323 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                11335          inf        0.000                      0                11335           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11335 Endpoints
Min Delay         11335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[30][24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.586ns  (logic 1.142ns (4.646%)  route 23.444ns (95.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.848    24.586    Instruction_Memory/reset_n
    SLICE_X46Y37         FDCE                                         f  Instruction_Memory/memory_reg[30][24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[18][24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.453ns  (logic 1.142ns (4.672%)  route 23.311ns (95.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.715    24.453    Instruction_Memory/reset_n
    SLICE_X46Y38         FDCE                                         f  Instruction_Memory/memory_reg[18][24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[18][25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.453ns  (logic 1.142ns (4.672%)  route 23.311ns (95.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.715    24.453    Instruction_Memory/reset_n
    SLICE_X46Y38         FDCE                                         f  Instruction_Memory/memory_reg[18][25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[18][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.453ns  (logic 1.142ns (4.672%)  route 23.311ns (95.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.715    24.453    Instruction_Memory/reset_n
    SLICE_X46Y38         FDCE                                         f  Instruction_Memory/memory_reg[18][28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[18][31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.453ns  (logic 1.142ns (4.672%)  route 23.311ns (95.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.715    24.453    Instruction_Memory/reset_n
    SLICE_X46Y38         FDCE                                         f  Instruction_Memory/memory_reg[18][31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[31][25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.453ns  (logic 1.142ns (4.672%)  route 23.311ns (95.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.715    24.453    Instruction_Memory/reset_n
    SLICE_X47Y38         FDCE                                         f  Instruction_Memory/memory_reg[31][25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[31][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.453ns  (logic 1.142ns (4.672%)  route 23.311ns (95.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.715    24.453    Instruction_Memory/reset_n
    SLICE_X47Y38         FDCE                                         f  Instruction_Memory/memory_reg[31][28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[31][31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.453ns  (logic 1.142ns (4.672%)  route 23.311ns (95.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.715    24.453    Instruction_Memory/reset_n
    SLICE_X47Y38         FDCE                                         f  Instruction_Memory/memory_reg[31][31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[26][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.324ns  (logic 1.142ns (4.696%)  route 23.182ns (95.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.587    24.324    Instruction_Memory/reset_n
    SLICE_X44Y38         FDCE                                         f  Instruction_Memory/memory_reg[26][28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Instruction_Memory/memory_reg[26][25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.320ns  (logic 1.142ns (4.697%)  route 23.178ns (95.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.595     2.614    Instruction_Memory/reset_n_IBUF
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.738 f  Instruction_Memory/quad[1]_i_2/O
                         net (fo=3475, routed)       21.582    24.320    Instruction_Memory/reset_n
    SLICE_X45Y38         FDCE                                         f  Instruction_Memory/memory_reg[26][25]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ID_EX/inst_o_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EX_MEM/instr_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDCE                         0.000     0.000 r  ID_EX/inst_o_reg[5]/C
    SLICE_X23Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ID_EX/inst_o_reg[5]/Q
                         net (fo=1, routed)           0.055     0.183    EX_MEM/instr_o_reg[6]_1[5]
    SLICE_X23Y25         FDCE                                         r  EX_MEM/instr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ID_EX/inst_o_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EX_MEM/instr_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDCE                         0.000     0.000 r  ID_EX/inst_o_reg[0]/C
    SLICE_X20Y27         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ID_EX/inst_o_reg[0]/Q
                         net (fo=1, routed)           0.057     0.205    EX_MEM/instr_o_reg[6]_1[0]
    SLICE_X20Y27         FDCE                                         r  EX_MEM/instr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ID_EX/RegDst_o_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EX_MEM/RDaddr_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDCE                         0.000     0.000 r  ID_EX/RegDst_o_reg[4]/C
    SLICE_X24Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ID_EX/RegDst_o_reg[4]/Q
                         net (fo=1, routed)           0.065     0.206    EX_MEM/RDaddr_o_reg[4]_0[4]
    SLICE_X24Y24         FDCE                                         r  EX_MEM/RDaddr_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID/pc_o_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE                         0.000     0.000 r  PC/pc_o_reg[27]/C
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC/pc_o_reg[27]/Q
                         net (fo=3, routed)           0.099     0.240    IF_ID/pc_o_reg[31]_0[26]
    SLICE_X30Y33         FDRE                                         r  IF_ID/pc_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_o_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID/pc_o_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.699%)  route 0.108ns (43.301%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDCE                         0.000     0.000 r  PC/pc_o_reg[20]/C
    SLICE_X28Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC/pc_o_reg[20]/Q
                         net (fo=3, routed)           0.108     0.249    IF_ID/pc_o_reg[31]_0[19]
    SLICE_X29Y31         FDRE                                         r  IF_ID/pc_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_o_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID/pc_o_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.917%)  route 0.116ns (45.083%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  PC/pc_o_reg[9]/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC/pc_o_reg[9]/Q
                         net (fo=3, routed)           0.116     0.257    IF_ID/pc_o_reg[31]_0[8]
    SLICE_X31Y28         FDRE                                         r  IF_ID/pc_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ID_EX/RegDst_o_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EX_MEM/RDaddr_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDCE                         0.000     0.000 r  ID_EX/RegDst_o_reg[2]/C
    SLICE_X23Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ID_EX/RegDst_o_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    EX_MEM/RDaddr_o_reg[4]_0[2]
    SLICE_X23Y25         FDCE                                         r  EX_MEM/RDaddr_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_o_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID/pc_o_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.500%)  route 0.118ns (45.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE                         0.000     0.000 r  PC/pc_o_reg[11]/C
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC/pc_o_reg[11]/Q
                         net (fo=3, routed)           0.118     0.259    IF_ID/pc_o_reg[31]_0[10]
    SLICE_X31Y28         FDRE                                         r  IF_ID/pc_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ID_EX/RegDst_o_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EX_MEM/RDaddr_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDCE                         0.000     0.000 r  ID_EX/RegDst_o_reg[0]/C
    SLICE_X24Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ID_EX/RegDst_o_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    EX_MEM/RDaddr_o_reg[4]_0[0]
    SLICE_X25Y24         FDCE                                         r  EX_MEM/RDaddr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/pc_o_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID/pc_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.180%)  route 0.119ns (45.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE                         0.000     0.000 r  PC/pc_o_reg[13]/C
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC/pc_o_reg[13]/Q
                         net (fo=3, routed)           0.119     0.260    IF_ID/pc_o_reg[31]_0[12]
    SLICE_X31Y28         FDRE                                         r  IF_ID/pc_o_reg[13]/D
  -------------------------------------------------------------------    -------------------





