#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5ff7fe3817e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5ff7fe36bca0 .scope module, "tb" "tb" 3 163;
 .timescale -12 -12;
L_0x5ff7fe38de20 .functor NOT 1, L_0x5ff7fe3dd6b0, C4<0>, C4<0>, C4<0>;
L_0x5ff7fe380360 .functor XOR 4, L_0x5ff7fe3dd150, L_0x5ff7fe3dd430, C4<0000>, C4<0000>;
L_0x5ff7fe380870 .functor XOR 4, L_0x5ff7fe380360, L_0x5ff7fe3dd570, C4<0000>, C4<0000>;
v0x5ff7fe3cab00_0 .net *"_ivl_10", 3 0, L_0x5ff7fe3dd570;  1 drivers
v0x5ff7fe3cac00_0 .net *"_ivl_12", 3 0, L_0x5ff7fe380870;  1 drivers
v0x5ff7fe3cace0_0 .net *"_ivl_2", 3 0, L_0x5ff7fe3dd0b0;  1 drivers
v0x5ff7fe3cada0_0 .net *"_ivl_4", 3 0, L_0x5ff7fe3dd150;  1 drivers
v0x5ff7fe3cae80_0 .net *"_ivl_6", 3 0, L_0x5ff7fe3dd430;  1 drivers
v0x5ff7fe3cafb0_0 .net *"_ivl_8", 3 0, L_0x5ff7fe380360;  1 drivers
v0x5ff7fe3cb090_0 .net "aaah_dut", 0 0, v0x5ff7fe3c9c00_0;  1 drivers
v0x5ff7fe3cb130_0 .net "aaah_ref", 0 0, L_0x5ff7fe37faa0;  1 drivers
v0x5ff7fe3cb1d0_0 .net "areset", 0 0, L_0x5ff7fe37f860;  1 drivers
v0x5ff7fe3cb270_0 .net "bump_left", 0 0, v0x5ff7fe3c91b0_0;  1 drivers
v0x5ff7fe3cb310_0 .net "bump_right", 0 0, v0x5ff7fe3c9250_0;  1 drivers
v0x5ff7fe3cb3b0_0 .var "clk", 0 0;
v0x5ff7fe3cb450_0 .net "dig", 0 0, v0x5ff7fe3c93c0_0;  1 drivers
v0x5ff7fe3cb4f0_0 .net "digging_dut", 0 0, v0x5ff7fe3ca200_0;  1 drivers
v0x5ff7fe3cb590_0 .net "digging_ref", 0 0, L_0x5ff7fe37fd00;  1 drivers
v0x5ff7fe3cb630_0 .net "ground", 0 0, v0x5ff7fe3c94b0_0;  1 drivers
v0x5ff7fe3cb6d0_0 .var/2u "stats1", 351 0;
v0x5ff7fe3cb770_0 .var/2u "strobe", 0 0;
v0x5ff7fe3cb810_0 .net "tb_match", 0 0, L_0x5ff7fe3dd6b0;  1 drivers
v0x5ff7fe3cb8b0_0 .net "tb_mismatch", 0 0, L_0x5ff7fe38de20;  1 drivers
v0x5ff7fe3cb950_0 .net "walk_left_dut", 0 0, v0x5ff7fe3ca5c0_0;  1 drivers
v0x5ff7fe3cb9f0_0 .net "walk_left_ref", 0 0, L_0x5ff7fe3dbfa0;  1 drivers
v0x5ff7fe3cbac0_0 .net "walk_right_dut", 0 0, v0x5ff7fe3ca680_0;  1 drivers
v0x5ff7fe3cbb90_0 .net "walk_right_ref", 0 0, L_0x5ff7fe3dc270;  1 drivers
v0x5ff7fe3cbc60_0 .net "wavedrom_enable", 0 0, v0x5ff7fe3c96c0_0;  1 drivers
v0x5ff7fe3cbd30_0 .net "wavedrom_title", 511 0, v0x5ff7fe3c9760_0;  1 drivers
L_0x5ff7fe3dd0b0 .concat [ 1 1 1 1], L_0x5ff7fe37fd00, L_0x5ff7fe37faa0, L_0x5ff7fe3dc270, L_0x5ff7fe3dbfa0;
L_0x5ff7fe3dd150 .concat [ 1 1 1 1], L_0x5ff7fe37fd00, L_0x5ff7fe37faa0, L_0x5ff7fe3dc270, L_0x5ff7fe3dbfa0;
L_0x5ff7fe3dd430 .concat [ 1 1 1 1], v0x5ff7fe3ca200_0, v0x5ff7fe3c9c00_0, v0x5ff7fe3ca680_0, v0x5ff7fe3ca5c0_0;
L_0x5ff7fe3dd570 .concat [ 1 1 1 1], L_0x5ff7fe37fd00, L_0x5ff7fe37faa0, L_0x5ff7fe3dc270, L_0x5ff7fe3dbfa0;
L_0x5ff7fe3dd6b0 .cmp/eeq 4, L_0x5ff7fe3dd0b0, L_0x5ff7fe380870;
S_0x5ff7fe302d50 .scope module, "good1" "RefModule" 3 222, 4 2 0, S_0x5ff7fe36bca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x5ff7fe304c40 .param/l "DEAD" 0 4 15, +C4<00000000000000000000000000000110>;
P_0x5ff7fe304c80 .param/l "DIGL" 0 4 15, +C4<00000000000000000000000000000100>;
P_0x5ff7fe304cc0 .param/l "DIGR" 0 4 15, +C4<00000000000000000000000000000101>;
P_0x5ff7fe304d00 .param/l "FALLL" 0 4 15, +C4<00000000000000000000000000000010>;
P_0x5ff7fe304d40 .param/l "FALLR" 0 4 15, +C4<00000000000000000000000000000011>;
P_0x5ff7fe304d80 .param/l "WL" 0 4 15, +C4<00000000000000000000000000000000>;
P_0x5ff7fe304dc0 .param/l "WR" 0 4 15, +C4<00000000000000000000000000000001>;
L_0x5ff7fe37faa0 .functor OR 1, L_0x5ff7fe3dc570, L_0x5ff7fe3dc820, C4<0>, C4<0>;
L_0x5ff7fe37fd00 .functor OR 1, L_0x5ff7fe3dcc20, L_0x5ff7fe3dce10, C4<0>, C4<0>;
v0x5ff7fe38d960_0 .net *"_ivl_0", 31 0, L_0x5ff7fe3cbe30;  1 drivers
L_0x7957b5a370a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe38df80_0 .net *"_ivl_11", 28 0, L_0x7957b5a370a8;  1 drivers
L_0x7957b5a370f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe37f920_0 .net/2u *"_ivl_12", 31 0, L_0x7957b5a370f0;  1 drivers
v0x5ff7fe37fb60_0 .net *"_ivl_16", 31 0, L_0x5ff7fe3dc430;  1 drivers
L_0x7957b5a37138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe37fdc0_0 .net *"_ivl_19", 28 0, L_0x7957b5a37138;  1 drivers
L_0x7957b5a37180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe380500_0 .net/2u *"_ivl_20", 31 0, L_0x7957b5a37180;  1 drivers
v0x5ff7fe3809d0_0 .net *"_ivl_22", 0 0, L_0x5ff7fe3dc570;  1 drivers
v0x5ff7fe3c6bf0_0 .net *"_ivl_24", 31 0, L_0x5ff7fe3dc6f0;  1 drivers
L_0x7957b5a371c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe3c6cd0_0 .net *"_ivl_27", 28 0, L_0x7957b5a371c8;  1 drivers
L_0x7957b5a37210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe3c6db0_0 .net/2u *"_ivl_28", 31 0, L_0x7957b5a37210;  1 drivers
L_0x7957b5a37018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe3c6e90_0 .net *"_ivl_3", 28 0, L_0x7957b5a37018;  1 drivers
v0x5ff7fe3c6f70_0 .net *"_ivl_30", 0 0, L_0x5ff7fe3dc820;  1 drivers
v0x5ff7fe3c7030_0 .net *"_ivl_34", 31 0, L_0x5ff7fe3dcaa0;  1 drivers
L_0x7957b5a37258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe3c7110_0 .net *"_ivl_37", 28 0, L_0x7957b5a37258;  1 drivers
L_0x7957b5a372a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe3c71f0_0 .net/2u *"_ivl_38", 31 0, L_0x7957b5a372a0;  1 drivers
L_0x7957b5a37060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe3c72d0_0 .net/2u *"_ivl_4", 31 0, L_0x7957b5a37060;  1 drivers
v0x5ff7fe3c73b0_0 .net *"_ivl_40", 0 0, L_0x5ff7fe3dcc20;  1 drivers
v0x5ff7fe3c7470_0 .net *"_ivl_42", 31 0, L_0x5ff7fe3dcd70;  1 drivers
L_0x7957b5a372e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe3c7550_0 .net *"_ivl_45", 28 0, L_0x7957b5a372e8;  1 drivers
L_0x7957b5a37330 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5ff7fe3c7630_0 .net/2u *"_ivl_46", 31 0, L_0x7957b5a37330;  1 drivers
v0x5ff7fe3c7710_0 .net *"_ivl_48", 0 0, L_0x5ff7fe3dce10;  1 drivers
v0x5ff7fe3c77d0_0 .net *"_ivl_8", 31 0, L_0x5ff7fe3dc130;  1 drivers
v0x5ff7fe3c78b0_0 .net "aaah", 0 0, L_0x5ff7fe37faa0;  alias, 1 drivers
v0x5ff7fe3c7970_0 .net "areset", 0 0, L_0x5ff7fe37f860;  alias, 1 drivers
v0x5ff7fe3c7a30_0 .net "bump_left", 0 0, v0x5ff7fe3c91b0_0;  alias, 1 drivers
v0x5ff7fe3c7af0_0 .net "bump_right", 0 0, v0x5ff7fe3c9250_0;  alias, 1 drivers
v0x5ff7fe3c7bb0_0 .net "clk", 0 0, v0x5ff7fe3cb3b0_0;  1 drivers
v0x5ff7fe3c7c70_0 .net "dig", 0 0, v0x5ff7fe3c93c0_0;  alias, 1 drivers
v0x5ff7fe3c7d30_0 .net "digging", 0 0, L_0x5ff7fe37fd00;  alias, 1 drivers
v0x5ff7fe3c7df0_0 .var "fall_counter", 4 0;
v0x5ff7fe3c7ed0_0 .net "ground", 0 0, v0x5ff7fe3c94b0_0;  alias, 1 drivers
v0x5ff7fe3c7f90_0 .var "next", 2 0;
v0x5ff7fe3c8070_0 .var "state", 2 0;
v0x5ff7fe3c8150_0 .net "walk_left", 0 0, L_0x5ff7fe3dbfa0;  alias, 1 drivers
v0x5ff7fe3c8210_0 .net "walk_right", 0 0, L_0x5ff7fe3dc270;  alias, 1 drivers
E_0x5ff7fe365310 .event posedge, v0x5ff7fe3c7bb0_0;
E_0x5ff7fe363db0 .event posedge, v0x5ff7fe3c7970_0, v0x5ff7fe3c7bb0_0;
E_0x5ff7fe364000/0 .event edge, v0x5ff7fe3c8070_0, v0x5ff7fe3c7ed0_0, v0x5ff7fe3c7c70_0, v0x5ff7fe3c7a30_0;
E_0x5ff7fe364000/1 .event edge, v0x5ff7fe3c7af0_0, v0x5ff7fe3c7df0_0;
E_0x5ff7fe364000 .event/or E_0x5ff7fe364000/0, E_0x5ff7fe364000/1;
L_0x5ff7fe3cbe30 .concat [ 3 29 0 0], v0x5ff7fe3c8070_0, L_0x7957b5a37018;
L_0x5ff7fe3dbfa0 .cmp/eq 32, L_0x5ff7fe3cbe30, L_0x7957b5a37060;
L_0x5ff7fe3dc130 .concat [ 3 29 0 0], v0x5ff7fe3c8070_0, L_0x7957b5a370a8;
L_0x5ff7fe3dc270 .cmp/eq 32, L_0x5ff7fe3dc130, L_0x7957b5a370f0;
L_0x5ff7fe3dc430 .concat [ 3 29 0 0], v0x5ff7fe3c8070_0, L_0x7957b5a37138;
L_0x5ff7fe3dc570 .cmp/eq 32, L_0x5ff7fe3dc430, L_0x7957b5a37180;
L_0x5ff7fe3dc6f0 .concat [ 3 29 0 0], v0x5ff7fe3c8070_0, L_0x7957b5a371c8;
L_0x5ff7fe3dc820 .cmp/eq 32, L_0x5ff7fe3dc6f0, L_0x7957b5a37210;
L_0x5ff7fe3dcaa0 .concat [ 3 29 0 0], v0x5ff7fe3c8070_0, L_0x7957b5a37258;
L_0x5ff7fe3dcc20 .cmp/eq 32, L_0x5ff7fe3dcaa0, L_0x7957b5a372a0;
L_0x5ff7fe3dcd70 .concat [ 3 29 0 0], v0x5ff7fe3c8070_0, L_0x7957b5a372e8;
L_0x5ff7fe3dce10 .cmp/eq 32, L_0x5ff7fe3dcd70, L_0x7957b5a37330;
S_0x5ff7fe3c8410 .scope module, "stim1" "stimulus_gen" 3 214, 3 6 0, S_0x5ff7fe36bca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x5ff7fe37f860 .functor BUFZ 1, v0x5ff7fe3c9580_0, C4<0>, C4<0>, C4<0>;
v0x5ff7fe3c9110_0 .net "areset", 0 0, L_0x5ff7fe37f860;  alias, 1 drivers
v0x5ff7fe3c91b0_0 .var "bump_left", 0 0;
v0x5ff7fe3c9250_0 .var "bump_right", 0 0;
v0x5ff7fe3c92f0_0 .net "clk", 0 0, v0x5ff7fe3cb3b0_0;  alias, 1 drivers
v0x5ff7fe3c93c0_0 .var "dig", 0 0;
v0x5ff7fe3c94b0_0 .var "ground", 0 0;
v0x5ff7fe3c9580_0 .var "reset", 0 0;
v0x5ff7fe3c9620_0 .net "tb_match", 0 0, L_0x5ff7fe3dd6b0;  alias, 1 drivers
v0x5ff7fe3c96c0_0 .var "wavedrom_enable", 0 0;
v0x5ff7fe3c9760_0 .var "wavedrom_title", 511 0;
E_0x5ff7fe381b20/0 .event negedge, v0x5ff7fe3c7bb0_0;
E_0x5ff7fe381b20/1 .event posedge, v0x5ff7fe3c7bb0_0;
E_0x5ff7fe381b20 .event/or E_0x5ff7fe381b20/0, E_0x5ff7fe381b20/1;
S_0x5ff7fe3c8710 .scope task, "reset_test" "reset_test" 3 21, 3 21 0, S_0x5ff7fe3c8410;
 .timescale -12 -12;
v0x5ff7fe3c8950_0 .var/2u "arfail", 0 0;
v0x5ff7fe3c8a30_0 .var "async", 0 0;
v0x5ff7fe3c8af0_0 .var/2u "datafail", 0 0;
v0x5ff7fe3c8b90_0 .var/2u "srfail", 0 0;
E_0x5ff7fe37eca0 .event negedge, v0x5ff7fe3c7bb0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x5ff7fe365310;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x5ff7fe37eca0;
    %load/vec4 v0x5ff7fe3c9620_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5ff7fe3c8af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %wait E_0x5ff7fe365310;
    %load/vec4 v0x5ff7fe3c9620_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5ff7fe3c8950_0, 0, 1;
    %wait E_0x5ff7fe365310;
    %load/vec4 v0x5ff7fe3c9620_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5ff7fe3c8b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %load/vec4 v0x5ff7fe3c8b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 35 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5ff7fe3c8950_0;
    %load/vec4 v0x5ff7fe3c8a30_0;
    %load/vec4 v0x5ff7fe3c8af0_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5ff7fe3c8a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 37 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x5ff7fe3c8c50 .scope task, "wavedrom_start" "wavedrom_start" 3 48, 3 48 0, S_0x5ff7fe3c8410;
 .timescale -12 -12;
v0x5ff7fe3c8e50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5ff7fe3c8f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 51, 3 51 0, S_0x5ff7fe3c8410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5ff7fe3c98e0 .scope module, "top_module1" "TopModule" 3 234, 5 2 0, S_0x5ff7fe36bca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
enum0x5ff7fe329600 .enum4 (3)
   "STATE_WALK_LEFT" 3'b000,
   "STATE_WALK_RIGHT" 3'b001,
   "STATE_FALLING" 3'b010,
   "STATE_DIGGING" 3'b011,
   "STATE_SPLATTER" 3'b100
 ;
v0x5ff7fe3c9c00_0 .var "aaah", 0 0;
v0x5ff7fe3c9ce0_0 .net "areset", 0 0, L_0x5ff7fe37f860;  alias, 1 drivers
v0x5ff7fe3c9df0_0 .net "bump_left", 0 0, v0x5ff7fe3c91b0_0;  alias, 1 drivers
v0x5ff7fe3c9ee0_0 .net "bump_right", 0 0, v0x5ff7fe3c9250_0;  alias, 1 drivers
v0x5ff7fe3c9fd0_0 .net "clk", 0 0, v0x5ff7fe3cb3b0_0;  alias, 1 drivers
v0x5ff7fe3ca110_0 .net "dig", 0 0, v0x5ff7fe3c93c0_0;  alias, 1 drivers
v0x5ff7fe3ca200_0 .var "digging", 0 0;
v0x5ff7fe3ca2a0_0 .var "fall_counter", 4 0;
v0x5ff7fe3ca360_0 .net "ground", 0 0, v0x5ff7fe3c94b0_0;  alias, 1 drivers
v0x5ff7fe3ca400_0 .var "next_state", 2 0;
v0x5ff7fe3ca4e0_0 .var "state", 2 0;
v0x5ff7fe3ca5c0_0 .var "walk_left", 0 0;
v0x5ff7fe3ca680_0 .var "walk_right", 0 0;
E_0x5ff7fe3797c0/0 .event edge, v0x5ff7fe3ca4e0_0, v0x5ff7fe3ca2a0_0, v0x5ff7fe3c7ed0_0, v0x5ff7fe3c7c70_0;
E_0x5ff7fe3797c0/1 .event edge, v0x5ff7fe3c7af0_0, v0x5ff7fe3c7a30_0, v0x5ff7fe3ca5c0_0;
E_0x5ff7fe3797c0 .event/or E_0x5ff7fe3797c0/0, E_0x5ff7fe3797c0/1;
S_0x5ff7fe3ca8e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 248, 3 248 0, S_0x5ff7fe36bca0;
 .timescale -12 -12;
E_0x5ff7fe37f030 .event edge, v0x5ff7fe3cb770_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5ff7fe3cb770_0;
    %nor/r;
    %assign/vec4 v0x5ff7fe3cb770_0, 0;
    %wait E_0x5ff7fe37f030;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5ff7fe3c8410;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 21, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %vpi_func 3 87 "$random" 32 {0 0 0};
    %vpi_func 3 87 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %vpi_func 3 88 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 21, 0, 32;
T_4.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.15, 5;
    %jmp/1 T_4.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.14;
T_4.15 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.17, 5;
    %jmp/1 T_4.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %vpi_func 3 102 "$random" 32 {0 0 0};
    %vpi_func 3 102 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %jmp T_4.16;
T_4.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 24, 0, 32;
T_4.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.19, 5;
    %jmp/1 T_4.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.18;
T_4.19 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.21, 5;
    %jmp/1 T_4.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.20;
T_4.21 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5ff7fe3c8f30;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 35, 0, 32;
T_4.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.23, 5;
    %jmp/1 T_4.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.22;
T_4.23 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.25, 5;
    %jmp/1 T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.24;
T_4.25 ;
    %pop/vec4 1;
    %pushi/vec4 20, 0, 32;
T_4.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.27, 5;
    %jmp/1 T_4.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %vpi_func 3 129 "$random" 32 {0 0 0};
    %vpi_func 3 129 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %vpi_func 3 130 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %jmp T_4.26;
T_4.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 67, 0, 32;
T_4.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.29, 5;
    %jmp/1 T_4.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %jmp T_4.28;
T_4.29 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.31, 5;
    %jmp/1 T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe365310;
    %vpi_func 3 142 "$random" 32 {0 0 0};
    %vpi_func 3 142 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %vpi_func 3 143 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %jmp T_4.30;
T_4.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %wait E_0x5ff7fe365310;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %pushi/vec4 400, 0, 32;
T_4.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.33, 5;
    %jmp/1 T_4.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ff7fe381b20;
    %vpi_func 3 153 "$random" 32 {0 0 0};
    %vpi_func 3 153 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c91b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5ff7fe3c9250_0, 0;
    %assign/vec4 v0x5ff7fe3c93c0_0, 0;
    %vpi_func 3 154 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x5ff7fe3c94b0_0, 0;
    %vpi_func 3 155 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x5ff7fe3c9580_0, 0;
    %jmp T_4.32;
T_4.33 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 158 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5ff7fe302d50;
T_5 ;
Ewait_0 .event/or E_0x5ff7fe364000, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5ff7fe3c8070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x5ff7fe3c7ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x5ff7fe3c7c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x5ff7fe3c7a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
T_5.13 ;
T_5.11 ;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x5ff7fe3c7ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x5ff7fe3c7c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x5ff7fe3c7af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
T_5.19 ;
T_5.17 ;
T_5.15 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x5ff7fe3c7ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.20, 8;
    %load/vec4 v0x5ff7fe3c7df0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_5.22, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.23, 9;
T_5.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.23, 9;
 ; End of false expr.
    %blend;
T_5.23;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %pad/s 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x5ff7fe3c7ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.24, 8;
    %load/vec4 v0x5ff7fe3c7df0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_5.26, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.27, 9;
T_5.26 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.27, 9;
 ; End of false expr.
    %blend;
T_5.27;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %pad/s 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x5ff7fe3c7ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.28, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %pad/s 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x5ff7fe3c7ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.30, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.31, 8;
T_5.30 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.31, 8;
 ; End of false expr.
    %blend;
T_5.31;
    %pad/s 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5ff7fe3c7f90_0, 0, 3;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5ff7fe302d50;
T_6 ;
    %wait E_0x5ff7fe363db0;
    %load/vec4 v0x5ff7fe3c7970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff7fe3c8070_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5ff7fe3c7f90_0;
    %assign/vec4 v0x5ff7fe3c8070_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5ff7fe302d50;
T_7 ;
    %wait E_0x5ff7fe365310;
    %load/vec4 v0x5ff7fe3c8070_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5ff7fe3c8070_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5ff7fe3c7df0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x5ff7fe3c7df0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5ff7fe3c7df0_0, 0;
T_7.2 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ff7fe3c7df0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ff7fe3c98e0;
T_8 ;
    %wait E_0x5ff7fe363db0;
    %load/vec4 v0x5ff7fe3c9ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ff7fe3ca4e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ff7fe3ca2a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5ff7fe3ca400_0;
    %assign/vec4 v0x5ff7fe3ca4e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5ff7fe3c98e0;
T_9 ;
    %wait E_0x5ff7fe3797c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3ca5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3ca680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3c9c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3ca200_0, 0, 1;
    %load/vec4 v0x5ff7fe3ca4e0_0;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
    %load/vec4 v0x5ff7fe3ca4e0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x5ff7fe3ca2a0_0;
    %addi 1, 0, 5;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x5ff7fe3ca2a0_0, 0, 5;
    %load/vec4 v0x5ff7fe3ca4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff7fe3ca5c0_0, 0, 1;
    %load/vec4 v0x5ff7fe3ca360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff7fe3c9c00_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x5ff7fe3ca110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff7fe3ca200_0, 0, 1;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x5ff7fe3c9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
T_9.12 ;
T_9.11 ;
T_9.9 ;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff7fe3ca680_0, 0, 1;
    %load/vec4 v0x5ff7fe3ca360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff7fe3c9c00_0, 0, 1;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x5ff7fe3ca110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff7fe3ca200_0, 0, 1;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x5ff7fe3c9df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
T_9.18 ;
T_9.17 ;
T_9.15 ;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff7fe3c9c00_0, 0, 1;
    %load/vec4 v0x5ff7fe3ca360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %load/vec4 v0x5ff7fe3ca2a0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.22, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
    %jmp T_9.23;
T_9.22 ;
    %load/vec4 v0x5ff7fe3ca5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.24, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_9.25, 8;
T_9.24 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_9.25, 8;
 ; End of false expr.
    %blend;
T_9.25;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
T_9.23 ;
T_9.20 ;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff7fe3ca200_0, 0, 1;
    %load/vec4 v0x5ff7fe3ca360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.26, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff7fe3c9c00_0, 0, 1;
    %jmp T_9.27;
T_9.26 ;
    %load/vec4 v0x5ff7fe3ca360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ff7fe3ca400_0, 0, 3;
T_9.28 ;
T_9.27 ;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3ca5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3ca680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3c9c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3ca200_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5ff7fe36bca0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3cb3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff7fe3cb770_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x5ff7fe36bca0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x5ff7fe3cb3b0_0;
    %inv;
    %store/vec4 v0x5ff7fe3cb3b0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x5ff7fe36bca0;
T_12 ;
    %vpi_call/w 3 206 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 207 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5ff7fe3c92f0_0, v0x5ff7fe3cb8b0_0, v0x5ff7fe3cb3b0_0, v0x5ff7fe3cb1d0_0, v0x5ff7fe3cb270_0, v0x5ff7fe3cb310_0, v0x5ff7fe3cb630_0, v0x5ff7fe3cb450_0, v0x5ff7fe3cb9f0_0, v0x5ff7fe3cb950_0, v0x5ff7fe3cbb90_0, v0x5ff7fe3cbac0_0, v0x5ff7fe3cb130_0, v0x5ff7fe3cb090_0, v0x5ff7fe3cb590_0, v0x5ff7fe3cb4f0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5ff7fe36bca0;
T_13 ;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 3 257 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", &PV<v0x5ff7fe3cb6d0_0, 256, 32>, &PV<v0x5ff7fe3cb6d0_0, 224, 32> {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 258 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_13.1 ;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_call/w 3 259 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", &PV<v0x5ff7fe3cb6d0_0, 192, 32>, &PV<v0x5ff7fe3cb6d0_0, 160, 32> {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 260 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_13.3 ;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %vpi_call/w 3 261 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", &PV<v0x5ff7fe3cb6d0_0, 128, 32>, &PV<v0x5ff7fe3cb6d0_0, 96, 32> {0 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 262 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_13.5 ;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_call/w 3 263 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", &PV<v0x5ff7fe3cb6d0_0, 64, 32>, &PV<v0x5ff7fe3cb6d0_0, 32, 32> {0 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 264 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_13.7 ;
    %vpi_call/w 3 266 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0x5ff7fe3cb6d0_0, 320, 32>, &PV<v0x5ff7fe3cb6d0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 267 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 268 "$display", "Mismatches: %1d in %1d samples", &PV<v0x5ff7fe3cb6d0_0, 320, 32>, &PV<v0x5ff7fe3cb6d0_0, 0, 32> {0 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x5ff7fe36bca0;
T_14 ;
    %wait E_0x5ff7fe381b20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
    %load/vec4 v0x5ff7fe3cb810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 279 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x5ff7fe3cb9f0_0;
    %load/vec4 v0x5ff7fe3cb9f0_0;
    %load/vec4 v0x5ff7fe3cb950_0;
    %xor;
    %load/vec4 v0x5ff7fe3cb9f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 283 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x5ff7fe3cbb90_0;
    %load/vec4 v0x5ff7fe3cbb90_0;
    %load/vec4 v0x5ff7fe3cbac0_0;
    %xor;
    %load/vec4 v0x5ff7fe3cbb90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 286 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.8 ;
    %load/vec4 v0x5ff7fe3cb130_0;
    %load/vec4 v0x5ff7fe3cb130_0;
    %load/vec4 v0x5ff7fe3cb090_0;
    %xor;
    %load/vec4 v0x5ff7fe3cb130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.12, 6;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %vpi_func 3 289 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.14 ;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.12 ;
    %load/vec4 v0x5ff7fe3cb590_0;
    %load/vec4 v0x5ff7fe3cb590_0;
    %load/vec4 v0x5ff7fe3cb4f0_0;
    %xor;
    %load/vec4 v0x5ff7fe3cb590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.16, 6;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %vpi_func 3 292 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.18 ;
    %load/vec4 v0x5ff7fe3cb6d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ff7fe3cb6d0_0, 4, 32;
T_14.16 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5ff7fe36bca0;
T_15 ;
    %delay 1000000, 0;
    %vpi_call/w 3 300 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 301 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "benchmark/VerilogEval/Prob155/Prob155_lemmings4_test.sv";
    "benchmark/VerilogEval/Prob155/Prob155_lemmings4_ref.sv";
    "generated_code/VerilogEval/Prob155/Prob155_0.sv";
