Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_10-41-31/28-openroad-globalplacement/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0138] clock arg 'clk' clock not found.
[WARNING STA-0138] clock arg 'clk' clock not found.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001212    0.000606    0.000606 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012472    0.046527    0.173946    0.174552 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.046527    0.000034    0.174585 v _214_/A (sg13g2_xnor2_1)
     1    0.002166    0.030050    0.063833    0.238419 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030050    0.000005    0.238424 v _300_/D (sg13g2_dfrbpq_1)
                                              0.238424   data arrival time

                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001212    0.000606    0.000606 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200606   clock uncertainty
                                  0.000000    0.200606   clock reconvergence pessimism
                                 -0.041484    0.159122   library hold time
                                              0.159122   data required time
---------------------------------------------------------------------------------------------
                                              0.159122   data required time
                                             -0.238424   data arrival time
---------------------------------------------------------------------------------------------
                                              0.079302   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001216    0.000608    0.000608 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149813    0.150421 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019083    0.000000    0.150421 v fanout53/A (sg13g2_buf_2)
     6    0.024144    0.048528    0.092317    0.242738 v fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.048528    0.000042    0.242780 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003796    0.044407    0.097535    0.340316 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044407    0.000011    0.340326 ^ _219_/A (sg13g2_inv_1)
     1    0.002300    0.018640    0.029965    0.370291 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018640    0.000006    0.370297 v _301_/D (sg13g2_dfrbpq_1)
                                              0.370297   data arrival time

                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001216    0.000608    0.000608 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200608   clock uncertainty
                                  0.000000    0.200608   clock reconvergence pessimism
                                 -0.037873    0.162735   library hold time
                                              0.162735   data required time
---------------------------------------------------------------------------------------------
                                              0.162735   data required time
                                             -0.370297   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207562   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000964    0.000482    0.000482 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003897    0.022805    0.152869    0.153351 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022805    0.000005    0.153356 v fanout70/A (sg13g2_buf_4)
     8    0.040118    0.043940    0.091452    0.244808 v fanout70/X (sg13g2_buf_4)
                                                         net70 (net)
                      0.043940    0.000127    0.244935 v _195_/A (sg13g2_xor2_1)
     2    0.008303    0.043108    0.085451    0.330385 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043108    0.000004    0.330390 v _196_/B (sg13g2_xor2_1)
     1    0.002930    0.027607    0.056804    0.387194 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.027607    0.000012    0.387206 v _295_/D (sg13g2_dfrbpq_1)
                                              0.387206   data arrival time

                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000964    0.000482    0.000482 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200482   clock uncertainty
                                  0.000000    0.200482   clock reconvergence pessimism
                                 -0.040762    0.159719   library hold time
                                              0.159719   data required time
---------------------------------------------------------------------------------------------
                                              0.159719   data required time
                                             -0.387206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.227487   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001216    0.000608    0.000608 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002598    0.019083    0.149813    0.150421 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019083    0.000000    0.150421 v fanout53/A (sg13g2_buf_2)
     6    0.024144    0.048528    0.092317    0.242738 v fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.048528    0.000094    0.242833 v _206_/B (sg13g2_xnor2_1)
     2    0.009258    0.067997    0.088283    0.331115 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067997    0.000008    0.331124 v _208_/A (sg13g2_xor2_1)
     1    0.001864    0.024737    0.066508    0.397631 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024737    0.000003    0.397634 v _298_/D (sg13g2_dfrbpq_2)
                                              0.397634   data arrival time

                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001047    0.000523    0.000523 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.200000    0.200523   clock uncertainty
                                  0.000000    0.200523   clock reconvergence pessimism
                                 -0.039869    0.160654   library hold time
                                              0.160654   data required time
---------------------------------------------------------------------------------------------
                                              0.160654   data required time
                                             -0.397634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236980   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001051    0.000525    0.000525 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006820    0.030105    0.160057    0.160583 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030105    0.000013    0.160595 v fanout67/A (sg13g2_buf_4)
     8    0.033214    0.038932    0.090233    0.250828 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038932    0.000131    0.250959 v _199_/A (sg13g2_xnor2_1)
     2    0.008617    0.064455    0.089040    0.339999 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.064455    0.000007    0.340006 v _200_/B (sg13g2_xor2_1)
     1    0.002079    0.025034    0.061250    0.401256 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025034    0.000004    0.401260 v _296_/D (sg13g2_dfrbpq_1)
                                              0.401260   data arrival time

                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001051    0.000525    0.000525 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200525   clock uncertainty
                                  0.000000    0.200525   clock reconvergence pessimism
                                 -0.039930    0.160595   library hold time
                                              0.160595   data required time
---------------------------------------------------------------------------------------------
                                              0.160595   data required time
                                             -0.401260   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240665   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001146    0.000573    0.000573 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003649    0.022096    0.152352    0.152925 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022096    0.000001    0.152926 v fanout74/A (sg13g2_buf_4)
     7    0.027785    0.034757    0.082613    0.235539 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.034757    0.000107    0.235646 v fanout73/A (sg13g2_buf_4)
     8    0.038117    0.042676    0.095915    0.331560 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.042676    0.000026    0.331587 v _192_/A (sg13g2_xnor2_1)
     1    0.003246    0.034852    0.067106    0.398693 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.034852    0.000016    0.398710 v _294_/D (sg13g2_dfrbpq_1)
                                              0.398710   data arrival time

                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200452   clock uncertainty
                                  0.000000    0.200452   clock reconvergence pessimism
                                 -0.043067    0.157385   library hold time
                                              0.157385   data required time
---------------------------------------------------------------------------------------------
                                              0.157385   data required time
                                             -0.398710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241324   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001146    0.000573    0.000573 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003649    0.022096    0.152352    0.152925 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022096    0.000001    0.152926 v fanout74/A (sg13g2_buf_4)
     7    0.027785    0.034757    0.082613    0.235539 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.034757    0.000107    0.235646 v fanout73/A (sg13g2_buf_4)
     8    0.038117    0.042676    0.095915    0.331560 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.042676    0.000011    0.331572 v _128_/A (sg13g2_inv_2)
     5    0.015869    0.042136    0.046973    0.378544 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042136    0.000004    0.378548 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.378548   data arrival time

                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001146    0.000573    0.000573 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200573   clock uncertainty
                                  0.000000    0.200573   clock reconvergence pessimism
                                 -0.066979    0.133594   library hold time
                                              0.133594   data required time
---------------------------------------------------------------------------------------------
                                              0.133594   data required time
                                             -0.378548   data arrival time
---------------------------------------------------------------------------------------------
                                              0.244954   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001051    0.000525    0.000525 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006820    0.030105    0.160057    0.160583 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030105    0.000013    0.160595 v fanout67/A (sg13g2_buf_4)
     8    0.033214    0.038932    0.090233    0.250828 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.038932    0.000128    0.250956 v _198_/A (sg13g2_nand2_1)
     1    0.003442    0.028302    0.035796    0.286752 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.028302    0.000002    0.286754 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.008736    0.063394    0.066691    0.353446 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.063394    0.000014    0.353460 v _204_/B (sg13g2_xor2_1)
     1    0.002406    0.026007    0.062335    0.415795 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026007    0.000007    0.415802 v _297_/D (sg13g2_dfrbpq_1)
                                              0.415802   data arrival time

                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001018    0.000509    0.000509 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200509   clock uncertainty
                                  0.000000    0.200509   clock reconvergence pessimism
                                 -0.040245    0.160264   library hold time
                                              0.160264   data required time
---------------------------------------------------------------------------------------------
                                              0.160264   data required time
                                             -0.415802   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255538   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001047    0.000523    0.000523 ^ _298_/CLK (sg13g2_dfrbpq_2)
     3    0.012825    0.032864    0.174413    0.174937 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032864    0.000033    0.174970 v fanout59/A (sg13g2_buf_4)
     6    0.034081    0.039681    0.092078    0.267047 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.039681    0.000188    0.267235 v _205_/A (sg13g2_nand2_1)
     1    0.003404    0.028316    0.035904    0.303139 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.028316    0.000001    0.303140 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.005891    0.047934    0.054350    0.357490 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.047934    0.000006    0.357496 v _211_/A (sg13g2_xnor2_1)
     1    0.001526    0.025651    0.061552    0.419048 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.025651    0.000000    0.419049 v _299_/D (sg13g2_dfrbpq_1)
                                              0.419049   data arrival time

                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001057    0.000529    0.000529 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.200529   clock uncertainty
                                  0.000000    0.200529   clock reconvergence pessimism
                                 -0.040124    0.160404   library hold time
                                              0.160404   data required time
---------------------------------------------------------------------------------------------
                                              0.160404   data required time
                                             -0.419049   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258644   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000022    0.630711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009382    0.091173    0.121411    0.752122 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.091173    0.000009    0.752132 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008991    0.129248    0.150590    0.902722 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129248    0.000017    0.902739 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008651    0.082802    0.117645    1.020384 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082802    0.000007    1.020391 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005958    0.102563    0.118769    1.139160 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102563    0.000006    1.139167 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001506    0.053286    0.107102    1.246269 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.053286    0.000000    1.246270 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.246270   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001057    0.000528    5.000529 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800529   clock uncertainty
                                  0.000000    4.800529   clock reconvergence pessimism
                                 -0.126343    4.674186   library setup time
                                              4.674186   data required time
---------------------------------------------------------------------------------------------
                                              4.674186   data required time
                                             -1.246270   data arrival time
---------------------------------------------------------------------------------------------
                                              3.427916   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000022    0.630711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009382    0.091173    0.121411    0.752122 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.091173    0.000009    0.752132 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008991    0.129248    0.150590    0.902722 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129248    0.000017    0.902739 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008651    0.082802    0.117645    1.020384 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082802    0.000010    1.020395 v _208_/B (sg13g2_xor2_1)
     1    0.001864    0.048396    0.109052    1.129446 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.048396    0.000003    1.129449 v _298_/D (sg13g2_dfrbpq_2)
                                              1.129449   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001047    0.000524    5.000524 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.200000    4.800524   clock uncertainty
                                  0.000000    4.800524   clock reconvergence pessimism
                                 -0.127690    4.672834   library setup time
                                              4.672834   data required time
---------------------------------------------------------------------------------------------
                                              4.672834   data required time
                                             -1.129449   data arrival time
---------------------------------------------------------------------------------------------
                                              3.543385   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000022    0.630711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009382    0.091173    0.121411    0.752122 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.091173    0.000009    0.752132 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008991    0.129248    0.150590    0.902722 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129248    0.000015    0.902737 ^ _204_/B (sg13g2_xor2_1)
     1    0.002386    0.054846    0.123245    1.025982 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.054846    0.000007    1.025989 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.025989   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001018    0.000509    5.000509 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800509   clock uncertainty
                                  0.000000    4.800509   clock reconvergence pessimism
                                 -0.126857    4.673652   library setup time
                                              4.673652   data required time
---------------------------------------------------------------------------------------------
                                              4.673652   data required time
                                             -1.025989   data arrival time
---------------------------------------------------------------------------------------------
                                              3.647663   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001018    0.000509    0.000509 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.005867    0.028450    0.157715    0.158224 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028450    0.000010    0.158234 v fanout66/A (sg13g2_buf_2)
     6    0.022459    0.046195    0.094429    0.252663 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.046195    0.000151    0.252814 v fanout65/A (sg13g2_buf_4)
     8    0.026429    0.034434    0.093367    0.346181 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.034434    0.000067    0.346247 v _142_/A (sg13g2_or2_1)
     7    0.027329    0.096358    0.172518    0.518766 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096358    0.000139    0.518905 v _143_/B (sg13g2_nor2_1)
     2    0.006279    0.083001    0.092381    0.611286 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.083001    0.000005    0.611291 ^ _144_/B (sg13g2_nand2_1)
     2    0.006072    0.064201    0.078776    0.690067 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064201    0.000005    0.690072 v _212_/B (sg13g2_nor2_1)
     2    0.007687    0.085270    0.090511    0.780583 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.085270    0.000026    0.780609 ^ _213_/C (sg13g2_nand3_1)
     2    0.008529    0.099042    0.126233    0.906842 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.099042    0.000009    0.906850 v _214_/B (sg13g2_xnor2_1)
     1    0.002166    0.037565    0.109490    1.016341 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037565    0.000005    1.016346 v _300_/D (sg13g2_dfrbpq_1)
                                              1.016346   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001212    0.000606    5.000606 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800606   clock uncertainty
                                  0.000000    4.800606   clock reconvergence pessimism
                                 -0.123749    4.676857   library setup time
                                              4.676857   data required time
---------------------------------------------------------------------------------------------
                                              4.676857   data required time
                                             -1.016346   data arrival time
---------------------------------------------------------------------------------------------
                                              3.660511   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001018    0.000509    0.000509 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.005867    0.028450    0.157715    0.158224 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028450    0.000010    0.158234 v fanout66/A (sg13g2_buf_2)
     6    0.022459    0.046195    0.094429    0.252663 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.046195    0.000151    0.252814 v fanout65/A (sg13g2_buf_4)
     8    0.026429    0.034434    0.093367    0.346181 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.034434    0.000067    0.346247 v _142_/A (sg13g2_or2_1)
     7    0.027329    0.096358    0.172518    0.518766 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096358    0.000139    0.518905 v _143_/B (sg13g2_nor2_1)
     2    0.006279    0.083001    0.092381    0.611286 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.083001    0.000005    0.611291 ^ _144_/B (sg13g2_nand2_1)
     2    0.006072    0.064201    0.078776    0.690067 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064201    0.000005    0.690072 v _212_/B (sg13g2_nor2_1)
     2    0.007687    0.085270    0.090511    0.780583 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.085270    0.000026    0.780609 ^ _213_/C (sg13g2_nand3_1)
     2    0.008529    0.099042    0.126233    0.906842 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.099042    0.000006    0.906848 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003796    0.076313    0.062617    0.969465 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.076313    0.000011    0.969476 ^ _219_/A (sg13g2_inv_1)
     1    0.002300    0.024641    0.038680    1.008155 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024641    0.000006    1.008161 v _301_/D (sg13g2_dfrbpq_1)
                                              1.008161   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001216    0.000608    5.000608 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800608   clock uncertainty
                                  0.000000    4.800608   clock reconvergence pessimism
                                 -0.119096    4.681512   library setup time
                                              4.681512   data required time
---------------------------------------------------------------------------------------------
                                              4.681512   data required time
                                             -1.008161   data arrival time
---------------------------------------------------------------------------------------------
                                              3.673351   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000022    0.630711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009382    0.091173    0.121411    0.752122 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.091173    0.000006    0.752129 v _200_/A (sg13g2_xor2_1)
     1    0.002079    0.050012    0.117580    0.869709 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050012    0.000004    0.869713 v _296_/D (sg13g2_dfrbpq_1)
                                              0.869713   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001051    0.000525    5.000525 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800526   clock uncertainty
                                  0.000000    4.800526   clock reconvergence pessimism
                                 -0.128270    4.672255   library setup time
                                              4.672255   data required time
---------------------------------------------------------------------------------------------
                                              4.672255   data required time
                                             -0.869713   data arrival time
---------------------------------------------------------------------------------------------
                                              3.802542   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000019    0.630708 ^ _196_/A (sg13g2_xor2_1)
     1    0.002910    0.060748    0.132353    0.763061 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.060748    0.000012    0.763073 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.763073   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000964    0.000482    5.000482 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800482   clock uncertainty
                                  0.000000    4.800482   clock reconvergence pessimism
                                 -0.128791    4.671691   library setup time
                                              4.671691   data required time
---------------------------------------------------------------------------------------------
                                              4.671691   data required time
                                             -0.763073   data arrival time
---------------------------------------------------------------------------------------------
                                              3.908618   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008909    0.106968    0.114505    0.509524 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.106968    0.000002    0.509527 ^ _192_/B (sg13g2_xnor2_1)
     1    0.003226    0.070210    0.109990    0.619516 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.070210    0.000016    0.619532 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.619532   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    5.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800452   clock uncertainty
                                  0.000000    4.800452   clock reconvergence pessimism
                                 -0.131887    4.668566   library setup time
                                              4.668566   data required time
---------------------------------------------------------------------------------------------
                                              4.668566   data required time
                                             -0.619532   data arrival time
---------------------------------------------------------------------------------------------
                                              4.049033   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001146    0.000573    0.000573 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003964    0.028532    0.156520    0.157093 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028532    0.000001    0.157094 ^ fanout74/A (sg13g2_buf_4)
     7    0.028770    0.044188    0.098806    0.255901 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.044188    0.000110    0.256011 ^ fanout73/A (sg13g2_buf_4)
     8    0.039441    0.054635    0.115998    0.372009 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.054635    0.000011    0.372020 ^ _128_/A (sg13g2_inv_2)
     5    0.015632    0.035044    0.046703    0.418724 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035044    0.000004    0.418727 v _293_/D (sg13g2_dfrbpq_1)
                                              0.418727   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001146    0.000573    5.000574 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800573   clock uncertainty
                                  0.000000    4.800573   clock reconvergence pessimism
                                 -0.122858    4.677715   library setup time
                                              4.677715   data required time
---------------------------------------------------------------------------------------------
                                              4.677715   data required time
                                             -0.418727   data arrival time
---------------------------------------------------------------------------------------------
                                              4.258987   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000022    0.630711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009382    0.091173    0.121411    0.752122 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.091173    0.000009    0.752132 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008991    0.129248    0.150590    0.902722 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129248    0.000017    0.902739 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008651    0.082802    0.117645    1.020384 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082802    0.000007    1.020391 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005958    0.102563    0.118769    1.139160 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102563    0.000006    1.139167 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001506    0.053286    0.107102    1.246269 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.053286    0.000000    1.246270 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.246270   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001057    0.000528    5.000529 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800529   clock uncertainty
                                  0.000000    4.800529   clock reconvergence pessimism
                                 -0.126343    4.674186   library setup time
                                              4.674186   data required time
---------------------------------------------------------------------------------------------
                                              4.674186   data required time
                                             -1.246270   data arrival time
---------------------------------------------------------------------------------------------
                                              3.427916   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 35 unconstrained endpoints.
  sign
  signB
  sine_out[0]
  sine_out[10]
  sine_out[11]
  sine_out[12]
  sine_out[13]
  sine_out[14]
  sine_out[15]
  sine_out[16]
  sine_out[17]
  sine_out[18]
  sine_out[19]
  sine_out[1]
  sine_out[20]
  sine_out[21]
  sine_out[22]
  sine_out[23]
  sine_out[24]
  sine_out[25]
  sine_out[26]
  sine_out[27]
  sine_out[28]
  sine_out[29]
  sine_out[2]
  sine_out[30]
  sine_out[31]
  sine_out[32]
  sine_out[3]
  sine_out[4]
  sine_out[5]
  sine_out[6]
  sine_out[7]
  sine_out[8]
  sine_out[9]
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.494216e-05 0.000000e+00 4.456792e-09 9.494662e-05  98.9%
Combinational        2.954515e-07 6.869452e-07 2.650785e-08 1.008905e-06   1.1%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                9.523761e-05 6.869452e-07 3.096464e-08 9.595553e-05 100.0%
                            99.3%         0.7%         0.0%
Writing metric power__internal__total: 9.523761400487274e-5
Writing metric power__switching__total: 6.869452136015752e-7
Writing metric power__leakage__total: 3.09646424057064e-8
Writing metric power__total: 9.59555254667066e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.20015559221018653
======================= nom_typ_1p20V_25C Corner ===================================

Clock clockone
0.000452 source latency _294_/CLK ^
-0.000608 target latency _301_/CLK ^
-0.200000 clock uncertainty
0.000000 CRPR
--------------
-0.200156 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.20015559221018653
======================= nom_typ_1p20V_25C Corner ===================================

Clock clockone
0.000608 source latency _301_/CLK ^
-0.000452 target latency _294_/CLK ^
0.200000 clock uncertainty
0.000000 CRPR
--------------
0.200156 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.0793017202129097
nom_typ_1p20V_25C: 0.0793017202129097
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 3.4279162700857393
nom_typ_1p20V_25C: 3.4279162700857393
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.079302
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.427916
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clockone
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clockone              5.000000    0.000000  1.000000

===========================================================================
report_clock_latency
============================================================================
Clock clockone
rise -> rise
    min     max
0.000000 0.000000 source latency
0.000452         network latency _294_/CLK
        0.000608 network latency _301_/CLK
---------------
0.000452 0.000608 latency
        0.000156 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.000405         network latency _294_/CLK
        0.000544 network latency _301_/CLK
---------------
0.000405 0.000544 latency
        0.000139 skew



===========================================================================
report_clock_min_period
============================================================================
clockone period_min = 1.57 fmax = 636.10
%OL_END_REPORT
