DEFINED_PHASES=-
DESCRIPTION=Verilog compiler and simulator
EAPI=6
HOMEPAGE=http://www.veripool.org/wiki/verilator
INHERIT=multilib
IUSE=doc
KEYWORDS=~amd64 ~x86
LICENSE=|| ( Artistic-2 LGPL-3 )
SLOT=3.918
SRC_URI=http://www.veripool.org/ftp/verilator-3.918.tgz
_eclasses_=multilib	6f710a580aea2e8c7f5be70f8912ad43	toolchain-funcs	7a9551c9a6680454019664620505375a
_md5_=ce9765d5cfed2afb5a75d02e6ac8f099
