#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Nov 27 19:37:13 2021
# Process ID: 2436
# Current directory: C:/Users/penta/Documents/BikeRadar/Bajie7020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10020 C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.xpr
# Log file: C:/Users/penta/Documents/BikeRadar/Bajie7020/vivado.log
# Journal file: C:/Users/penta/Documents/BikeRadar/Bajie7020\vivado.jou
# Running On: Penta0308-E402N, OS: Windows, CPU Frequency: 1094 MHz, CPU Physical cores: 4, Host memory: 4118 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_0/bajie7020_xbar_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_0/bajie7020_xbar_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_0/bajie7020_xbar_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_0/bajie7020_xbar_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_0/bajie7020_xbar_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_1' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_1/bajie7020_xbar_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_1' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_1/bajie7020_xbar_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_1' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_1/bajie7020_xbar_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_1' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_1/bajie7020_xbar_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xbar_1' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xbar_1/bajie7020_xbar_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xfft_0_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xfft_0_0/bajie7020_xfft_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xfft_0_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xfft_0_0/bajie7020_xfft_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xfft_0_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xfft_0_0/bajie7020_xfft_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xfft_0_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xfft_0_0/bajie7020_xfft_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bajie7020_xfft_0_0' generated file not found 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_xfft_0_0/bajie7020_xfft_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:01:15 ; elapsed = 00:01:06 . Memory (MB): peak = 1227.418 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run bajie7020_xbar_0_synth_1
reset_run bajie7020_xbar_1_synth_1
reset_run bajie7020_xfft_0_0_synth_1
reset_run impl_1
launch_runs impl_1
[Sat Nov 27 19:44:16 2021] Launched bajie7020_xbar_0_synth_1, bajie7020_xbar_1_synth_1, bajie7020_xfft_0_0_synth_1, synth_1...
Run output will be captured here:
bajie7020_xbar_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_0_synth_1/runme.log
bajie7020_xbar_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_1_synth_1/runme.log
bajie7020_xfft_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xfft_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Sat Nov 27 19:44:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.418 ; gain = 0.000
open_bd_design {C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd}
Reading block design file <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_200M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:module_ref:FIRSampleController:1.0 - FIRSampleController_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xfft:9.1 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_IOP from address space /axi_dma_1/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0 from address space /axi_dma_1/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_IOP from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0 from address space /axi_dma_1/Data_S2MM.
Successfully read diagram <bajie7020> from block design file <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1227.418 ; gain = 0.000
delete_bd_objs [get_bd_nets ADCD_DCLK_1] [get_bd_ports ADCD_DCLK]
delete_bd_objs [get_bd_ports ADCD_FCLK]
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ADCD_DCLK
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ADCD_FCLK
delete_bd_objs [get_bd_intf_ports ADCD_FCLK]
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ADCD_FCLK
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {-34 949} [get_bd_intf_ports ADCD_FCLK]
set_property location {-57 933} [get_bd_intf_ports ADCD_DCLK]
set_property location {-110 1040} [get_bd_intf_ports ADCD_FCLK]
set_property location {-37 850} [get_bd_intf_ports ADCD_FCLK]
set_property location {-29 875} [get_bd_intf_ports ADCD_DCLK]
undo
INFO: [Common 17-17] undo 'set_property location {-29 875} [get_bd_intf_ports ADCD_DCLK]'
set_property location {-11 879} [get_bd_intf_ports ADCD_FCLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {IBUFDS}] [get_bd_cells util_ds_buf_0]
connect_bd_intf_net [get_bd_intf_ports ADCD_FCLK] [get_bd_intf_pins util_ds_buf_0/CLK_IN_D]
delete_bd_objs [get_bd_intf_nets ADCD_FCLK_1]
connect_bd_intf_net [get_bd_intf_ports ADCD_DCLK] [get_bd_intf_pins util_ds_buf_0/CLK_IN_D]
copy_bd_objs /  [get_bd_cells {util_ds_buf_0}]
connect_bd_intf_net [get_bd_intf_ports ADCD_FCLK] [get_bd_intf_pins util_ds_buf_1/CLK_IN_D]
copy_bd_objs /  [get_bd_cells {util_ds_buf_1}]
set_property -dict [list CONFIG.C_BUF_TYPE {BUFH}] [get_bd_cells util_ds_buf_2]
connect_bd_net [get_bd_pins util_ds_buf_2/BUFH_I] [get_bd_pins util_ds_buf_0/IBUF_OUT]
copy_bd_objs /  [get_bd_cells {util_ds_buf_2}]
connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins util_ds_buf_3/BUFH_I]
connect_bd_net [get_bd_pins util_ds_buf_2/BUFH_O] [get_bd_pins selectio_wiz_0/clk_in]
connect_bd_net [get_bd_pins util_ds_buf_3/BUFH_O] [get_bd_pins selectio_wiz_0/clk_div_in]
regenerate_bd_layout
startgroup
endgroup
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_ports ADC_CLK]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ADC_CLK
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_4
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_4]
connect_bd_net [get_bd_pins util_ds_buf_4/OBUF_IN] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_intf_net [get_bd_intf_ports ADC_CLK] [get_bd_intf_pins util_ds_buf_4/CLK_OUT_D3]
regenerate_bd_layout
reset_run synth_1
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
launch_runs impl_1
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_IOP'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0'
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /FIRSampleController_0/s_axis_data have been updated from connected ip, but BD cell '/FIRSampleController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 63} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 63} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 31} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 64 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </FIRSampleController_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_pc .
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_0, cache-ID = 19b0f8a58b53ab0f; cache size = 52.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_1, cache-ID = d77147d43b60a711; cache size = 52.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_2, cache-ID = ade5704b10c8caeb; cache size = 52.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_util_ds_buf_0_0, cache-ID = 9d5b072094bebf79; cache size = 52.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_util_ds_buf_0_1, cache-ID = 9d5b072094bebf79; cache size = 52.067 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_util_ds_buf_4_0, cache-ID = ee8b48920b5123b6; cache size = 52.067 MB.
[Sat Nov 27 20:43:05 2021] Launched bajie7020_util_ds_buf_2_0_synth_1, bajie7020_util_ds_buf_1_0_synth_1, synth_1...
Run output will be captured here:
bajie7020_util_ds_buf_2_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_util_ds_buf_2_0_synth_1/runme.log
bajie7020_util_ds_buf_1_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_util_ds_buf_1_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Sat Nov 27 20:43:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 1649.977 ; gain = 279.133
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/utils_1/imports/synth_1/bajie7020_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/bajie7020_wrapper.dcp
launch_runs impl_1
[Sat Nov 27 21:00:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Sat Nov 27 21:00:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1

close_bd_design [get_bd_designs bajie7020]
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
launch_runs impl_1
[Sat Nov 27 21:03:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Sat Nov 27 21:03:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/utils_1/imports/synth_1/bajie7020_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/bajie7020_wrapper.dcp
launch_runs impl_1
[Sat Nov 27 21:09:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Sat Nov 27 21:09:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1842.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 509 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bajie7020_i/util_ds_buf_4/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2592.570 ; gain = 0.000
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2592.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2592.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 28 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 2719.809 ; gain = 1049.703
open_report: Time (s): cpu = 00:01:05 ; elapsed = 00:01:01 . Memory (MB): peak = 2764.523 ; gain = 44.715
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2897.516 ; gain = 0.000
open_bd_design {C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd}
Reading block design file <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_200M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:module_ref:FIRSampleController:1.0 - FIRSampleController_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xfft:9.1 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_3
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_4
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_IOP from address space /axi_dma_1/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0 from address space /axi_dma_1/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_IOP from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0 from address space /axi_dma_1/Data_S2MM.
Successfully read diagram <bajie7020> from block design file <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2897.516 ; gain = 0.000
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.target_clock_frequency {125} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_bd_cells xfft_0]
endgroup
set_property name rst_ps7_0_125M [get_bd_cells rst_ps7_0_200M]
startgroup
set_property -dict [list CONFIG.Clock_Frequency {125} CONFIG.Output_Rounding_Mode {Truncate_LSBs} CONFIG.Output_Width {16} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {2}] [get_bd_cells fir_compiler_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dsp_macro:1.0 dsp_macro_0
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.516 ; gain = 0.000
endgroup
delete_bd_objs [get_bd_cells dsp_macro_0]
update_module_reference bajie7020_FIRSampleController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_data' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_data' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_data'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd'
INFO: [IP_Flow 19-3420] Updated bajie7020_FIRSampleController_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'start_sample'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'c'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_counter'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'bajie7020_FIRSampleController_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'start_sample' is not found on the upgraded version of the cell '/FIRSampleController_0'. Its connection to the net 'xlslice_2_Dout' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'bajie7020_FIRSampleController_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2921.168 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2921.168 ; gain = 0.000
connect_bd_net [get_bd_pins FIRSampleController_0/start_counter] [get_bd_pins xlslice_2/Dout]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/penta/Documents/BikeRadar/Bajie7020/vivado_pid2436.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/penta/Documents/BikeRadar/Bajie7020/vivado_pid2436.debug)
update_module_reference bajie7020_FIRSampleController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_data' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_data' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_data'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd'
INFO: [IP_Flow 19-3420] Updated bajie7020_FIRSampleController_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'work_sample'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pll_refclk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pll_txdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'work_counter'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'bajie7020_FIRSampleController_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'work_sample' is not found on the upgraded version of the cell '/FIRSampleController_0'. Its connection to the net 'FIRSampleController_0_work_sample' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'bajie7020_FIRSampleController_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <FIRSampleController_0_work_sample> has no source
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2921.168 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2921.168 ; gain = 0.000
connect_bd_net [get_bd_pins FIRSampleController_0/work_counter] [get_bd_pins xlconcat_2/In1]
connect_bd_net [get_bd_pins FIRSampleController_0/pll_refclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
make_bd_pins_external  [get_bd_pins FIRSampleController_0/pll_txdata]
endgroup
set_property name PLL_TXDATA [get_bd_ports pll_txdata_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/SPI_1]
endgroup
set_property name PLL_SPI [get_bd_intf_ports SPI_1_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {2} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_SPI_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
WARNING: [IP_Flow 19-4052] Unable to find the parameter 'PROJECT_PARAM.ARCHTECTURE' for the proc 'update_PARAM_VALUE.C_S_AXI4_ID_WIDTH'.The proc 'update_PARAM_VALUE.C_S_AXI4_ID_WIDTH' will never be called.Please check and correct the proc
endgroup
WARNING: [IP_Flow 19-4052] Unable to find the parameter 'PROJECT_PARAM.ARCHTECTURE' for the proc 'update_PARAM_VALUE.C_S_AXI4_ID_WIDTH'.The proc 'update_PARAM_VALUE.C_S_AXI4_ID_WIDTH' will never be called.Please check and correct the proc
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 1 spi_mode: 0 xip_perf_mode: 1
delete_bd_objs [get_bd_cells axi_quad_spi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze_mcs:3.0 microblaze_mcs_0
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2931.391 ; gain = 7.621
endgroup
delete_bd_objs [get_bd_cells microblaze_0]
set_property -dict [list CONFIG.MEMSIZE {4096} CONFIG.USE_IO_BUS {1} CONFIG.USE_UART_RX {1} CONFIG.UART_BAUDRATE {115200} CONFIG.USE_GPO1 {1} CONFIG.USE_GPI1 {1}] [get_bd_cells microblaze_mcs_0]
Wrote  : <c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_microblaze_mcs_0_0/bd_0/ui/bd_5c805351.ui> 
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
delete_bd_objs [get_bd_intf_ports PLL_SPI]
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_T]
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O]
delete_bd_objs [get_bd_nets xlconcat_2_dout]
delete_bd_objs [get_bd_nets FIRSampleController_0_work_sample] [get_bd_nets xlconstant_2_dout] [get_bd_nets xlconstant_3_dout] [get_bd_cells xlconcat_2]
delete_bd_objs [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_cells xlconstant_3]
delete_bd_objs [get_bd_nets util_vector_logic_1_Res] [get_bd_nets xlslice_2_Dout] [get_bd_cells xlslice_2]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_cells util_vector_logic_1]
delete_bd_objs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.688 ; gain = 0.000
set_property location {9 2531 1204} [get_bd_cells microblaze_mcs_0]
delete_bd_objs [get_bd_cells microblaze_mcs_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_v10_0
endgroup
delete_bd_objs [get_bd_cells lmb_v10_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_bram_if_cntlr_0
endgroup
set_property -dict [list CONFIG.C_NUM_LMB {2}] [get_bd_cells lmb_bram_if_cntlr_0]
set_property -dict [list CONFIG.C_NUM_LMB {1}] [get_bd_cells lmb_bram_if_cntlr_0]
group_bd_cells RadarController [get_bd_cells FIRSampleController_0]
copy_bd_objs RadarController  [get_bd_cells {microblaze_0 lmb_bram_if_cntlr_0}]
delete_bd_objs [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_cells lmb_bram_if_cntlr_0]
copy_bd_objs RadarController  [get_bd_cells {RadarController/lmb_bram_if_cntlr_0}]
connect_bd_intf_net [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_0/SLMB] [get_bd_intf_pins RadarController/microblaze_0/DLMB]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_0/SLMB] [get_bd_intf_pins RadarController/microblaze_0/DLMB]'
connect_bd_intf_net [get_bd_intf_pins RadarController/microblaze_0/ILMB] [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_0/SLMB]
connect_bd_intf_net [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_1/SLMB] [get_bd_intf_pins RadarController/microblaze_0/DLMB]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 RadarController/blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RadarController/blk_mem_gen_0]
startgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {1} CONFIG.C_D_AXI {1} CONFIG.C_USE_REORDER_INSTR {0} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_DCACHE_ADDR_TAG {0}] [get_bd_cells RadarController/microblaze_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_0/BRAM_PORT] [get_bd_intf_pins RadarController/blk_mem_gen_0/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins RadarController/blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_1/BRAM_PORT]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (125 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RadarController/lmb_bram_if_cntlr_0/LMB_Clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (125 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RadarController/lmb_bram_if_cntlr_1/LMB_Clk]
endgroup
delete_bd_objs [get_bd_nets rst_ps7_0_125M_mb_reset] [get_bd_nets RadarController/Reset_1] [get_bd_pins RadarController/Reset]
delete_bd_objs [get_bd_nets rst_ps7_0_125M_bus_struct_reset] [get_bd_pins RadarController/LMB_Rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 RadarController/proc_sys_reset_0
endgroup
connect_bd_net [get_bd_pins RadarController/aresetn] [get_bd_pins RadarController/proc_sys_reset_0/ext_reset_in]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins RadarController/proc_sys_reset_0/mb_reset] [get_bd_pins RadarController/microblaze_0/Reset]
connect_bd_net [get_bd_pins RadarController/proc_sys_reset_0/bus_struct_reset] [get_bd_pins RadarController/lmb_bram_if_cntlr_0/LMB_Rst]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 RadarController/axi_iic_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} CONFIG.PCW_I2C1_I2C1_IO {EMIO} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins RadarController/axi_iic_0/IIC]
endgroup
delete_bd_objs [get_bd_intf_nets RadarController_IIC_0] [get_bd_intf_ports IIC_0]
connect_bd_net [get_bd_pins RadarController/IIC_0_sda_i] [get_bd_pins processing_system7_0/I2C1_SDA_I]
delete_bd_objs [get_bd_nets IIC_0_sda_i_1]
connect_bd_net [get_bd_pins RadarController/IIC_0_sda_o] [get_bd_pins processing_system7_0/I2C1_SDA_I]
connect_bd_net [get_bd_pins processing_system7_0/I2C1_SDA_O] [get_bd_pins RadarController/IIC_0_sda_i]
connect_bd_net [get_bd_pins RadarController/IIC_0_scl_i] [get_bd_pins processing_system7_0/I2C1_SCL_O]
connect_bd_net [get_bd_pins processing_system7_0/I2C1_SCL_I] [get_bd_pins RadarController/IIC_0_scl_o]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_iic_0/s_axi_aclk]
connect_bd_net [get_bd_pins RadarController/axi_iic_0/s_axi_aresetn] [get_bd_pins RadarController/proc_sys_reset_0/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins RadarController/axi_iic_0/S_AXI] [get_bd_intf_pins RadarController/microblaze_0/M_AXI_DP]
connect_bd_intf_net: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3281.844 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 RadarController/axi_intc_0
endgroup
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
connect_bd_intf_net [get_bd_intf_pins RadarController/axi_intc_0/interrupt] [get_bd_intf_pins RadarController/microblaze_0/INTERRUPT]
connect_bd_intf_net: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3281.844 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets RadarController/microblaze_0_M_AXI_DP]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 RadarController/axi_interconnect_0
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3281.844 ; gain = 0.000
endgroup
set_property -dict [list CONFIG.XBAR_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells RadarController/axi_interconnect_0]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1} CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.NUM_MI {1}] [get_bd_cells RadarController/axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins RadarController/microblaze_0/M_AXI_DP] -boundary_type upper [get_bd_intf_pins RadarController/axi_interconnect_0/S00_AXI]
connect_bd_intf_net: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3281.844 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2} CONFIG.NUM_MI {2}] [get_bd_cells RadarController/axi_interconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins RadarController/axi_intc_0/s_axi] -boundary_type upper [get_bd_intf_pins RadarController/axi_interconnect_0/M00_AXI]
connect_bd_intf_net: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3286.781 ; gain = 0.000
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins RadarController/axi_interconnect_0/M01_AXI] [get_bd_intf_pins RadarController/axi_iic_0/S_AXI]
connect_bd_intf_net: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3286.781 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 RadarController/xlconcat_0
endgroup
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells RadarController/xlconcat_0]
connect_bd_net [get_bd_pins RadarController/xlconcat_0/dout] [get_bd_pins RadarController/axi_intc_0/intr]
connect_bd_net [get_bd_pins RadarController/xlconcat_0/In0] [get_bd_pins RadarController/axi_iic_0/gpo]
delete_bd_objs [get_bd_nets RadarController/axi_iic_0_gpo]
connect_bd_net [get_bd_pins RadarController/axi_iic_0/iic2intc_irpt] [get_bd_pins RadarController/xlconcat_0/In0]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins RadarController/axi_interconnect_0/ARESETN] [get_bd_pins RadarController/proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins RadarController/axi_intc_0/s_axi_aclk] [get_bd_pins RadarController/axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins RadarController/axi_intc_0/s_axi_aresetn] [get_bd_pins RadarController/axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_intc_0/s_axi_aclk]
connect_bd_net [get_bd_pins RadarController/axi_intc_0/s_axi_aresetn] [get_bd_pins RadarController/proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins RadarController/axi_interconnect_0/M01_ARESETN] [get_bd_pins RadarController/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_pins RadarController/axi_interconnect_0/S00_ARESETN] [get_bd_pins RadarController/proc_sys_reset_0/interconnect_aresetn]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
startgroup
set_property -dict [list CONFIG.C_USE_BARREL {1} CONFIG.C_USE_DIV {1} CONFIG.C_USE_HW_MUL {1}] [get_bd_cells RadarController/microblaze_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells RadarController/axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 RadarController/axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells RadarController/axi_gpio_0]
connect_bd_intf_net [get_bd_intf_pins RadarController/axi_gpio_0/S_AXI] -boundary_type upper [get_bd_intf_pins RadarController/axi_interconnect_0/M02_AXI]
connect_bd_intf_net: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3399.125 ; gain = 0.000
connect_bd_net [get_bd_pins RadarController/axi_interconnect_0/M02_ACLK] [get_bd_pins RadarController/axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_interconnect_0/M02_ACLK]
connect_bd_net [get_bd_pins RadarController/axi_gpio_0/s_axi_aresetn] [get_bd_pins RadarController/axi_interconnect_0/M02_ARESETN]
connect_bd_net [get_bd_pins RadarController/axi_gpio_0/s_axi_aresetn] [get_bd_pins RadarController/proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController] -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 RadarController/xlslice_0
endgroup
connect_bd_net [get_bd_pins RadarController/xlslice_0/Din] [get_bd_pins RadarController/axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins RadarController/xlslice_0/Dout] [get_bd_pins RadarController/FIRSampleController_0/start_counter]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 RadarController/xlconcat_1
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN2_WIDTH.VALUE_SRC USER] [get_bd_cells RadarController/xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {3} CONFIG.IN1_WIDTH {15} CONFIG.IN2_WIDTH {16}] [get_bd_cells RadarController/xlconcat_1]
connect_bd_net [get_bd_pins RadarController/xlconcat_1/dout] [get_bd_pins RadarController/axi_gpio_0/gpio2_io_i]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 RadarController/xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {15} CONFIG.CONST_VAL {0}] [get_bd_cells RadarController/xlconstant_0]
connect_bd_net [get_bd_pins RadarController/xlconstant_0/dout] [get_bd_pins RadarController/xlconcat_1/In1]
connect_bd_net [get_bd_pins RadarController/xlconcat_1/In0] [get_bd_pins RadarController/FIRSampleController_0/work_counter]
connect_bd_net [get_bd_pins RadarController/FIRSampleController_0/pll_txdata] [get_bd_pins RadarController/xlconcat_1/In2]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
regenerate_bd_layout
reset_run bajie7020_processing_system7_0_0_synth_1
reset_run bajie7020_fir_compiler_0_0_synth_1
reset_run bajie7020_xfft_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/utils_1/imports/synth_1/bajie7020_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/bajie7020_wrapper.dcp
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3433.520 ; gain = 2.801
launch_runs impl_1
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/lmb_bram_if_cntlr_1/SLMB/Mem> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_intc_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_iic_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_gpio_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/lmb_bram_if_cntlr_0/SLMB/Mem> is not assigned into address space </RadarController/microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In2_width(16) on '/RadarController/xlconcat_1' with propagated value(1). Command ignored
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 41-2180] Resetting the memory initialization file of </RadarController/blk_mem_gen_0> to default.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:microblaze:11.0-9] /RadarController/microblaze_0: MicroBlaze needs to have memory mapped to address range 0x00000000 - 0x0000004F. Your processor may function incorrectly without this memory. In most cases this memory would be local memory, connected to the Data and Instruction Local Memory Bus (LMB).
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RadarController/FIRSampleController_0/s_axis_data(8) and /fir_compiler_0/M_AXIS_DATA(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /RadarController/FIRSampleController_0/s_axis_data have been updated from connected ip, but BD cell '/RadarController/FIRSampleController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </RadarController/FIRSampleController_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RadarController/FIRSampleController_0/s_axis_data_tdata'(64) to pin: '/RadarController/s_axis_data_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RadarController/FIRSampleController_0/s_axis_data_tdata'(64) to pin: '/RadarController/s_axis_data_tdata'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
Wrote  : <c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_microblaze_mcs_0_0/bd_0/ui/bd_5c805351.ui> 
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_ACP'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/FIRSampleController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/lmb_bram_if_cntlr_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/axi_interconnect_0/s00_mmu .
INFO: [HWH 41-1378] This design does not contain any "MEMORY" mapped segment for processor microblaze_0
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
[Sun Nov 28 23:07:16 2021] Launched bajie7020_processing_system7_0_0_synth_1, bajie7020_fir_compiler_0_0_synth_1, bajie7020_xbar_0_synth_1, bajie7020_axi_dma_1_0_synth_1, bajie7020_xbar_1_synth_1, bajie7020_xfft_0_0_synth_1, bajie7020_axis_register_slice_0_0_synth_1, bajie7020_rst_ps7_0_200M_0_synth_1, bajie7020_axi_dma_0_0_synth_1, bajie7020_FIRSampleController_0_0_synth_1, bajie7020_fifo_generator_0_0_synth_1, bajie7020_axi_gpio_0_0_synth_1, bajie7020_lmb_bram_if_cntlr_0_1_synth_1, bajie7020_blk_mem_gen_0_0_synth_1, bajie7020_proc_sys_reset_0_0_synth_1, bajie7020_lmb_bram_if_cntlr_0_2_synth_1, bajie7020_auto_pc_1_synth_1, bajie7020_auto_pc_2_synth_1, bajie7020_microblaze_0_2_synth_1, bajie7020_axi_intc_0_0_synth_1, bajie7020_axi_iic_0_0_synth_1, bajie7020_xbar_2_synth_1, bajie7020_auto_pc_0_synth_1, bajie7020_s00_mmu_0_synth_1, synth_1...
Run output will be captured here:
bajie7020_processing_system7_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_processing_system7_0_0_synth_1/runme.log
bajie7020_fir_compiler_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_fir_compiler_0_0_synth_1/runme.log
bajie7020_xbar_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_0_synth_1/runme.log
bajie7020_axi_dma_1_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_dma_1_0_synth_1/runme.log
bajie7020_xbar_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_1_synth_1/runme.log
bajie7020_xfft_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xfft_0_0_synth_1/runme.log
bajie7020_axis_register_slice_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axis_register_slice_0_0_synth_1/runme.log
bajie7020_rst_ps7_0_200M_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_rst_ps7_0_200M_0_synth_1/runme.log
bajie7020_axi_dma_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_dma_0_0_synth_1/runme.log
bajie7020_FIRSampleController_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_FIRSampleController_0_0_synth_1/runme.log
bajie7020_fifo_generator_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_fifo_generator_0_0_synth_1/runme.log
bajie7020_axi_gpio_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_gpio_0_0_synth_1/runme.log
bajie7020_lmb_bram_if_cntlr_0_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_lmb_bram_if_cntlr_0_1_synth_1/runme.log
bajie7020_blk_mem_gen_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_blk_mem_gen_0_0_synth_1/runme.log
bajie7020_proc_sys_reset_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_proc_sys_reset_0_0_synth_1/runme.log
bajie7020_lmb_bram_if_cntlr_0_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_lmb_bram_if_cntlr_0_2_synth_1/runme.log
bajie7020_auto_pc_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_1_synth_1/runme.log
bajie7020_auto_pc_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_2_synth_1/runme.log
bajie7020_microblaze_0_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_microblaze_0_2_synth_1/runme.log
bajie7020_axi_intc_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_intc_0_0_synth_1/runme.log
bajie7020_axi_iic_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_iic_0_0_synth_1/runme.log
bajie7020_xbar_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_2_synth_1/runme.log
bajie7020_auto_pc_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_0_synth_1/runme.log
bajie7020_s00_mmu_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_s00_mmu_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Sun Nov 28 23:07:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:05:29 ; elapsed = 00:08:53 . Memory (MB): peak = 3515.344 ; gain = 81.824
reset_run synth_1
reset_run bajie7020_fir_compiler_0_0_synth_1
reset_run bajie7020_xbar_0_synth_1
reset_run bajie7020_axi_dma_1_0_synth_1
reset_run bajie7020_xbar_1_synth_1
reset_run bajie7020_xfft_0_0_synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3515.344 ; gain = 0.000
reset_run bajie7020_axis_register_slice_0_0_synth_1
reset_run bajie7020_rst_ps7_0_200M_0_synth_1
reset_run bajie7020_axi_dma_0_0_synth_1
reset_run bajie7020_FIRSampleController_0_0_synth_1
reset_run bajie7020_fifo_generator_0_0_synth_1
reset_run bajie7020_axi_gpio_0_0_synth_1
reset_run bajie7020_lmb_bram_if_cntlr_0_1_synth_1
reset_run bajie7020_blk_mem_gen_0_0_synth_1
reset_run bajie7020_proc_sys_reset_0_0_synth_1
reset_run bajie7020_lmb_bram_if_cntlr_0_2_synth_1
reset_run bajie7020_auto_pc_1_synth_1
reset_run bajie7020_auto_pc_2_synth_1
reset_run bajie7020_microblaze_0_2_synth_1
reset_run bajie7020_axi_intc_0_0_synth_1
reset_run bajie7020_axi_iic_0_0_synth_1
reset_run bajie7020_xbar_2_synth_1
reset_run bajie7020_auto_pc_0_synth_1
reset_run bajie7020_s00_mmu_0_synth_1
reset_run bajie7020_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_processing_system7_0_0_synth_1

update_module_reference bajie7020_FIRSampleController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_data' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_data' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_data'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd'
INFO: [IP_Flow 19-3420] Updated bajie7020_FIRSampleController_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axis_data_tdata' width 32 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 's_axis_data_tdata' width 32 differs from original width 64
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'bajie7020_FIRSampleController_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'bajie7020_FIRSampleController_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3527.434 ; gain = 11.402
update_module_reference: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 3527.434 ; gain = 12.090
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.TSTRB_WIDTH {4} CONFIG.TKEEP_WIDTH {4}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property -dict [list CONFIG.HAS_TSTRB.VALUE_SRC PROPAGATED CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {2} CONFIG.M_TDATA_NUM_BYTES {4} CONFIG.HAS_TLAST {1} CONFIG.HAS_MI_TKEEP {1}] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {4} CONFIG.M_TDATA_NUM_BYTES {8}] [get_bd_cells axis_dwidth_converter_0]
delete_bd_objs [get_bd_intf_nets FIRSampleController_0_m_axis_data]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS] -boundary_type upper [get_bd_intf_pins RadarController/m_axis_data]
connect_bd_intf_net: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3642.246 ; gain = 0.000
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins fifo_generator_0/S_AXIS]
connect_bd_intf_net: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3642.246 ; gain = 0.000
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {8} CONFIG.TSTRB_WIDTH {8} CONFIG.TKEEP_WIDTH {8} CONFIG.Input_Depth_axis {2048} CONFIG.Full_Threshold_Assert_Value_axis {2047} CONFIG.Empty_Threshold_Assert_Value_axis {2046}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
regenerate_bd_layout
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
launch_runs impl_1
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/lmb_bram_if_cntlr_1/SLMB/Mem> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_intc_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_iic_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_gpio_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/lmb_bram_if_cntlr_0/SLMB/Mem> is not assigned into address space </RadarController/microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In2_width(16) on '/RadarController/xlconcat_1' with propagated value(1). Command ignored
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:microblaze:11.0-9] /RadarController/microblaze_0: MicroBlaze needs to have memory mapped to address range 0x00000000 - 0x0000004F. Your processor may function incorrectly without this memory. In most cases this memory would be local memory, connected to the Data and Instruction Local Memory Bus (LMB).
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /RadarController/FIRSampleController_0/s_axis_data have been updated from connected ip, but BD cell '/RadarController/FIRSampleController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </RadarController/FIRSampleController_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RadarController/FIRSampleController_0/fifocount'(13) to pin '/RadarController/fifocount'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RadarController/FIRSampleController_0/fifocount'(13) to pin '/RadarController/fifocount'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/FIRSampleController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/axi_interconnect_0/s00_mmu .
INFO: [HWH 41-1378] This design does not contain any "MEMORY" mapped segment for processor microblaze_0
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
[Sun Nov 28 23:28:43 2021] Launched bajie7020_processing_system7_0_0_synth_1, bajie7020_fir_compiler_0_0_synth_1, bajie7020_xbar_0_synth_1, bajie7020_axi_dma_1_0_synth_1, bajie7020_xbar_1_synth_1, bajie7020_xfft_0_0_synth_1, bajie7020_axis_register_slice_0_0_synth_1, bajie7020_rst_ps7_0_200M_0_synth_1, bajie7020_axi_dma_0_0_synth_1, bajie7020_fifo_generator_0_0_synth_1, bajie7020_axi_gpio_0_0_synth_1, bajie7020_lmb_bram_if_cntlr_0_1_synth_1, bajie7020_blk_mem_gen_0_0_synth_1, bajie7020_proc_sys_reset_0_0_synth_1, bajie7020_lmb_bram_if_cntlr_0_2_synth_1, bajie7020_microblaze_0_2_synth_1, bajie7020_axi_intc_0_0_synth_1, bajie7020_axi_iic_0_0_synth_1, bajie7020_xbar_2_synth_1, bajie7020_FIRSampleController_0_0_synth_1, bajie7020_auto_pc_0_synth_1, bajie7020_auto_pc_2_synth_1, bajie7020_s00_mmu_0_synth_1, bajie7020_auto_pc_1_synth_1, bajie7020_axis_dwidth_converter_0_0_synth_1, synth_1...
Run output will be captured here:
bajie7020_processing_system7_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_processing_system7_0_0_synth_1/runme.log
bajie7020_fir_compiler_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_fir_compiler_0_0_synth_1/runme.log
bajie7020_xbar_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_0_synth_1/runme.log
bajie7020_axi_dma_1_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_dma_1_0_synth_1/runme.log
bajie7020_xbar_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_1_synth_1/runme.log
bajie7020_xfft_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xfft_0_0_synth_1/runme.log
bajie7020_axis_register_slice_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axis_register_slice_0_0_synth_1/runme.log
bajie7020_rst_ps7_0_200M_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_rst_ps7_0_200M_0_synth_1/runme.log
bajie7020_axi_dma_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_dma_0_0_synth_1/runme.log
bajie7020_fifo_generator_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_fifo_generator_0_0_synth_1/runme.log
bajie7020_axi_gpio_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_gpio_0_0_synth_1/runme.log
bajie7020_lmb_bram_if_cntlr_0_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_lmb_bram_if_cntlr_0_1_synth_1/runme.log
bajie7020_blk_mem_gen_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_blk_mem_gen_0_0_synth_1/runme.log
bajie7020_proc_sys_reset_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_proc_sys_reset_0_0_synth_1/runme.log
bajie7020_lmb_bram_if_cntlr_0_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_lmb_bram_if_cntlr_0_2_synth_1/runme.log
bajie7020_microblaze_0_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_microblaze_0_2_synth_1/runme.log
bajie7020_axi_intc_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_intc_0_0_synth_1/runme.log
bajie7020_axi_iic_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_iic_0_0_synth_1/runme.log
bajie7020_xbar_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_2_synth_1/runme.log
bajie7020_FIRSampleController_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_FIRSampleController_0_0_synth_1/runme.log
bajie7020_auto_pc_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_0_synth_1/runme.log
bajie7020_auto_pc_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_2_synth_1/runme.log
bajie7020_s00_mmu_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_s00_mmu_0_synth_1/runme.log
bajie7020_auto_pc_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_1_synth_1/runme.log
bajie7020_axis_dwidth_converter_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axis_dwidth_converter_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Sun Nov 28 23:29:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:04:14 ; elapsed = 00:07:39 . Memory (MB): peak = 3761.625 ; gain = 31.191
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4514.141 ; gain = 0.043
reset_run bajie7020_fir_compiler_0_0_synth_1
reset_run bajie7020_xbar_0_synth_1
reset_run bajie7020_axi_dma_1_0_synth_1
reset_run bajie7020_xbar_1_synth_1
reset_run bajie7020_xfft_0_0_synth_1
reset_run bajie7020_axis_register_slice_0_0_synth_1
reset_run bajie7020_rst_ps7_0_200M_0_synth_1
reset_run bajie7020_axi_dma_0_0_synth_1
reset_run bajie7020_fifo_generator_0_0_synth_1
reset_run bajie7020_axi_gpio_0_0_synth_1
reset_run bajie7020_lmb_bram_if_cntlr_0_1_synth_1
reset_run bajie7020_blk_mem_gen_0_0_synth_1
reset_run bajie7020_proc_sys_reset_0_0_synth_1
reset_run bajie7020_lmb_bram_if_cntlr_0_2_synth_1
reset_run bajie7020_microblaze_0_2_synth_1
reset_run bajie7020_axi_intc_0_0_synth_1
reset_run bajie7020_axi_iic_0_0_synth_1
reset_run bajie7020_xbar_2_synth_1
reset_run bajie7020_FIRSampleController_0_0_synth_1
reset_run bajie7020_auto_pc_0_synth_1
reset_run bajie7020_auto_pc_2_synth_1
reset_run bajie7020_s00_mmu_0_synth_1
reset_run bajie7020_auto_pc_1_synth_1
reset_run bajie7020_axis_dwidth_converter_0_0_synth_1
reset_run bajie7020_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_processing_system7_0_0_synth_1

update_module_reference bajie7020_FIRSampleController_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_data' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_data' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_data'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd'
INFO: [IP_Flow 19-3420] Updated bajie7020_FIRSampleController_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'fifocount' width 12 differs from original width 13
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'bajie7020_FIRSampleController_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'bajie7020_FIRSampleController_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 4540.422 ; gain = 11.465
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 4540.422 ; gain = 11.746
launch_runs impl_1
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/lmb_bram_if_cntlr_1/SLMB/Mem> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_intc_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_iic_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_gpio_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/lmb_bram_if_cntlr_0/SLMB/Mem> is not assigned into address space </RadarController/microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In2_width(16) on '/RadarController/xlconcat_1' with propagated value(1). Command ignored
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:microblaze:11.0-9] /RadarController/microblaze_0: MicroBlaze needs to have memory mapped to address range 0x00000000 - 0x0000004F. Your processor may function incorrectly without this memory. In most cases this memory would be local memory, connected to the Data and Instruction Local Memory Bus (LMB).
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /RadarController/FIRSampleController_0/s_axis_data have been updated from connected ip, but BD cell '/RadarController/FIRSampleController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </RadarController/FIRSampleController_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/FIRSampleController_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/axi_interconnect_0/s00_mmu .
INFO: [HWH 41-1378] This design does not contain any "MEMORY" mapped segment for processor microblaze_0
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
[Sun Nov 28 23:38:59 2021] Launched bajie7020_processing_system7_0_0_synth_1, bajie7020_fir_compiler_0_0_synth_1, bajie7020_xbar_0_synth_1, bajie7020_axi_dma_1_0_synth_1, bajie7020_xbar_1_synth_1, bajie7020_xfft_0_0_synth_1, bajie7020_axis_register_slice_0_0_synth_1, bajie7020_rst_ps7_0_200M_0_synth_1, bajie7020_axi_dma_0_0_synth_1, bajie7020_fifo_generator_0_0_synth_1, bajie7020_axi_gpio_0_0_synth_1, bajie7020_lmb_bram_if_cntlr_0_1_synth_1, bajie7020_blk_mem_gen_0_0_synth_1, bajie7020_proc_sys_reset_0_0_synth_1, bajie7020_lmb_bram_if_cntlr_0_2_synth_1, bajie7020_microblaze_0_2_synth_1, bajie7020_axi_intc_0_0_synth_1, bajie7020_axi_iic_0_0_synth_1, bajie7020_xbar_2_synth_1, bajie7020_axis_dwidth_converter_0_0_synth_1, bajie7020_s00_mmu_0_synth_1, bajie7020_auto_pc_1_synth_1, bajie7020_FIRSampleController_0_0_synth_1, bajie7020_auto_pc_2_synth_1, bajie7020_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
bajie7020_processing_system7_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_processing_system7_0_0_synth_1/runme.log
bajie7020_fir_compiler_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_fir_compiler_0_0_synth_1/runme.log
bajie7020_xbar_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_0_synth_1/runme.log
bajie7020_axi_dma_1_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_dma_1_0_synth_1/runme.log
bajie7020_xbar_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_1_synth_1/runme.log
bajie7020_xfft_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xfft_0_0_synth_1/runme.log
bajie7020_axis_register_slice_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axis_register_slice_0_0_synth_1/runme.log
bajie7020_rst_ps7_0_200M_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_rst_ps7_0_200M_0_synth_1/runme.log
bajie7020_axi_dma_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_dma_0_0_synth_1/runme.log
bajie7020_fifo_generator_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_fifo_generator_0_0_synth_1/runme.log
bajie7020_axi_gpio_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_gpio_0_0_synth_1/runme.log
bajie7020_lmb_bram_if_cntlr_0_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_lmb_bram_if_cntlr_0_1_synth_1/runme.log
bajie7020_blk_mem_gen_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_blk_mem_gen_0_0_synth_1/runme.log
bajie7020_proc_sys_reset_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_proc_sys_reset_0_0_synth_1/runme.log
bajie7020_lmb_bram_if_cntlr_0_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_lmb_bram_if_cntlr_0_2_synth_1/runme.log
bajie7020_microblaze_0_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_microblaze_0_2_synth_1/runme.log
bajie7020_axi_intc_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_intc_0_0_synth_1/runme.log
bajie7020_axi_iic_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axi_iic_0_0_synth_1/runme.log
bajie7020_xbar_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_2_synth_1/runme.log
bajie7020_axis_dwidth_converter_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axis_dwidth_converter_0_0_synth_1/runme.log
bajie7020_s00_mmu_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_s00_mmu_0_synth_1/runme.log
bajie7020_auto_pc_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_1_synth_1/runme.log
bajie7020_FIRSampleController_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_FIRSampleController_0_0_synth_1/runme.log
bajie7020_auto_pc_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_2_synth_1/runme.log
bajie7020_auto_pc_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Sun Nov 28 23:39:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:03:48 ; elapsed = 00:06:07 . Memory (MB): peak = 4540.422 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4591.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'bajie7020_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bajie7020_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bajie7020_i/util_ds_buf_4/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 4868.863 ; gain = 0.000
Restored from archive | CPU: 10.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 4868.863 ; gain = 0.000
CRITICAL WARNING: [Memdata 28-127] data2mem failed because the ADDRESS_SPACE specification is incorrect or empty. Check the bmm file or the bmm_info_* properties. The design BRAM initialization strings have not been updated.
 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 4868.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 28 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 65 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:01:08 ; elapsed = 00:02:23 . Memory (MB): peak = 4943.617 ; gain = 352.082
open_report: Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 5009.230 ; gain = 61.949
set_property IOSTANDARD LVCMOS25 [get_ports [list PLL_TXDATA]]
open_bd_design {C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd}
set_property -dict [list CONFIG.FREQ_HZ {175000000}] [get_bd_intf_ports ADCD_DCLK]
set_property -dict [list CONFIG.FREQ_HZ {25000000}] [get_bd_intf_ports ADCD_FCLK]
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
startgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_2]
WARNING: [BD 41-1684] Pin /util_ds_buf_2/BUFH_I is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /util_ds_buf_2/BUFH_O is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets util_ds_buf_0_IBUF_OUT1] [get_bd_nets util_ds_buf_2_BUFH_O]
endgroup
connect_bd_net [get_bd_pins util_ds_buf_0/IBUF_OUT] [get_bd_pins util_ds_buf_2/BUFG_I]
connect_bd_net: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5081.672 ; gain = 0.000
connect_bd_net [get_bd_pins util_ds_buf_2/BUFG_O] [get_bd_pins selectio_wiz_0/clk_in]
startgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_3]
WARNING: [BD 41-1684] Pin /util_ds_buf_3/BUFH_I is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /util_ds_buf_3/BUFH_O is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets util_ds_buf_1_IBUF_OUT]
endgroup
connect_bd_net [get_bd_pins util_ds_buf_3/BUFG_O] [get_bd_pins selectio_wiz_0/clk_div_in]
connect_bd_net: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5081.672 ; gain = 0.000
connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins util_ds_buf_3/BUFG_I]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:24 ; elapsed = 00:02:57 . Memory (MB): peak = 5113.910 ; gain = 8.562
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets util_ds_buf_0_IBUF_OUT]
connect_bd_net [get_bd_pins util_ds_buf_3/BUFG_O] [get_bd_pins selectio_wiz_0/clk_div_in]
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
The HP banks in device are  && local var set to 0 && devicetype is 3
close [ open C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/new/ADCValidTrigger.v w ]
add_files C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/new/ADCValidTrigger.v
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
save_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5116.211 ; gain = 0.000
create_bd_cell -type module -reference ADCValidTrigger ADCValidTrigger_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 5117.066 ; gain = 0.855
connect_bd_net [get_bd_pins ADCValidTrigger_0/aresetn] [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n]
connect_bd_net [get_bd_pins ADCValidTrigger_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ADCValidTrigger_0/valid] [get_bd_pins axis_register_slice_0/s_axis_tvalid]
connect_bd_net [get_bd_pins ADCValidTrigger_0/adc_fclk] [get_bd_pins util_ds_buf_3/BUFG_O]
startgroup
set_property -dict [list CONFIG.REG_CONFIG {0}] [get_bd_cells axis_register_slice_0]
endgroup
reset_run bajie7020_util_ds_buf_2_0_synth_1
reset_run bajie7020_util_ds_buf_1_0_synth_1
reset_run bajie7020_axis_register_slice_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/utils_1/imports/synth_1/bajie7020_wrapper.dcp with file C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/bajie7020_wrapper.dcp
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
save_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5120.277 ; gain = 0.000
update_compile_order -fileset sources_1
save_constraints -force
save_constraints: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5120.277 ; gain = 0.000
launch_runs impl_1
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/lmb_bram_if_cntlr_1/SLMB/Mem> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_intc_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_iic_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/axi_gpio_0/S_AXI/Reg> is not assigned into address space </RadarController/microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </RadarController/lmb_bram_if_cntlr_0/SLMB/Mem> is not assigned into address space </RadarController/microblaze_0/Instruction>. Please use Address Editor to either assign or exclude it.
delete_bd_objs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5120.277 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 5120.277 ; gain = 0.000
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In2_width(16) on '/RadarController/xlconcat_1' with propagated value(1). Command ignored
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5120.277 ; gain = 0.000
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:microblaze:11.0-9] /RadarController/microblaze_0: MicroBlaze needs to have memory mapped to address range 0x00000000 - 0x0000004F. Your processor may function incorrectly without this memory. In most cases this memory would be local memory, connected to the Data and Instruction Local Memory Bus (LMB).
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /RadarController/FIRSampleController_0/s_axis_data have been updated from connected ip, but BD cell '/RadarController/FIRSampleController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </RadarController/FIRSampleController_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADCValidTrigger_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/axi_interconnect_0/s00_mmu .
INFO: [HWH 41-1378] This design does not contain any "MEMORY" mapped segment for processor microblaze_0
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_2, cache-ID = 2ee02ac1eafae771; cache size = 98.574 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_0, cache-ID = fa548de61d97253e; cache size = 98.574 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_1, cache-ID = 54741d5ec1528a8b; cache size = 98.574 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_s00_mmu_0, cache-ID = d2afa60f78ee6d41; cache size = 98.574 MB.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5120.277 ; gain = 0.000
[Mon Nov 29 10:57:48 2021] Launched bajie7020_util_ds_buf_2_0_synth_1, bajie7020_util_ds_buf_1_0_synth_1, bajie7020_axis_register_slice_0_0_synth_1, bajie7020_ADCValidTrigger_0_0_synth_1, synth_1...
Run output will be captured here:
bajie7020_util_ds_buf_2_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_util_ds_buf_2_0_synth_1/runme.log
bajie7020_util_ds_buf_1_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_util_ds_buf_1_0_synth_1/runme.log
bajie7020_axis_register_slice_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_axis_register_slice_0_0_synth_1/runme.log
bajie7020_ADCValidTrigger_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_ADCValidTrigger_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Mon Nov 29 10:58:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:05:35 ; elapsed = 00:12:20 . Memory (MB): peak = 5129.227 ; gain = 8.949
assign_bd_address -target_address_space /RadarController/microblaze_0/Instruction [get_bd_addr_segs RadarController/lmb_bram_if_cntlr_0/SLMB/Mem] -force
Slave segment '/RadarController/lmb_bram_if_cntlr_0/SLMB/Mem' is being assigned into address space '/RadarController/microblaze_0/Instruction' at <0x0000_0000 [ 8K ]>.
assign_bd_address: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 5539.523 ; gain = 0.000
assign_bd_address -target_address_space /RadarController/microblaze_0/Data [get_bd_addr_segs RadarController/lmb_bram_if_cntlr_1/SLMB/Mem] -force
Slave segment '/RadarController/lmb_bram_if_cntlr_1/SLMB/Mem' is being assigned into address space '/RadarController/microblaze_0/Data' at <0x0000_0000 [ 8K ]>.
assign_bd_address: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 5540.301 ; gain = 0.000
assign_bd_address -target_address_space /RadarController/microblaze_0/Data [get_bd_addr_segs RadarController/axi_intc_0/S_AXI/Reg] -force
Slave segment '/RadarController/axi_intc_0/S_AXI/Reg' is being assigned into address space '/RadarController/microblaze_0/Data' at <0x4120_0000 [ 64K ]>.
assign_bd_address: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5546.117 ; gain = 3.215
assign_bd_address -target_address_space /RadarController/microblaze_0/Data [get_bd_addr_segs RadarController/axi_iic_0/S_AXI/Reg] -force
Slave segment '/RadarController/axi_iic_0/S_AXI/Reg' is being assigned into address space '/RadarController/microblaze_0/Data' at <0x4080_0000 [ 64K ]>.
assign_bd_address: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5546.117 ; gain = 0.000
assign_bd_address -target_address_space /RadarController/microblaze_0/Data [get_bd_addr_segs RadarController/axi_gpio_0/S_AXI/Reg] -force
Slave segment '/RadarController/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/RadarController/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
assign_bd_address: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5553.547 ; gain = 1.957
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
save_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 5559.523 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_USE_PCMP_INSTR {1}] [get_bd_cells RadarController/microblaze_0]
endgroup
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1

save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 5559.523 ; gain = 0.000
reset_run bajie7020_microblaze_0_2_synth_1
reset_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5559.523 ; gain = 0.000
launch_runs bajie7020_microblaze_0_2_synth_1
[Mon Nov 29 11:41:30 2021] Launched bajie7020_microblaze_0_2_synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_microblaze_0_2_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 5580.688 ; gain = 21.164
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 RadarController/mdm_0
endgroup
connect_bd_net [get_bd_pins RadarController/mdm_0/Debug_SYS_Rst] [get_bd_pins RadarController/proc_sys_reset_0/mb_debug_sys_rst]
startgroup
set_property -dict [list CONFIG.C_DBG_MEM_ACCESS {0}] [get_bd_cells RadarController/mdm_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins RadarController/mdm_0/MBDEBUG_0] [get_bd_intf_pins RadarController/microblaze_0/DEBUG]
connect_bd_intf_net: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 5580.688 ; gain = 0.000
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
delete_bd_objs [get_bd_nets RadarController/FIRSampleController_0_pll_txdata]
connect_bd_net [get_bd_pins RadarController/PLL_TXDATA] [get_bd_pins RadarController/FIRSampleController_0/pll_txdata]
connect_bd_net [get_bd_pins RadarController/xlconcat_1/In2] [get_bd_pins RadarController/FIRSampleController_0/c]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
save_bd_design
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
launch_runs impl_1
delete_bd_objs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 5601.543 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5601.543 ; gain = 0.000
delete_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5601.543 ; gain = 0.000
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5601.543 ; gain = 0.000
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /RadarController/FIRSampleController_0/s_axis_data have been updated from connected ip, but BD cell '/RadarController/FIRSampleController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </RadarController/FIRSampleController_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/lmb_bram_if_cntlr_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RadarController/mdm_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_pc .
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_0, cache-ID = fa548de61d97253e; cache size = 107.721 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_1, cache-ID = 54741d5ec1528a8b; cache size = 107.721 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_2, cache-ID = 2ee02ac1eafae771; cache size = 107.721 MB.
[Mon Nov 29 12:03:41 2021] Launched bajie7020_lmb_bram_if_cntlr_0_1_synth_1, bajie7020_blk_mem_gen_0_0_synth_1, bajie7020_lmb_bram_if_cntlr_0_2_synth_1, bajie7020_xbar_2_synth_1, bajie7020_mdm_0_0_synth_1, synth_1...
Run output will be captured here:
bajie7020_lmb_bram_if_cntlr_0_1_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_lmb_bram_if_cntlr_0_1_synth_1/runme.log
bajie7020_blk_mem_gen_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_blk_mem_gen_0_0_synth_1/runme.log
bajie7020_lmb_bram_if_cntlr_0_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_lmb_bram_if_cntlr_0_2_synth_1/runme.log
bajie7020_xbar_2_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_xbar_2_synth_1/runme.log
bajie7020_mdm_0_0_synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_mdm_0_0_synth_1/runme.log
synth_1: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/synth_1/runme.log
[Mon Nov 29 12:03:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:04:16 ; elapsed = 00:06:00 . Memory (MB): peak = 5621.527 ; gain = 30.734
group_bd_cells Dual14to32 [get_bd_cells xlslice_0] [get_bd_cells xlslice_1] [get_bd_cells xlconstant_1] [get_bd_cells xlconcat_0]
group_bd_cells: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5621.527 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
generate_target all [get_files C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_125M'
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon_1/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /RadarController/FIRSampleController_0/s_axis_data have been updated from connected ip, but BD cell '/RadarController/FIRSampleController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </RadarController/FIRSampleController_0> to completely resolve these warnings.
Wrote  : <C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.srcs\sources_1\bd\bajie7020\bajie7020.bd> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/M_AXI_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to pin: '/axi_mem_intercon_1/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/sim/bajie7020.v
VHDL Output written to : c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hdl/bajie7020_wrapper.v
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_f03a5fde.ui> 
Wrote  : <C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/ui/bd_2ca32e44.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_0/bajie7020_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_1/bajie7020_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_auto_pc_2/bajie7020_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_pc .
Exporting to file c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/hw_handoff/bajie7020.hwh
Generated Hardware Definition File c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/synth/bajie7020.hwdef
generate_target: Time (s): cpu = 00:04:45 ; elapsed = 00:11:46 . Memory (MB): peak = 5930.586 ; gain = 298.137
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd]
create_ip_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 5935.148 ; gain = 4.562
launch_runs bajie7020_auto_pc_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_0, cache-ID = fa548de61d97253e; cache size = 109.942 MB.
[Mon Nov 29 13:08:46 2021] Launched bajie7020_auto_pc_0_synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:01:10 . Memory (MB): peak = 6257.391 ; gain = 322.242
wait_on_run bajie7020_auto_pc_0_synth_1
[Mon Nov 29 13:08:53 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...
[Mon Nov 29 13:08:59 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...
[Mon Nov 29 13:09:07 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...
[Mon Nov 29 13:09:13 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...
[Mon Nov 29 13:09:24 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...
[Mon Nov 29 13:09:40 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...
[Mon Nov 29 13:10:07 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...
[Mon Nov 29 13:10:19 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...
[Mon Nov 29 13:10:43 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...
[Mon Nov 29 13:11:07 2021] Waiting for bajie7020_auto_pc_0_synth_1 to finish...

*** Running vivado
    with args -log bajie7020_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bajie7020_auto_pc_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bajie7020_auto_pc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1202.559 ; gain = 0.000
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bajie7020_auto_pc_0, cache-ID = fa548de61d97253e.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 13:10:57 2021...
[Mon Nov 29 13:11:26 2021] bajie7020_auto_pc_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:02:34 . Memory (MB): peak = 6257.391 ; gain = 0.000
launch_runs bajie7020_auto_pc_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_1, cache-ID = 54741d5ec1528a8b; cache size = 109.942 MB.
[Mon Nov 29 13:11:43 2021] Launched bajie7020_auto_pc_1_synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 6257.391 ; gain = 0.000
wait_on_run bajie7020_auto_pc_1_synth_1
[Mon Nov 29 13:11:44 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...
[Mon Nov 29 13:11:51 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...
[Mon Nov 29 13:11:56 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...
[Mon Nov 29 13:12:02 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...
[Mon Nov 29 13:12:14 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...
[Mon Nov 29 13:12:29 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...
[Mon Nov 29 13:12:43 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...
[Mon Nov 29 13:12:58 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...
[Mon Nov 29 13:13:21 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...
[Mon Nov 29 13:13:45 2021] Waiting for bajie7020_auto_pc_1_synth_1 to finish...

*** Running vivado
    with args -log bajie7020_auto_pc_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bajie7020_auto_pc_1.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bajie7020_auto_pc_1.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1211.598 ; gain = 0.000
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bajie7020_auto_pc_1, cache-ID = 54741d5ec1528a8b.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 13:13:36 2021...
[Mon Nov 29 13:13:52 2021] bajie7020_auto_pc_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:02:08 . Memory (MB): peak = 6257.391 ; gain = 0.000
launch_runs bajie7020_auto_pc_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bajie7020_auto_pc_2, cache-ID = 2ee02ac1eafae771; cache size = 109.942 MB.
[Mon Nov 29 13:14:05 2021] Launched bajie7020_auto_pc_2_synth_1...
Run output will be captured here: C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.runs/bajie7020_auto_pc_2_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 6257.391 ; gain = 0.000
wait_on_run bajie7020_auto_pc_2_synth_1
[Mon Nov 29 13:14:05 2021] Waiting for bajie7020_auto_pc_2_synth_1 to finish...
[Mon Nov 29 13:14:12 2021] Waiting for bajie7020_auto_pc_2_synth_1 to finish...
[Mon Nov 29 13:14:17 2021] Waiting for bajie7020_auto_pc_2_synth_1 to finish...
[Mon Nov 29 13:14:24 2021] Waiting for bajie7020_auto_pc_2_synth_1 to finish...
[Mon Nov 29 13:14:43 2021] Waiting for bajie7020_auto_pc_2_synth_1 to finish...
[Mon Nov 29 13:14:55 2021] Waiting for bajie7020_auto_pc_2_synth_1 to finish...
[Mon Nov 29 13:15:06 2021] Waiting for bajie7020_auto_pc_2_synth_1 to finish...
[Mon Nov 29 13:15:17 2021] Waiting for bajie7020_auto_pc_2_synth_1 to finish...

*** Running vivado
    with args -log bajie7020_auto_pc_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bajie7020_auto_pc_2.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bajie7020_auto_pc_2.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1228.414 ; gain = 0.000
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bajie7020_auto_pc_2, cache-ID = 2ee02ac1eafae771.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 13:15:16 2021...
[Mon Nov 29 13:15:36 2021] bajie7020_auto_pc_2_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:01:31 . Memory (MB): peak = 6257.391 ; gain = 0.000
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6257.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 820 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bajie7020_i/util_ds_buf_4/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 6257.391 ; gain = 0.000
Restored from archive | CPU: 15.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 6257.391 ; gain = 0.000
Generating merged BMM file for the design top 'bajie7020_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_microblaze_0_2/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:02:06 ; elapsed = 00:04:22 . Memory (MB): peak = 6257.391 ; gain = 0.000
open_report: Time (s): cpu = 00:01:01 ; elapsed = 00:01:18 . Memory (MB): peak = 6257.391 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:31 ; elapsed = 00:02:07 . Memory (MB): peak = 6257.391 ; gain = 0.000
update_module_reference bajie7020_ADCValidTrigger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
