// Seed: 315343677
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input logic id_0
);
  reg   id_2;
  reg   id_3;
  module_0();
  logic id_4;
  always @(posedge ~1 ? id_0 : 1 or posedge id_4) begin
    id_2 = 1;
    id_4 <= 1;
    id_2 <= 1 - 1;
    id_4 = id_4;
    id_3 <= id_0;
    id_3 = #0 id_3;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_0();
endmodule
