network dictident_port_1 {
  gen for (uint N < 2) {
    in  uint(N+1) i#[N];
    out uint(N+1) o#[N];
  }

  new network inner {
    gen for (uint N < 2) {
      in  uint(N+1) ii#[N];
      out uint(N+1) oo#[N];
      ii#[N] -> oo#[N];
    }
  }

  gen for (uint N < 2) {
  i#[N] -> inner.ii#[N]; inner.oo#[N] -> o#[N];
  }
}
// @fec-golden {{{
//  module dictident_port_1(
//    input   wire        i__0,
//    input   wire [1:0]  i__1,
//    output  wire        o__0,
//    output  wire [1:0]  o__1
//  );
//    assign o__0 = i__0;
//    assign o__1 = i__1;
//  endmodule
// }}}
