#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 30 20:49:49 2020
# Process ID: 15520
# Current directory: C:/School/Y1S2/EE2026/SoundDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19080 C:\School\Y1S2\EE2026\SoundDisplay\SoundDisplay.xpr
# Log file: C:/School/Y1S2/EE2026/SoundDisplay/vivado.log
# Journal file: C:/School/Y1S2/EE2026/SoundDisplay\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Taylor/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 912.691 ; gain = 173.664
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 30 21:49:23 2020] Launched synth_1...
Run output will be captured here: C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.runs/synth_1/runme.log
[Mon Mar 30 21:49:23 2020] Launched impl_1...
Run output will be captured here: C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar 30 22:15:06 2020] Launched synth_1...
Run output will be captured here: C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.runs/synth_1/runme.log
[Mon Mar 30 22:15:06 2020] Launched impl_1...
Run output will be captured here: C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v w ]
add_files -fileset sim_1 C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v
update_compile_order -fileset sim_1
set_property top rng_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim/xsim.dir/rng_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 30 22:32:39 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rng_sim_behav -key {Behavioral:sim_1:Functional:rng_sim} -tclbatch {rng_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rng_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rng_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.758 ; gain = 12.410
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rng_sim_behav -key {Behavioral:sim_1:Functional:rng_sim} -tclbatch {rng_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rng_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rng_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.547 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rng_sim_behav -key {Behavioral:sim_1:Functional:rng_sim} -tclbatch {rng_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rng_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rng_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rng_sim_behav -key {Behavioral:sim_1:Functional:rng_sim} -tclbatch {rng_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rng_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rng_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rng_sim_behav -key {Behavioral:sim_1:Functional:rng_sim} -tclbatch {rng_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rng_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rng_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rng_sim_behav -key {Behavioral:sim_1:Functional:rng_sim} -tclbatch {rng_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rng_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rng_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rng_sim_behav -key {Behavioral:sim_1:Functional:rng_sim} -tclbatch {rng_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rng_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rng_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.324 ; gain = 1.910
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rng_sim_behav -key {Behavioral:sim_1:Functional:rng_sim} -tclbatch {rng_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rng_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rng_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.867 ; gain = 1.543
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/rng_sim/rng/random}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.645 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rng_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rng_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/randomNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/rng_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto db52332ba613410db0f1dffea75d0a72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rng_sim_behav xil_defaultlib.rng_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randomNumber
Compiling module xil_defaultlib.rng_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rng_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
